
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000949c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  0800963c  0800963c  0001963c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097b0  080097b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080097b0  080097b0  000197b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097b8  080097b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097b8  080097b8  000197b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097bc  080097bc  000197bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080097c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000070  08009830  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  08009830  00020490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b58  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002960  00000000  00000000  00035bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  00038558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001200  00000000  00000000  00039860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019997  00000000  00000000  0003aa60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018808  00000000  00000000  000543f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a050d  00000000  00000000  0006cbff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010d10c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005680  00000000  00000000  0010d15c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009624 	.word	0x08009624

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08009624 	.word	0x08009624

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <TOF_init>:
extern I2C_HandleTypeDef hi2c3;
char i2c_buff[8];
extern uint8_t measurements[3]; //L:M:R
extern TIM_HandleTypeDef htim11;

void TOF_init(){
 8000d80:	b590      	push	{r4, r7, lr}
 8000d82:	b093      	sub	sp, #76	; 0x4c
 8000d84:	af12      	add	r7, sp, #72	; 0x48
	//default settings
	writeMM(hi2c1);
 8000d86:	4c2c      	ldr	r4, [pc, #176]	; (8000e38 <TOF_init+0xb8>)
 8000d88:	4668      	mov	r0, sp
 8000d8a:	f104 0310 	add.w	r3, r4, #16
 8000d8e:	2244      	movs	r2, #68	; 0x44
 8000d90:	4619      	mov	r1, r3
 8000d92:	f007 ff3d 	bl	8008c10 <memcpy>
 8000d96:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d9a:	f000 f857 	bl	8000e4c <writeMM>
	writeMM(hi2c2);
 8000d9e:	4c27      	ldr	r4, [pc, #156]	; (8000e3c <TOF_init+0xbc>)
 8000da0:	4668      	mov	r0, sp
 8000da2:	f104 0310 	add.w	r3, r4, #16
 8000da6:	2244      	movs	r2, #68	; 0x44
 8000da8:	4619      	mov	r1, r3
 8000daa:	f007 ff31 	bl	8008c10 <memcpy>
 8000dae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000db2:	f000 f84b 	bl	8000e4c <writeMM>
	writeMM(hi2c3);
 8000db6:	4c22      	ldr	r4, [pc, #136]	; (8000e40 <TOF_init+0xc0>)
 8000db8:	4668      	mov	r0, sp
 8000dba:	f104 0310 	add.w	r3, r4, #16
 8000dbe:	2244      	movs	r2, #68	; 0x44
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	f007 ff25 	bl	8008c10 <memcpy>
 8000dc6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dca:	f000 f83f 	bl	8000e4c <writeMM>
	//begin continuous ranging 0x03, single 0x01
	i2c_buff[0] = 0x01;
 8000dce:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <TOF_init+0xc4>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 8000dd4:	2032      	movs	r0, #50	; 0x32
 8000dd6:	f002 f857 	bl	8002e88 <HAL_Delay>
	//Left
	HAL_I2C_Mem_Write(&hi2c2, TOF_ADDRESS, 0x018, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dde:	9302      	str	r3, [sp, #8]
 8000de0:	2301      	movs	r3, #1
 8000de2:	9301      	str	r3, [sp, #4]
 8000de4:	4b17      	ldr	r3, [pc, #92]	; (8000e44 <TOF_init+0xc4>)
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	2310      	movs	r3, #16
 8000dea:	2218      	movs	r2, #24
 8000dec:	2152      	movs	r1, #82	; 0x52
 8000dee:	4813      	ldr	r0, [pc, #76]	; (8000e3c <TOF_init+0xbc>)
 8000df0:	f002 ff8e 	bl	8003d10 <HAL_I2C_Mem_Write>
	//middle
	HAL_I2C_Mem_Write(&hi2c1, TOF_ADDRESS, 0x018, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000df4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000df8:	9302      	str	r3, [sp, #8]
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	9301      	str	r3, [sp, #4]
 8000dfe:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <TOF_init+0xc4>)
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	2310      	movs	r3, #16
 8000e04:	2218      	movs	r2, #24
 8000e06:	2152      	movs	r1, #82	; 0x52
 8000e08:	480b      	ldr	r0, [pc, #44]	; (8000e38 <TOF_init+0xb8>)
 8000e0a:	f002 ff81 	bl	8003d10 <HAL_I2C_Mem_Write>
	//right
	HAL_I2C_Mem_Write(&hi2c3, TOF_ADDRESS, 0x018, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e12:	9302      	str	r3, [sp, #8]
 8000e14:	2301      	movs	r3, #1
 8000e16:	9301      	str	r3, [sp, #4]
 8000e18:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <TOF_init+0xc4>)
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	2310      	movs	r3, #16
 8000e1e:	2218      	movs	r2, #24
 8000e20:	2152      	movs	r1, #82	; 0x52
 8000e22:	4807      	ldr	r0, [pc, #28]	; (8000e40 <TOF_init+0xc0>)
 8000e24:	f002 ff74 	bl	8003d10 <HAL_I2C_Mem_Write>

	HAL_TIM_Base_Start_IT(&htim11);
 8000e28:	4807      	ldr	r0, [pc, #28]	; (8000e48 <TOF_init+0xc8>)
 8000e2a:	f005 fe03 	bl	8006a34 <HAL_TIM_Base_Start_IT>
}
 8000e2e:	bf00      	nop
 8000e30:	3704      	adds	r7, #4
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd90      	pop	{r4, r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000170 	.word	0x20000170
 8000e3c:	200001c4 	.word	0x200001c4
 8000e40:	20000218 	.word	0x20000218
 8000e44:	2000008c 	.word	0x2000008c
 8000e48:	200003e4 	.word	0x200003e4

08000e4c <writeMM>:
void writeMM(I2C_HandleTypeDef a){ //default settings
 8000e4c:	b084      	sub	sp, #16
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b084      	sub	sp, #16
 8000e52:	af04      	add	r7, sp, #16
 8000e54:	f107 0c08 	add.w	ip, r7, #8
 8000e58:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	i2c_buff[0] = 0x01;
 8000e5c:	4bcb      	ldr	r3, [pc, #812]	; (800118c <writeMM+0x340>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0207, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e66:	9302      	str	r3, [sp, #8]
 8000e68:	2301      	movs	r3, #1
 8000e6a:	9301      	str	r3, [sp, #4]
 8000e6c:	4bc7      	ldr	r3, [pc, #796]	; (800118c <writeMM+0x340>)
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	2310      	movs	r3, #16
 8000e72:	f240 2207 	movw	r2, #519	; 0x207
 8000e76:	2152      	movs	r1, #82	; 0x52
 8000e78:	f107 0008 	add.w	r0, r7, #8
 8000e7c:	f002 ff48 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000e80:	2001      	movs	r0, #1
 8000e82:	f002 f801 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x01;
 8000e86:	4bc1      	ldr	r3, [pc, #772]	; (800118c <writeMM+0x340>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0208, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000e8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e90:	9302      	str	r3, [sp, #8]
 8000e92:	2301      	movs	r3, #1
 8000e94:	9301      	str	r3, [sp, #4]
 8000e96:	4bbd      	ldr	r3, [pc, #756]	; (800118c <writeMM+0x340>)
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	f44f 7202 	mov.w	r2, #520	; 0x208
 8000ea0:	2152      	movs	r1, #82	; 0x52
 8000ea2:	f107 0008 	add.w	r0, r7, #8
 8000ea6:	f002 ff33 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f001 ffec 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x00;
 8000eb0:	4bb6      	ldr	r3, [pc, #728]	; (800118c <writeMM+0x340>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0096, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000eb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eba:	9302      	str	r3, [sp, #8]
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	9301      	str	r3, [sp, #4]
 8000ec0:	4bb2      	ldr	r3, [pc, #712]	; (800118c <writeMM+0x340>)
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	2310      	movs	r3, #16
 8000ec6:	2296      	movs	r2, #150	; 0x96
 8000ec8:	2152      	movs	r1, #82	; 0x52
 8000eca:	f107 0008 	add.w	r0, r7, #8
 8000ece:	f002 ff1f 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f001 ffd8 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0xfd;
 8000ed8:	4bac      	ldr	r3, [pc, #688]	; (800118c <writeMM+0x340>)
 8000eda:	22fd      	movs	r2, #253	; 0xfd
 8000edc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0097, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000ede:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee2:	9302      	str	r3, [sp, #8]
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	9301      	str	r3, [sp, #4]
 8000ee8:	4ba8      	ldr	r3, [pc, #672]	; (800118c <writeMM+0x340>)
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2310      	movs	r3, #16
 8000eee:	2297      	movs	r2, #151	; 0x97
 8000ef0:	2152      	movs	r1, #82	; 0x52
 8000ef2:	f107 0008 	add.w	r0, r7, #8
 8000ef6:	f002 ff0b 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000efa:	2001      	movs	r0, #1
 8000efc:	f001 ffc4 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x00;
 8000f00:	4ba2      	ldr	r3, [pc, #648]	; (800118c <writeMM+0x340>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00e3, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	9302      	str	r3, [sp, #8]
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	9301      	str	r3, [sp, #4]
 8000f10:	4b9e      	ldr	r3, [pc, #632]	; (800118c <writeMM+0x340>)
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2310      	movs	r3, #16
 8000f16:	22e3      	movs	r2, #227	; 0xe3
 8000f18:	2152      	movs	r1, #82	; 0x52
 8000f1a:	f107 0008 	add.w	r0, r7, #8
 8000f1e:	f002 fef7 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000f22:	2001      	movs	r0, #1
 8000f24:	f001 ffb0 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x04;
 8000f28:	4b98      	ldr	r3, [pc, #608]	; (800118c <writeMM+0x340>)
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00e4, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000f2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f32:	9302      	str	r3, [sp, #8]
 8000f34:	2301      	movs	r3, #1
 8000f36:	9301      	str	r3, [sp, #4]
 8000f38:	4b94      	ldr	r3, [pc, #592]	; (800118c <writeMM+0x340>)
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	22e4      	movs	r2, #228	; 0xe4
 8000f40:	2152      	movs	r1, #82	; 0x52
 8000f42:	f107 0008 	add.w	r0, r7, #8
 8000f46:	f002 fee3 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	f001 ff9c 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x02;
 8000f50:	4b8e      	ldr	r3, [pc, #568]	; (800118c <writeMM+0x340>)
 8000f52:	2202      	movs	r2, #2
 8000f54:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00e5, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5a:	9302      	str	r3, [sp, #8]
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	4b8a      	ldr	r3, [pc, #552]	; (800118c <writeMM+0x340>)
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2310      	movs	r3, #16
 8000f66:	22e5      	movs	r2, #229	; 0xe5
 8000f68:	2152      	movs	r1, #82	; 0x52
 8000f6a:	f107 0008 	add.w	r0, r7, #8
 8000f6e:	f002 fecf 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f001 ff88 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x01;
 8000f78:	4b84      	ldr	r3, [pc, #528]	; (800118c <writeMM+0x340>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00e6, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f82:	9302      	str	r3, [sp, #8]
 8000f84:	2301      	movs	r3, #1
 8000f86:	9301      	str	r3, [sp, #4]
 8000f88:	4b80      	ldr	r3, [pc, #512]	; (800118c <writeMM+0x340>)
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2310      	movs	r3, #16
 8000f8e:	22e6      	movs	r2, #230	; 0xe6
 8000f90:	2152      	movs	r1, #82	; 0x52
 8000f92:	f107 0008 	add.w	r0, r7, #8
 8000f96:	f002 febb 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f001 ff74 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x03;
 8000fa0:	4b7a      	ldr	r3, [pc, #488]	; (800118c <writeMM+0x340>)
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00e7, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000faa:	9302      	str	r3, [sp, #8]
 8000fac:	2301      	movs	r3, #1
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	4b76      	ldr	r3, [pc, #472]	; (800118c <writeMM+0x340>)
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2310      	movs	r3, #16
 8000fb6:	22e7      	movs	r2, #231	; 0xe7
 8000fb8:	2152      	movs	r1, #82	; 0x52
 8000fba:	f107 0008 	add.w	r0, r7, #8
 8000fbe:	f002 fea7 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f001 ff60 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x02;
 8000fc8:	4b70      	ldr	r3, [pc, #448]	; (800118c <writeMM+0x340>)
 8000fca:	2202      	movs	r2, #2
 8000fcc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00f5, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000fce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd2:	9302      	str	r3, [sp, #8]
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	9301      	str	r3, [sp, #4]
 8000fd8:	4b6c      	ldr	r3, [pc, #432]	; (800118c <writeMM+0x340>)
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2310      	movs	r3, #16
 8000fde:	22f5      	movs	r2, #245	; 0xf5
 8000fe0:	2152      	movs	r1, #82	; 0x52
 8000fe2:	f107 0008 	add.w	r0, r7, #8
 8000fe6:	f002 fe93 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000fea:	2001      	movs	r0, #1
 8000fec:	f001 ff4c 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x05;
 8000ff0:	4b66      	ldr	r3, [pc, #408]	; (800118c <writeMM+0x340>)
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00d9, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8000ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffa:	9302      	str	r3, [sp, #8]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	4b62      	ldr	r3, [pc, #392]	; (800118c <writeMM+0x340>)
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2310      	movs	r3, #16
 8001006:	22d9      	movs	r2, #217	; 0xd9
 8001008:	2152      	movs	r1, #82	; 0x52
 800100a:	f107 0008 	add.w	r0, r7, #8
 800100e:	f002 fe7f 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001012:	2001      	movs	r0, #1
 8001014:	f001 ff38 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0xce;
 8001018:	4b5c      	ldr	r3, [pc, #368]	; (800118c <writeMM+0x340>)
 800101a:	22ce      	movs	r2, #206	; 0xce
 800101c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00db, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 800101e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001022:	9302      	str	r3, [sp, #8]
 8001024:	2301      	movs	r3, #1
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	4b58      	ldr	r3, [pc, #352]	; (800118c <writeMM+0x340>)
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2310      	movs	r3, #16
 800102e:	22db      	movs	r2, #219	; 0xdb
 8001030:	2152      	movs	r1, #82	; 0x52
 8001032:	f107 0008 	add.w	r0, r7, #8
 8001036:	f002 fe6b 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800103a:	2001      	movs	r0, #1
 800103c:	f001 ff24 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x03;
 8001040:	4b52      	ldr	r3, [pc, #328]	; (800118c <writeMM+0x340>)
 8001042:	2203      	movs	r2, #3
 8001044:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00dc, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001046:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104a:	9302      	str	r3, [sp, #8]
 800104c:	2301      	movs	r3, #1
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	4b4e      	ldr	r3, [pc, #312]	; (800118c <writeMM+0x340>)
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2310      	movs	r3, #16
 8001056:	22dc      	movs	r2, #220	; 0xdc
 8001058:	2152      	movs	r1, #82	; 0x52
 800105a:	f107 0008 	add.w	r0, r7, #8
 800105e:	f002 fe57 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f001 ff10 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0xf8;
 8001068:	4b48      	ldr	r3, [pc, #288]	; (800118c <writeMM+0x340>)
 800106a:	22f8      	movs	r2, #248	; 0xf8
 800106c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00dd, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 800106e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001072:	9302      	str	r3, [sp, #8]
 8001074:	2301      	movs	r3, #1
 8001076:	9301      	str	r3, [sp, #4]
 8001078:	4b44      	ldr	r3, [pc, #272]	; (800118c <writeMM+0x340>)
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2310      	movs	r3, #16
 800107e:	22dd      	movs	r2, #221	; 0xdd
 8001080:	2152      	movs	r1, #82	; 0x52
 8001082:	f107 0008 	add.w	r0, r7, #8
 8001086:	f002 fe43 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800108a:	2001      	movs	r0, #1
 800108c:	f001 fefc 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x00;
 8001090:	4b3e      	ldr	r3, [pc, #248]	; (800118c <writeMM+0x340>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x009f, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109a:	9302      	str	r3, [sp, #8]
 800109c:	2301      	movs	r3, #1
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	4b3a      	ldr	r3, [pc, #232]	; (800118c <writeMM+0x340>)
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2310      	movs	r3, #16
 80010a6:	229f      	movs	r2, #159	; 0x9f
 80010a8:	2152      	movs	r1, #82	; 0x52
 80010aa:	f107 0008 	add.w	r0, r7, #8
 80010ae:	f002 fe2f 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80010b2:	2001      	movs	r0, #1
 80010b4:	f001 fee8 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x3c;
 80010b8:	4b34      	ldr	r3, [pc, #208]	; (800118c <writeMM+0x340>)
 80010ba:	223c      	movs	r2, #60	; 0x3c
 80010bc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00a3, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 80010be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	2301      	movs	r3, #1
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	4b30      	ldr	r3, [pc, #192]	; (800118c <writeMM+0x340>)
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2310      	movs	r3, #16
 80010ce:	22a3      	movs	r2, #163	; 0xa3
 80010d0:	2152      	movs	r1, #82	; 0x52
 80010d2:	f107 0008 	add.w	r0, r7, #8
 80010d6:	f002 fe1b 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80010da:	2001      	movs	r0, #1
 80010dc:	f001 fed4 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x00;
 80010e0:	4b2a      	ldr	r3, [pc, #168]	; (800118c <writeMM+0x340>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00b7, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	9302      	str	r3, [sp, #8]
 80010ec:	2301      	movs	r3, #1
 80010ee:	9301      	str	r3, [sp, #4]
 80010f0:	4b26      	ldr	r3, [pc, #152]	; (800118c <writeMM+0x340>)
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2310      	movs	r3, #16
 80010f6:	22b7      	movs	r2, #183	; 0xb7
 80010f8:	2152      	movs	r1, #82	; 0x52
 80010fa:	f107 0008 	add.w	r0, r7, #8
 80010fe:	f002 fe07 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001102:	2001      	movs	r0, #1
 8001104:	f001 fec0 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x3c;
 8001108:	4b20      	ldr	r3, [pc, #128]	; (800118c <writeMM+0x340>)
 800110a:	223c      	movs	r2, #60	; 0x3c
 800110c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00bb, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 800110e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001112:	9302      	str	r3, [sp, #8]
 8001114:	2301      	movs	r3, #1
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <writeMM+0x340>)
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2310      	movs	r3, #16
 800111e:	22bb      	movs	r2, #187	; 0xbb
 8001120:	2152      	movs	r1, #82	; 0x52
 8001122:	f107 0008 	add.w	r0, r7, #8
 8001126:	f002 fdf3 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800112a:	2001      	movs	r0, #1
 800112c:	f001 feac 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x09;
 8001130:	4b16      	ldr	r3, [pc, #88]	; (800118c <writeMM+0x340>)
 8001132:	2209      	movs	r2, #9
 8001134:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00b2, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800113a:	9302      	str	r3, [sp, #8]
 800113c:	2301      	movs	r3, #1
 800113e:	9301      	str	r3, [sp, #4]
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <writeMM+0x340>)
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2310      	movs	r3, #16
 8001146:	22b2      	movs	r2, #178	; 0xb2
 8001148:	2152      	movs	r1, #82	; 0x52
 800114a:	f107 0008 	add.w	r0, r7, #8
 800114e:	f002 fddf 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001152:	2001      	movs	r0, #1
 8001154:	f001 fe98 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x09;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <writeMM+0x340>)
 800115a:	2209      	movs	r2, #9
 800115c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00ca, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 800115e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2301      	movs	r3, #1
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <writeMM+0x340>)
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2310      	movs	r3, #16
 800116e:	22ca      	movs	r2, #202	; 0xca
 8001170:	2152      	movs	r1, #82	; 0x52
 8001172:	f107 0008 	add.w	r0, r7, #8
 8001176:	f002 fdcb 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800117a:	2001      	movs	r0, #1
 800117c:	f001 fe84 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x01;
 8001180:	4b02      	ldr	r3, [pc, #8]	; (800118c <writeMM+0x340>)
 8001182:	2201      	movs	r2, #1
 8001184:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0198, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118a:	e001      	b.n	8001190 <writeMM+0x344>
 800118c:	2000008c 	.word	0x2000008c
 8001190:	9302      	str	r3, [sp, #8]
 8001192:	2301      	movs	r3, #1
 8001194:	9301      	str	r3, [sp, #4]
 8001196:	4b8a      	ldr	r3, [pc, #552]	; (80013c0 <writeMM+0x574>)
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	2310      	movs	r3, #16
 800119c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80011a0:	2152      	movs	r1, #82	; 0x52
 80011a2:	f107 0008 	add.w	r0, r7, #8
 80011a6:	f002 fdb3 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80011aa:	2001      	movs	r0, #1
 80011ac:	f001 fe6c 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x17;
 80011b0:	4b83      	ldr	r3, [pc, #524]	; (80013c0 <writeMM+0x574>)
 80011b2:	2217      	movs	r2, #23
 80011b4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x01b0, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 80011b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ba:	9302      	str	r3, [sp, #8]
 80011bc:	2301      	movs	r3, #1
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	4b7f      	ldr	r3, [pc, #508]	; (80013c0 <writeMM+0x574>)
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2310      	movs	r3, #16
 80011c6:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 80011ca:	2152      	movs	r1, #82	; 0x52
 80011cc:	f107 0008 	add.w	r0, r7, #8
 80011d0:	f002 fd9e 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f001 fe57 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x00;
 80011da:	4b79      	ldr	r3, [pc, #484]	; (80013c0 <writeMM+0x574>)
 80011dc:	2200      	movs	r2, #0
 80011de:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x01ad, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 80011e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e4:	9302      	str	r3, [sp, #8]
 80011e6:	2301      	movs	r3, #1
 80011e8:	9301      	str	r3, [sp, #4]
 80011ea:	4b75      	ldr	r3, [pc, #468]	; (80013c0 <writeMM+0x574>)
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	2310      	movs	r3, #16
 80011f0:	f240 12ad 	movw	r2, #429	; 0x1ad
 80011f4:	2152      	movs	r1, #82	; 0x52
 80011f6:	f107 0008 	add.w	r0, r7, #8
 80011fa:	f002 fd89 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80011fe:	2001      	movs	r0, #1
 8001200:	f001 fe42 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x05;
 8001204:	4b6e      	ldr	r3, [pc, #440]	; (80013c0 <writeMM+0x574>)
 8001206:	2205      	movs	r2, #5
 8001208:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x00ff, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 800120a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120e:	9302      	str	r3, [sp, #8]
 8001210:	2301      	movs	r3, #1
 8001212:	9301      	str	r3, [sp, #4]
 8001214:	4b6a      	ldr	r3, [pc, #424]	; (80013c0 <writeMM+0x574>)
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2310      	movs	r3, #16
 800121a:	22ff      	movs	r2, #255	; 0xff
 800121c:	2152      	movs	r1, #82	; 0x52
 800121e:	f107 0008 	add.w	r0, r7, #8
 8001222:	f002 fd75 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001226:	2001      	movs	r0, #1
 8001228:	f001 fe2e 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x05;
 800122c:	4b64      	ldr	r3, [pc, #400]	; (80013c0 <writeMM+0x574>)
 800122e:	2205      	movs	r2, #5
 8001230:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0100, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001236:	9302      	str	r3, [sp, #8]
 8001238:	2301      	movs	r3, #1
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	4b60      	ldr	r3, [pc, #384]	; (80013c0 <writeMM+0x574>)
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	2310      	movs	r3, #16
 8001242:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001246:	2152      	movs	r1, #82	; 0x52
 8001248:	f107 0008 	add.w	r0, r7, #8
 800124c:	f002 fd60 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001250:	2001      	movs	r0, #1
 8001252:	f001 fe19 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x05;
 8001256:	4b5a      	ldr	r3, [pc, #360]	; (80013c0 <writeMM+0x574>)
 8001258:	2205      	movs	r2, #5
 800125a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0199, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 800125c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001260:	9302      	str	r3, [sp, #8]
 8001262:	2301      	movs	r3, #1
 8001264:	9301      	str	r3, [sp, #4]
 8001266:	4b56      	ldr	r3, [pc, #344]	; (80013c0 <writeMM+0x574>)
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2310      	movs	r3, #16
 800126c:	f240 1299 	movw	r2, #409	; 0x199
 8001270:	2152      	movs	r1, #82	; 0x52
 8001272:	f107 0008 	add.w	r0, r7, #8
 8001276:	f002 fd4b 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 800127a:	2001      	movs	r0, #1
 800127c:	f001 fe04 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x1b;
 8001280:	4b4f      	ldr	r3, [pc, #316]	; (80013c0 <writeMM+0x574>)
 8001282:	221b      	movs	r2, #27
 8001284:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x01a6, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001286:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128a:	9302      	str	r3, [sp, #8]
 800128c:	2301      	movs	r3, #1
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	4b4b      	ldr	r3, [pc, #300]	; (80013c0 <writeMM+0x574>)
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2310      	movs	r3, #16
 8001296:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 800129a:	2152      	movs	r1, #82	; 0x52
 800129c:	f107 0008 	add.w	r0, r7, #8
 80012a0:	f002 fd36 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f001 fdef 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x3e;
 80012aa:	4b45      	ldr	r3, [pc, #276]	; (80013c0 <writeMM+0x574>)
 80012ac:	223e      	movs	r2, #62	; 0x3e
 80012ae:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x01ac, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 80012b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012b4:	9302      	str	r3, [sp, #8]
 80012b6:	2301      	movs	r3, #1
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	4b41      	ldr	r3, [pc, #260]	; (80013c0 <writeMM+0x574>)
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2310      	movs	r3, #16
 80012c0:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 80012c4:	2152      	movs	r1, #82	; 0x52
 80012c6:	f107 0008 	add.w	r0, r7, #8
 80012ca:	f002 fd21 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80012ce:	2001      	movs	r0, #1
 80012d0:	f001 fdda 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x1f;
 80012d4:	4b3a      	ldr	r3, [pc, #232]	; (80013c0 <writeMM+0x574>)
 80012d6:	221f      	movs	r2, #31
 80012d8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x01a7, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 80012da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012de:	9302      	str	r3, [sp, #8]
 80012e0:	2301      	movs	r3, #1
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <writeMM+0x574>)
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	2310      	movs	r3, #16
 80012ea:	f240 12a7 	movw	r2, #423	; 0x1a7
 80012ee:	2152      	movs	r1, #82	; 0x52
 80012f0:	f107 0008 	add.w	r0, r7, #8
 80012f4:	f002 fd0c 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80012f8:	2001      	movs	r0, #1
 80012fa:	f001 fdc5 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x00;
 80012fe:	4b30      	ldr	r3, [pc, #192]	; (80013c0 <writeMM+0x574>)
 8001300:	2200      	movs	r2, #0
 8001302:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0030, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001304:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001308:	9302      	str	r3, [sp, #8]
 800130a:	2301      	movs	r3, #1
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	4b2c      	ldr	r3, [pc, #176]	; (80013c0 <writeMM+0x574>)
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2310      	movs	r3, #16
 8001314:	2230      	movs	r2, #48	; 0x30
 8001316:	2152      	movs	r1, #82	; 0x52
 8001318:	f107 0008 	add.w	r0, r7, #8
 800131c:	f002 fcf8 	bl	8003d10 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f001 fdb1 	bl	8002e88 <HAL_Delay>
	//custom settings
	i2c_buff[0] = 0x10;
 8001326:	4b26      	ldr	r3, [pc, #152]	; (80013c0 <writeMM+0x574>)
 8001328:	2210      	movs	r2, #16
 800132a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0011, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000); // Enables polling for New Sample ready
 800132c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001330:	9302      	str	r3, [sp, #8]
 8001332:	2301      	movs	r3, #1
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <writeMM+0x574>)
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	2310      	movs	r3, #16
 800133c:	2211      	movs	r2, #17
 800133e:	2152      	movs	r1, #82	; 0x52
 8001340:	f107 0008 	add.w	r0, r7, #8
 8001344:	f002 fce4 	bl	8003d10 <HAL_I2C_Mem_Write>
//	// when measurement completes
	HAL_Delay(1);
 8001348:	2001      	movs	r0, #1
 800134a:	f001 fd9d 	bl	8002e88 <HAL_Delay>
	i2c_buff[0] = 0x01;// Set default ranging inter-measurement
 800134e:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <writeMM+0x574>)
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]
//	// period to 100ms
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x001b, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001354:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001358:	9302      	str	r3, [sp, #8]
 800135a:	2301      	movs	r3, #1
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <writeMM+0x574>)
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2310      	movs	r3, #16
 8001364:	221b      	movs	r2, #27
 8001366:	2152      	movs	r1, #82	; 0x52
 8001368:	f107 0008 	add.w	r0, r7, #8
 800136c:	f002 fcd0 	bl	8003d10 <HAL_I2C_Mem_Write>
//	HAL_Delay(1);
	i2c_buff[0] = 0xA;// Set max convergence time to 10ms
 8001370:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <writeMM+0x574>)
 8001372:	220a      	movs	r2, #10
 8001374:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x001c, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001376:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800137a:	9302      	str	r3, [sp, #8]
 800137c:	2301      	movs	r3, #1
 800137e:	9301      	str	r3, [sp, #4]
 8001380:	4b0f      	ldr	r3, [pc, #60]	; (80013c0 <writeMM+0x574>)
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	2310      	movs	r3, #16
 8001386:	221c      	movs	r2, #28
 8001388:	2152      	movs	r1, #82	; 0x52
 800138a:	f107 0008 	add.w	r0, r7, #8
 800138e:	f002 fcbf 	bl	8003d10 <HAL_I2C_Mem_Write>

	i2c_buff[0] = 0x24;
 8001392:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <writeMM+0x574>)
 8001394:	2224      	movs	r2, #36	; 0x24
 8001396:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&a, TOF_ADDRESS, 0x0014, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1, 1000);
 8001398:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800139c:	9302      	str	r3, [sp, #8]
 800139e:	2301      	movs	r3, #1
 80013a0:	9301      	str	r3, [sp, #4]
 80013a2:	4b07      	ldr	r3, [pc, #28]	; (80013c0 <writeMM+0x574>)
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	2310      	movs	r3, #16
 80013a8:	2214      	movs	r2, #20
 80013aa:	2152      	movs	r1, #82	; 0x52
 80013ac:	f107 0008 	add.w	r0, r7, #8
 80013b0:	f002 fcae 	bl	8003d10 <HAL_I2C_Mem_Write>
// Configures interrupt on New Sample
	//// Ready threshold event
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013bc:	b004      	add	sp, #16
 80013be:	4770      	bx	lr
 80013c0:	2000008c 	.word	0x2000008c

080013c4 <TOF_start_measurement>:

void TOF_task(){

}
void TOF_start_measurement(){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af02      	add	r7, sp, #8
	i2c_buff[0] = 0x01;
 80013ca:	4b12      	ldr	r3, [pc, #72]	; (8001414 <TOF_start_measurement+0x50>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	701a      	strb	r2, [r3, #0]
	//left
	HAL_I2C_Mem_Write_IT(&hi2c2, TOF_ADDRESS, 0x018, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1);
 80013d0:	2301      	movs	r3, #1
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <TOF_start_measurement+0x50>)
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2310      	movs	r3, #16
 80013da:	2218      	movs	r2, #24
 80013dc:	2152      	movs	r1, #82	; 0x52
 80013de:	480e      	ldr	r0, [pc, #56]	; (8001418 <TOF_start_measurement+0x54>)
 80013e0:	f002 fd90 	bl	8003f04 <HAL_I2C_Mem_Write_IT>
	//middle
	HAL_I2C_Mem_Write_IT(&hi2c1, TOF_ADDRESS, 0x018, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1);
 80013e4:	2301      	movs	r3, #1
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <TOF_start_measurement+0x50>)
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2310      	movs	r3, #16
 80013ee:	2218      	movs	r2, #24
 80013f0:	2152      	movs	r1, #82	; 0x52
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <TOF_start_measurement+0x58>)
 80013f4:	f002 fd86 	bl	8003f04 <HAL_I2C_Mem_Write_IT>
	//right
	HAL_I2C_Mem_Write_IT(&hi2c3, TOF_ADDRESS, 0x018, I2C_MEMADD_SIZE_16BIT, (uint8_t*)i2c_buff, 1);
 80013f8:	2301      	movs	r3, #1
 80013fa:	9301      	str	r3, [sp, #4]
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <TOF_start_measurement+0x50>)
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2310      	movs	r3, #16
 8001402:	2218      	movs	r2, #24
 8001404:	2152      	movs	r1, #82	; 0x52
 8001406:	4806      	ldr	r0, [pc, #24]	; (8001420 <TOF_start_measurement+0x5c>)
 8001408:	f002 fd7c 	bl	8003f04 <HAL_I2C_Mem_Write_IT>
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	2000008c 	.word	0x2000008c
 8001418:	200001c4 	.word	0x200001c4
 800141c:	20000170 	.word	0x20000170
 8001420:	20000218 	.word	0x20000218

08001424 <TOF_get_measurement>:
void TOF_get_measurement(){ //single shot
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af02      	add	r7, sp, #8

	//Left
	HAL_I2C_Mem_Read_IT(&hi2c2, TOF_ADDRESS, 0x062, I2C_MEMADD_SIZE_16BIT, measurements, 1);
 800142a:	2301      	movs	r3, #1
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	4b0f      	ldr	r3, [pc, #60]	; (800146c <TOF_get_measurement+0x48>)
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2310      	movs	r3, #16
 8001434:	2262      	movs	r2, #98	; 0x62
 8001436:	2152      	movs	r1, #82	; 0x52
 8001438:	480d      	ldr	r0, [pc, #52]	; (8001470 <TOF_get_measurement+0x4c>)
 800143a:	f002 fe15 	bl	8004068 <HAL_I2C_Mem_Read_IT>
	//middle
	HAL_I2C_Mem_Read_IT(&hi2c1, TOF_ADDRESS, 0x062, I2C_MEMADD_SIZE_16BIT, &measurements[1], 1);
 800143e:	2301      	movs	r3, #1
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <TOF_get_measurement+0x50>)
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2310      	movs	r3, #16
 8001448:	2262      	movs	r2, #98	; 0x62
 800144a:	2152      	movs	r1, #82	; 0x52
 800144c:	480a      	ldr	r0, [pc, #40]	; (8001478 <TOF_get_measurement+0x54>)
 800144e:	f002 fe0b 	bl	8004068 <HAL_I2C_Mem_Read_IT>
	//right
	HAL_I2C_Mem_Read_IT(&hi2c3, TOF_ADDRESS, 0x062, I2C_MEMADD_SIZE_16BIT, &measurements[2], 1);
 8001452:	2301      	movs	r3, #1
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	4b09      	ldr	r3, [pc, #36]	; (800147c <TOF_get_measurement+0x58>)
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	2310      	movs	r3, #16
 800145c:	2262      	movs	r2, #98	; 0x62
 800145e:	2152      	movs	r1, #82	; 0x52
 8001460:	4807      	ldr	r0, [pc, #28]	; (8001480 <TOF_get_measurement+0x5c>)
 8001462:	f002 fe01 	bl	8004068 <HAL_I2C_Mem_Read_IT>
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000124 	.word	0x20000124
 8001470:	200001c4 	.word	0x200001c4
 8001474:	20000125 	.word	0x20000125
 8001478:	20000170 	.word	0x20000170
 800147c:	20000126 	.word	0x20000126
 8001480:	20000218 	.word	0x20000218

08001484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148a:	f001 fc8b 	bl	8002da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148e:	f000 f887 	bl	80015a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001492:	f000 fc23 	bl	8001cdc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001496:	f000 f93f 	bl	8001718 <MX_I2C1_Init>
  MX_I2C2_Init();
 800149a:	f000 f96b 	bl	8001774 <MX_I2C2_Init>
  MX_ADC1_Init();
 800149e:	f000 f8e9 	bl	8001674 <MX_ADC1_Init>
  MX_I2C3_Init();
 80014a2:	f000 f995 	bl	80017d0 <MX_I2C3_Init>
  MX_TIM3_Init();
 80014a6:	f000 fb23 	bl	8001af0 <MX_TIM3_Init>
  MX_TIM5_Init();
 80014aa:	f000 fb75 	bl	8001b98 <MX_TIM5_Init>
  MX_TIM1_Init();
 80014ae:	f000 f9f3 	bl	8001898 <MX_TIM1_Init>
  MX_TIM2_Init();
 80014b2:	f000 fa9d 	bl	80019f0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80014b6:	f000 fbe7 	bl	8001c88 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80014ba:	f000 f9b7 	bl	800182c <MX_SPI2_Init>
  MX_TIM11_Init();
 80014be:	f000 fbbf 	bl	8001c40 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	motorsInit();
 80014c2:	f000 fc89 	bl	8001dd8 <motorsInit>
	TOF_init();
 80014c6:	f7ff fc5b 	bl	8000d80 <TOF_init>
	uart_startup_transmit();
 80014ca:	f001 fbab 	bl	8002c24 <uart_startup_transmit>
//	HAL_ADC_Start(&hadc1);

//	uint16_t L_vals[512];
//	uint16_t R_vals[512];

	forward(0);
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 fd1c 	bl	8001f0c <forward>
	HAL_Delay(3000);
 80014d4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80014d8:	f001 fcd6 	bl	8002e88 <HAL_Delay>
	uint32_t prev_ctr_loop_time = HAL_GetTick();
 80014dc:	f001 fcc8 	bl	8002e70 <HAL_GetTick>
 80014e0:	6078      	str	r0, [r7, #4]
	uint32_t prev_main_loop_time = HAL_GetTick();
 80014e2:	f001 fcc5 	bl	8002e70 <HAL_GetTick>
 80014e6:	6038      	str	r0, [r7, #0]
//		HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Laddress+2*i, L_vals[i]);
//		HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Raddress+2*i, R_vals[i]);
//		HAL_Delay(1);
//	}
//	HAL_FLASH_Lock();
	R_speed_setpoint = 600;
 80014e8:	4b23      	ldr	r3, [pc, #140]	; (8001578 <main+0xf4>)
 80014ea:	f44f 7216 	mov.w	r2, #600	; 0x258
 80014ee:	801a      	strh	r2, [r3, #0]
	L_speed_setpoint = 600;
 80014f0:	4b22      	ldr	r3, [pc, #136]	; (800157c <main+0xf8>)
 80014f2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80014f6:	801a      	strh	r2, [r3, #0]
	while (1)
	{
		//	  sprintf(buff, "L:%d R:%d V:%d\n",(int)htim5.Instance->CNT,(int)htim3.Instance->CNT, (int)HAL_ADC_GetValue(&hadc1));

		//	  sprintf(buff, "%d",(int)HAL_I2C_GetError(&hi2c1));
		uart_task();
 80014f8:	f001 fbbc 	bl	8002c74 <uart_task>
		if (HAL_GetTick() - prev_main_loop_time > 101){
 80014fc:	f001 fcb8 	bl	8002e70 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b65      	cmp	r3, #101	; 0x65
 8001508:	d902      	bls.n	8001510 <main+0x8c>
			prev_main_loop_time = HAL_GetTick();
 800150a:	f001 fcb1 	bl	8002e70 <HAL_GetTick>
 800150e:	6038      	str	r0, [r7, #0]
//			HAL_UART_Transmit_IT(&huart2, (uint8_t *)send_buffer, strlen(send_buffer));
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

		}
		// main control loop: CONTROL_LOOP_PERIOD_MS
		if (HAL_GetTick() - prev_ctr_loop_time > CONTROL_LOOP_PERIOD_MS){
 8001510:	f001 fcae 	bl	8002e70 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b14      	cmp	r3, #20
 800151c:	d9ec      	bls.n	80014f8 <main+0x74>


			prev_ctr_loop_time = HAL_GetTick();
 800151e:	f001 fca7 	bl	8002e70 <HAL_GetTick>
 8001522:	6078      	str	r0, [r7, #4]
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//			sprintf(send_buffer, "R:%d C: %d E:%d\n", (int)measurements[0], (int)measurements[1], (int)measurements[2]);
			sprintf(send_buffer, "L:%d > %d R:%d > %d\n",(int)L_prev_enc_count,(int)L_ctrl_signal,(int)R_prev_enc_count, (int)R_ctrl_signal);
 8001524:	4b16      	ldr	r3, [pc, #88]	; (8001580 <main+0xfc>)
 8001526:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152a:	4618      	mov	r0, r3
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <main+0x100>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4b15      	ldr	r3, [pc, #84]	; (8001588 <main+0x104>)
 8001532:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001536:	4619      	mov	r1, r3
 8001538:	4b14      	ldr	r3, [pc, #80]	; (800158c <main+0x108>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	9301      	str	r3, [sp, #4]
 800153e:	9100      	str	r1, [sp, #0]
 8001540:	4613      	mov	r3, r2
 8001542:	4602      	mov	r2, r0
 8001544:	4912      	ldr	r1, [pc, #72]	; (8001590 <main+0x10c>)
 8001546:	4813      	ldr	r0, [pc, #76]	; (8001594 <main+0x110>)
 8001548:	f007 fb78 	bl	8008c3c <siprintf>
			HAL_UART_Transmit_IT(&huart2, (uint8_t *)send_buffer, strlen(send_buffer));
 800154c:	4811      	ldr	r0, [pc, #68]	; (8001594 <main+0x110>)
 800154e:	f7fe fe47 	bl	80001e0 <strlen>
 8001552:	4603      	mov	r3, r0
 8001554:	b29b      	uxth	r3, r3
 8001556:	461a      	mov	r2, r3
 8001558:	490e      	ldr	r1, [pc, #56]	; (8001594 <main+0x110>)
 800155a:	480f      	ldr	r0, [pc, #60]	; (8001598 <main+0x114>)
 800155c:	f006 fbbb 	bl	8007cd6 <HAL_UART_Transmit_IT>
			if(measurements[1]>190){
 8001560:	4b0e      	ldr	r3, [pc, #56]	; (800159c <main+0x118>)
 8001562:	785b      	ldrb	r3, [r3, #1]
 8001564:	2bbe      	cmp	r3, #190	; 0xbe
 8001566:	d904      	bls.n	8001572 <main+0xee>
				R_motor_feedback_control();
 8001568:	f000 fd32 	bl	8001fd0 <R_motor_feedback_control>
				L_motor_feedback_control();
 800156c:	f000 fe08 	bl	8002180 <L_motor_feedback_control>
 8001570:	e7c2      	b.n	80014f8 <main+0x74>
//				R_speed_setpoint = 600;
//				L_speed_setpoint = 600;
			}
			else{
				reset_counts();
 8001572:	f000 fc6d 	bl	8001e50 <reset_counts>
		uart_task();
 8001576:	e7bf      	b.n	80014f8 <main+0x74>
 8001578:	200000f8 	.word	0x200000f8
 800157c:	200000f6 	.word	0x200000f6
 8001580:	200000fa 	.word	0x200000fa
 8001584:	20000100 	.word	0x20000100
 8001588:	200000fc 	.word	0x200000fc
 800158c:	20000104 	.word	0x20000104
 8001590:	0800963c 	.word	0x0800963c
 8001594:	20000094 	.word	0x20000094
 8001598:	2000042c 	.word	0x2000042c
 800159c:	20000124 	.word	0x20000124

080015a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b094      	sub	sp, #80	; 0x50
 80015a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a6:	f107 0320 	add.w	r3, r7, #32
 80015aa:	2230      	movs	r2, #48	; 0x30
 80015ac:	2100      	movs	r1, #0
 80015ae:	4618      	mov	r0, r3
 80015b0:	f007 fb3c 	bl	8008c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	4b28      	ldr	r3, [pc, #160]	; (800166c <SystemClock_Config+0xcc>)
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	4a27      	ldr	r2, [pc, #156]	; (800166c <SystemClock_Config+0xcc>)
 80015ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d2:	6413      	str	r3, [r2, #64]	; 0x40
 80015d4:	4b25      	ldr	r3, [pc, #148]	; (800166c <SystemClock_Config+0xcc>)
 80015d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	4b22      	ldr	r3, [pc, #136]	; (8001670 <SystemClock_Config+0xd0>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a21      	ldr	r2, [pc, #132]	; (8001670 <SystemClock_Config+0xd0>)
 80015ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	4b1f      	ldr	r3, [pc, #124]	; (8001670 <SystemClock_Config+0xd0>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015fc:	2302      	movs	r3, #2
 80015fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001600:	2301      	movs	r3, #1
 8001602:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001604:	2310      	movs	r3, #16
 8001606:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001608:	2302      	movs	r3, #2
 800160a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800160c:	2300      	movs	r3, #0
 800160e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001610:	2308      	movs	r3, #8
 8001612:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001614:	2364      	movs	r3, #100	; 0x64
 8001616:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001618:	2302      	movs	r3, #2
 800161a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800161c:	2304      	movs	r3, #4
 800161e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001620:	f107 0320 	add.w	r3, r7, #32
 8001624:	4618      	mov	r0, r3
 8001626:	f004 fcd5 	bl	8005fd4 <HAL_RCC_OscConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001630:	f000 fbcc 	bl	8001dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001634:	230f      	movs	r3, #15
 8001636:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001638:	2302      	movs	r3, #2
 800163a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001640:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001644:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001646:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800164a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	2103      	movs	r1, #3
 8001652:	4618      	mov	r0, r3
 8001654:	f004 ff36 	bl	80064c4 <HAL_RCC_ClockConfig>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800165e:	f000 fbb5 	bl	8001dcc <Error_Handler>
  }
}
 8001662:	bf00      	nop
 8001664:	3750      	adds	r7, #80	; 0x50
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800
 8001670:	40007000 	.word	0x40007000

08001674 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800167a:	463b      	mov	r3, r7
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001686:	4b21      	ldr	r3, [pc, #132]	; (800170c <MX_ADC1_Init+0x98>)
 8001688:	4a21      	ldr	r2, [pc, #132]	; (8001710 <MX_ADC1_Init+0x9c>)
 800168a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800168c:	4b1f      	ldr	r3, [pc, #124]	; (800170c <MX_ADC1_Init+0x98>)
 800168e:	2200      	movs	r2, #0
 8001690:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001692:	4b1e      	ldr	r3, [pc, #120]	; (800170c <MX_ADC1_Init+0x98>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001698:	4b1c      	ldr	r3, [pc, #112]	; (800170c <MX_ADC1_Init+0x98>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800169e:	4b1b      	ldr	r3, [pc, #108]	; (800170c <MX_ADC1_Init+0x98>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016a4:	4b19      	ldr	r3, [pc, #100]	; (800170c <MX_ADC1_Init+0x98>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <MX_ADC1_Init+0x98>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016b2:	4b16      	ldr	r3, [pc, #88]	; (800170c <MX_ADC1_Init+0x98>)
 80016b4:	4a17      	ldr	r2, [pc, #92]	; (8001714 <MX_ADC1_Init+0xa0>)
 80016b6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016b8:	4b14      	ldr	r3, [pc, #80]	; (800170c <MX_ADC1_Init+0x98>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016be:	4b13      	ldr	r3, [pc, #76]	; (800170c <MX_ADC1_Init+0x98>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <MX_ADC1_Init+0x98>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	; (800170c <MX_ADC1_Init+0x98>)
 80016ce:	2201      	movs	r2, #1
 80016d0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016d2:	480e      	ldr	r0, [pc, #56]	; (800170c <MX_ADC1_Init+0x98>)
 80016d4:	f001 fbfc 	bl	8002ed0 <HAL_ADC_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80016de:	f000 fb75 	bl	8001dcc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80016e2:	2304      	movs	r3, #4
 80016e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016e6:	2301      	movs	r3, #1
 80016e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <MX_ADC1_Init+0x98>)
 80016f4:	f001 fc30 	bl	8002f58 <HAL_ADC_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80016fe:	f000 fb65 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3710      	adds	r7, #16
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000128 	.word	0x20000128
 8001710:	40012000 	.word	0x40012000
 8001714:	0f000001 	.word	0x0f000001

08001718 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800171c:	4b12      	ldr	r3, [pc, #72]	; (8001768 <MX_I2C1_Init+0x50>)
 800171e:	4a13      	ldr	r2, [pc, #76]	; (800176c <MX_I2C1_Init+0x54>)
 8001720:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001722:	4b11      	ldr	r3, [pc, #68]	; (8001768 <MX_I2C1_Init+0x50>)
 8001724:	4a12      	ldr	r2, [pc, #72]	; (8001770 <MX_I2C1_Init+0x58>)
 8001726:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001728:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <MX_I2C1_Init+0x50>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <MX_I2C1_Init+0x50>)
 8001730:	2200      	movs	r2, #0
 8001732:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001734:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <MX_I2C1_Init+0x50>)
 8001736:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800173a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800173c:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <MX_I2C1_Init+0x50>)
 800173e:	2200      	movs	r2, #0
 8001740:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001742:	4b09      	ldr	r3, [pc, #36]	; (8001768 <MX_I2C1_Init+0x50>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <MX_I2C1_Init+0x50>)
 800174a:	2200      	movs	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <MX_I2C1_Init+0x50>)
 8001750:	2200      	movs	r2, #0
 8001752:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001754:	4804      	ldr	r0, [pc, #16]	; (8001768 <MX_I2C1_Init+0x50>)
 8001756:	f002 f997 	bl	8003a88 <HAL_I2C_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001760:	f000 fb34 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000170 	.word	0x20000170
 800176c:	40005400 	.word	0x40005400
 8001770:	00061a80 	.word	0x00061a80

08001774 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001778:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <MX_I2C2_Init+0x50>)
 800177a:	4a13      	ldr	r2, [pc, #76]	; (80017c8 <MX_I2C2_Init+0x54>)
 800177c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800177e:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <MX_I2C2_Init+0x50>)
 8001780:	4a12      	ldr	r2, [pc, #72]	; (80017cc <MX_I2C2_Init+0x58>)
 8001782:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001784:	4b0f      	ldr	r3, [pc, #60]	; (80017c4 <MX_I2C2_Init+0x50>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800178a:	4b0e      	ldr	r3, [pc, #56]	; (80017c4 <MX_I2C2_Init+0x50>)
 800178c:	2200      	movs	r2, #0
 800178e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001790:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <MX_I2C2_Init+0x50>)
 8001792:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001796:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001798:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <MX_I2C2_Init+0x50>)
 800179a:	2200      	movs	r2, #0
 800179c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <MX_I2C2_Init+0x50>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017a4:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <MX_I2C2_Init+0x50>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <MX_I2C2_Init+0x50>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017b0:	4804      	ldr	r0, [pc, #16]	; (80017c4 <MX_I2C2_Init+0x50>)
 80017b2:	f002 f969 	bl	8003a88 <HAL_I2C_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80017bc:	f000 fb06 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017c0:	bf00      	nop
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200001c4 	.word	0x200001c4
 80017c8:	40005800 	.word	0x40005800
 80017cc:	00061a80 	.word	0x00061a80

080017d0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017d4:	4b12      	ldr	r3, [pc, #72]	; (8001820 <MX_I2C3_Init+0x50>)
 80017d6:	4a13      	ldr	r2, [pc, #76]	; (8001824 <MX_I2C3_Init+0x54>)
 80017d8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80017da:	4b11      	ldr	r3, [pc, #68]	; (8001820 <MX_I2C3_Init+0x50>)
 80017dc:	4a12      	ldr	r2, [pc, #72]	; (8001828 <MX_I2C3_Init+0x58>)
 80017de:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <MX_I2C3_Init+0x50>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <MX_I2C3_Init+0x50>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <MX_I2C3_Init+0x50>)
 80017ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017f2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <MX_I2C3_Init+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <MX_I2C3_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <MX_I2C3_Init+0x50>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_I2C3_Init+0x50>)
 8001808:	2200      	movs	r2, #0
 800180a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800180c:	4804      	ldr	r0, [pc, #16]	; (8001820 <MX_I2C3_Init+0x50>)
 800180e:	f002 f93b 	bl	8003a88 <HAL_I2C_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001818:	f000 fad8 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000218 	.word	0x20000218
 8001824:	40005c00 	.word	0x40005c00
 8001828:	00061a80 	.word	0x00061a80

0800182c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001830:	4b17      	ldr	r3, [pc, #92]	; (8001890 <MX_SPI2_Init+0x64>)
 8001832:	4a18      	ldr	r2, [pc, #96]	; (8001894 <MX_SPI2_Init+0x68>)
 8001834:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001836:	4b16      	ldr	r3, [pc, #88]	; (8001890 <MX_SPI2_Init+0x64>)
 8001838:	f44f 7282 	mov.w	r2, #260	; 0x104
 800183c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800183e:	4b14      	ldr	r3, [pc, #80]	; (8001890 <MX_SPI2_Init+0x64>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <MX_SPI2_Init+0x64>)
 8001846:	2200      	movs	r2, #0
 8001848:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <MX_SPI2_Init+0x64>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001850:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <MX_SPI2_Init+0x64>)
 8001852:	2200      	movs	r2, #0
 8001854:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <MX_SPI2_Init+0x64>)
 8001858:	f44f 7200 	mov.w	r2, #512	; 0x200
 800185c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800185e:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <MX_SPI2_Init+0x64>)
 8001860:	2230      	movs	r2, #48	; 0x30
 8001862:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001864:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <MX_SPI2_Init+0x64>)
 8001866:	2200      	movs	r2, #0
 8001868:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800186a:	4b09      	ldr	r3, [pc, #36]	; (8001890 <MX_SPI2_Init+0x64>)
 800186c:	2200      	movs	r2, #0
 800186e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <MX_SPI2_Init+0x64>)
 8001872:	2200      	movs	r2, #0
 8001874:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001876:	4b06      	ldr	r3, [pc, #24]	; (8001890 <MX_SPI2_Init+0x64>)
 8001878:	220a      	movs	r2, #10
 800187a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800187c:	4804      	ldr	r0, [pc, #16]	; (8001890 <MX_SPI2_Init+0x64>)
 800187e:	f005 f801 	bl	8006884 <HAL_SPI_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001888:	f000 faa0 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2000026c 	.word	0x2000026c
 8001894:	40003800 	.word	0x40003800

08001898 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b096      	sub	sp, #88	; 0x58
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]
 80018c4:	611a      	str	r2, [r3, #16]
 80018c6:	615a      	str	r2, [r3, #20]
 80018c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	2220      	movs	r2, #32
 80018ce:	2100      	movs	r1, #0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f007 f9ab 	bl	8008c2c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018d6:	4b44      	ldr	r3, [pc, #272]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018d8:	4a44      	ldr	r2, [pc, #272]	; (80019ec <MX_TIM1_Init+0x154>)
 80018da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 99;
 80018dc:	4b42      	ldr	r3, [pc, #264]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018de:	2263      	movs	r2, #99	; 0x63
 80018e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e2:	4b41      	ldr	r3, [pc, #260]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80018e8:	4b3f      	ldr	r3, [pc, #252]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f0:	4b3d      	ldr	r3, [pc, #244]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018f6:	4b3c      	ldr	r3, [pc, #240]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fc:	4b3a      	ldr	r3, [pc, #232]	; (80019e8 <MX_TIM1_Init+0x150>)
 80018fe:	2200      	movs	r2, #0
 8001900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001902:	4839      	ldr	r0, [pc, #228]	; (80019e8 <MX_TIM1_Init+0x150>)
 8001904:	f005 f847 	bl	8006996 <HAL_TIM_Base_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800190e:	f000 fa5d 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001912:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001916:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001918:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800191c:	4619      	mov	r1, r3
 800191e:	4832      	ldr	r0, [pc, #200]	; (80019e8 <MX_TIM1_Init+0x150>)
 8001920:	f005 fcf2 	bl	8007308 <HAL_TIM_ConfigClockSource>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800192a:	f000 fa4f 	bl	8001dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800192e:	482e      	ldr	r0, [pc, #184]	; (80019e8 <MX_TIM1_Init+0x150>)
 8001930:	f005 f8e2 	bl	8006af8 <HAL_TIM_PWM_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800193a:	f000 fa47 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800193e:	2300      	movs	r3, #0
 8001940:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001942:	2300      	movs	r3, #0
 8001944:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001946:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800194a:	4619      	mov	r1, r3
 800194c:	4826      	ldr	r0, [pc, #152]	; (80019e8 <MX_TIM1_Init+0x150>)
 800194e:	f006 f8a1 	bl	8007a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001958:	f000 fa38 	bl	8001dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800195c:	2360      	movs	r3, #96	; 0x60
 800195e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001960:	2300      	movs	r3, #0
 8001962:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001964:	2300      	movs	r3, #0
 8001966:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001968:	2300      	movs	r3, #0
 800196a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196c:	2300      	movs	r3, #0
 800196e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001970:	2300      	movs	r3, #0
 8001972:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001974:	2300      	movs	r3, #0
 8001976:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197c:	2204      	movs	r2, #4
 800197e:	4619      	mov	r1, r3
 8001980:	4819      	ldr	r0, [pc, #100]	; (80019e8 <MX_TIM1_Init+0x150>)
 8001982:	f005 fbff 	bl	8007184 <HAL_TIM_PWM_ConfigChannel>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800198c:	f000 fa1e 	bl	8001dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001990:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001994:	2208      	movs	r2, #8
 8001996:	4619      	mov	r1, r3
 8001998:	4813      	ldr	r0, [pc, #76]	; (80019e8 <MX_TIM1_Init+0x150>)
 800199a:	f005 fbf3 	bl	8007184 <HAL_TIM_PWM_ConfigChannel>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80019a4:	f000 fa12 	bl	8001dcc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	4619      	mov	r1, r3
 80019ca:	4807      	ldr	r0, [pc, #28]	; (80019e8 <MX_TIM1_Init+0x150>)
 80019cc:	f006 f8d0 	bl	8007b70 <HAL_TIMEx_ConfigBreakDeadTime>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80019d6:	f000 f9f9 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019da:	4803      	ldr	r0, [pc, #12]	; (80019e8 <MX_TIM1_Init+0x150>)
 80019dc:	f000 ff74 	bl	80028c8 <HAL_TIM_MspPostInit>

}
 80019e0:	bf00      	nop
 80019e2:	3758      	adds	r7, #88	; 0x58
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200002c4 	.word	0x200002c4
 80019ec:	40010000 	.word	0x40010000

080019f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08e      	sub	sp, #56	; 0x38
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a04:	f107 0320 	add.w	r3, r7, #32
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
 8001a1c:	615a      	str	r2, [r3, #20]
 8001a1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a20:	4b32      	ldr	r3, [pc, #200]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001a28:	4b30      	ldr	r3, [pc, #192]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a2a:	2263      	movs	r2, #99	; 0x63
 8001a2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2e:	4b2f      	ldr	r3, [pc, #188]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001a34:	4b2d      	ldr	r3, [pc, #180]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a3a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3c:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a42:	4b2a      	ldr	r3, [pc, #168]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a48:	4828      	ldr	r0, [pc, #160]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a4a:	f004 ffa4 	bl	8006996 <HAL_TIM_Base_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001a54:	f000 f9ba 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a62:	4619      	mov	r1, r3
 8001a64:	4821      	ldr	r0, [pc, #132]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a66:	f005 fc4f 	bl	8007308 <HAL_TIM_ConfigClockSource>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a70:	f000 f9ac 	bl	8001dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a74:	481d      	ldr	r0, [pc, #116]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a76:	f005 f83f 	bl	8006af8 <HAL_TIM_PWM_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a80:	f000 f9a4 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a84:	2300      	movs	r3, #0
 8001a86:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a8c:	f107 0320 	add.w	r3, r7, #32
 8001a90:	4619      	mov	r1, r3
 8001a92:	4816      	ldr	r0, [pc, #88]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001a94:	f005 fffe 	bl	8007a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a9e:	f000 f995 	bl	8001dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa2:	2360      	movs	r3, #96	; 0x60
 8001aa4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	480c      	ldr	r0, [pc, #48]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001aba:	f005 fb63 	bl	8007184 <HAL_TIM_PWM_ConfigChannel>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001ac4:	f000 f982 	bl	8001dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac8:	1d3b      	adds	r3, r7, #4
 8001aca:	2204      	movs	r2, #4
 8001acc:	4619      	mov	r1, r3
 8001ace:	4807      	ldr	r0, [pc, #28]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001ad0:	f005 fb58 	bl	8007184 <HAL_TIM_PWM_ConfigChannel>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001ada:	f000 f977 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ade:	4803      	ldr	r0, [pc, #12]	; (8001aec <MX_TIM2_Init+0xfc>)
 8001ae0:	f000 fef2 	bl	80028c8 <HAL_TIM_MspPostInit>

}
 8001ae4:	bf00      	nop
 8001ae6:	3738      	adds	r7, #56	; 0x38
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	2000030c 	.word	0x2000030c

08001af0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08c      	sub	sp, #48	; 0x30
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	2224      	movs	r2, #36	; 0x24
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f007 f894 	bl	8008c2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b0c:	4b20      	ldr	r3, [pc, #128]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b0e:	4a21      	ldr	r2, [pc, #132]	; (8001b94 <MX_TIM3_Init+0xa4>)
 8001b10:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b12:	4b1f      	ldr	r3, [pc, #124]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b18:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b1e:	4b1c      	ldr	r3, [pc, #112]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b24:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b26:	4b1a      	ldr	r3, [pc, #104]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2c:	4b18      	ldr	r3, [pc, #96]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b32:	2303      	movs	r3, #3
 8001b34:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b56:	f107 030c 	add.w	r3, r7, #12
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	480c      	ldr	r0, [pc, #48]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b5e:	f005 f8d5 	bl	8006d0c <HAL_TIM_Encoder_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001b68:	f000 f930 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4619      	mov	r1, r3
 8001b78:	4805      	ldr	r0, [pc, #20]	; (8001b90 <MX_TIM3_Init+0xa0>)
 8001b7a:	f005 ff8b 	bl	8007a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b84:	f000 f922 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	3730      	adds	r7, #48	; 0x30
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000354 	.word	0x20000354
 8001b94:	40000400 	.word	0x40000400

08001b98 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08c      	sub	sp, #48	; 0x30
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b9e:	f107 030c 	add.w	r3, r7, #12
 8001ba2:	2224      	movs	r2, #36	; 0x24
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f007 f840 	bl	8008c2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bac:	1d3b      	adds	r3, r7, #4
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001bb4:	4b20      	ldr	r3, [pc, #128]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001bb6:	4a21      	ldr	r2, [pc, #132]	; (8001c3c <MX_TIM5_Init+0xa4>)
 8001bb8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001bba:	4b1f      	ldr	r3, [pc, #124]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc0:	4b1d      	ldr	r3, [pc, #116]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001bc6:	4b1c      	ldr	r3, [pc, #112]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001bc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bcc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bce:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001bde:	2302      	movs	r3, #2
 8001be0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001be2:	2301      	movs	r3, #1
 8001be4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001bfe:	f107 030c 	add.w	r3, r7, #12
 8001c02:	4619      	mov	r1, r3
 8001c04:	480c      	ldr	r0, [pc, #48]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001c06:	f005 f881 	bl	8006d0c <HAL_TIM_Encoder_Init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001c10:	f000 f8dc 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c14:	2300      	movs	r3, #0
 8001c16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c1c:	1d3b      	adds	r3, r7, #4
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4805      	ldr	r0, [pc, #20]	; (8001c38 <MX_TIM5_Init+0xa0>)
 8001c22:	f005 ff37 	bl	8007a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001c2c:	f000 f8ce 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001c30:	bf00      	nop
 8001c32:	3730      	adds	r7, #48	; 0x30
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	2000039c 	.word	0x2000039c
 8001c3c:	40000c00 	.word	0x40000c00

08001c40 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001c44:	4b0e      	ldr	r3, [pc, #56]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c46:	4a0f      	ldr	r2, [pc, #60]	; (8001c84 <MX_TIM11_Init+0x44>)
 8001c48:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 24;
 8001c4a:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c4c:	2218      	movs	r2, #24
 8001c4e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c50:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c58:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c5c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5e:	4b08      	ldr	r3, [pc, #32]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001c6a:	4805      	ldr	r0, [pc, #20]	; (8001c80 <MX_TIM11_Init+0x40>)
 8001c6c:	f004 fe93 	bl	8006996 <HAL_TIM_Base_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001c76:	f000 f8a9 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200003e4 	.word	0x200003e4
 8001c84:	40014800 	.word	0x40014800

08001c88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c8c:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001c8e:	4a12      	ldr	r2, [pc, #72]	; (8001cd8 <MX_USART2_UART_Init+0x50>)
 8001c90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001c94:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001c98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cac:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001cae:	220c      	movs	r2, #12
 8001cb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cb2:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb8:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cbe:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <MX_USART2_UART_Init+0x4c>)
 8001cc0:	f005 ffbc 	bl	8007c3c <HAL_UART_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cca:	f000 f87f 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000042c 	.word	0x2000042c
 8001cd8:	40004400 	.word	0x40004400

08001cdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b088      	sub	sp, #32
 8001ce0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	4b32      	ldr	r3, [pc, #200]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a31      	ldr	r2, [pc, #196]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001cfc:	f043 0304 	orr.w	r3, r3, #4
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b2f      	ldr	r3, [pc, #188]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f003 0304 	and.w	r3, r3, #4
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	4b2b      	ldr	r3, [pc, #172]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a2a      	ldr	r2, [pc, #168]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b28      	ldr	r3, [pc, #160]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	4b24      	ldr	r3, [pc, #144]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a23      	ldr	r2, [pc, #140]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d34:	f043 0302 	orr.w	r3, r3, #2
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b21      	ldr	r3, [pc, #132]	; (8001dc0 <MX_GPIO_Init+0xe4>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	603b      	str	r3, [r7, #0]
 8001d44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|TOF_boot_Pin, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001d4c:	481d      	ldr	r0, [pc, #116]	; (8001dc4 <MX_GPIO_Init+0xe8>)
 8001d4e:	f001 fe67 	bl	8003a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d58:	481b      	ldr	r0, [pc, #108]	; (8001dc8 <MX_GPIO_Init+0xec>)
 8001d5a:	f001 fe61 	bl	8003a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d64:	2301      	movs	r3, #1
 8001d66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	4619      	mov	r1, r3
 8001d76:	4813      	ldr	r0, [pc, #76]	; (8001dc4 <MX_GPIO_Init+0xe8>)
 8001d78:	f001 fcce 	bl	8003718 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF_boot_Pin */
  GPIO_InitStruct.Pin = TOF_boot_Pin;
 8001d7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d86:	2301      	movs	r3, #1
 8001d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOF_boot_GPIO_Port, &GPIO_InitStruct);
 8001d8e:	f107 030c 	add.w	r3, r7, #12
 8001d92:	4619      	mov	r1, r3
 8001d94:	480b      	ldr	r0, [pc, #44]	; (8001dc4 <MX_GPIO_Init+0xe8>)
 8001d96:	f001 fcbf 	bl	8003718 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001d9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	4619      	mov	r1, r3
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_GPIO_Init+0xec>)
 8001db4:	f001 fcb0 	bl	8003718 <HAL_GPIO_Init>

}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40020800 	.word	0x40020800
 8001dc8:	40020400 	.word	0x40020400

08001dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd0:	b672      	cpsid	i
}
 8001dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <Error_Handler+0x8>
	...

08001dd8 <motorsInit>:
extern int32_t R_acc_error;
extern int32_t L_acc;
extern int32_t R_acc;
extern int32_t Dist_error_acc;

void motorsInit(){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0

	  //Motor 1
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001ddc:	2104      	movs	r1, #4
 8001dde:	4818      	ldr	r0, [pc, #96]	; (8001e40 <motorsInit+0x68>)
 8001de0:	f004 fee4 	bl	8006bac <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001de4:	2108      	movs	r1, #8
 8001de6:	4816      	ldr	r0, [pc, #88]	; (8001e40 <motorsInit+0x68>)
 8001de8:	f004 fee0 	bl	8006bac <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <motorsInit+0x68>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2200      	movs	r2, #0
 8001df2:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <motorsInit+0x68>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	63da      	str	r2, [r3, #60]	; 0x3c

	  //Motor 2
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4811      	ldr	r0, [pc, #68]	; (8001e44 <motorsInit+0x6c>)
 8001e00:	f004 fed4 	bl	8006bac <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001e04:	2104      	movs	r1, #4
 8001e06:	480f      	ldr	r0, [pc, #60]	; (8001e44 <motorsInit+0x6c>)
 8001e08:	f004 fed0 	bl	8006bac <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001e0c:	4b0d      	ldr	r3, [pc, #52]	; (8001e44 <motorsInit+0x6c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2200      	movs	r2, #0
 8001e12:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001e14:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <motorsInit+0x6c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	639a      	str	r2, [r3, #56]	; 0x38

	  //Encoder 1
	  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001e1c:	213c      	movs	r1, #60	; 0x3c
 8001e1e:	480a      	ldr	r0, [pc, #40]	; (8001e48 <motorsInit+0x70>)
 8001e20:	f005 f81a 	bl	8006e58 <HAL_TIM_Encoder_Start>

	  //Encoder 2
	  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8001e24:	213c      	movs	r1, #60	; 0x3c
 8001e26:	4809      	ldr	r0, [pc, #36]	; (8001e4c <motorsInit+0x74>)
 8001e28:	f005 f816 	bl	8006e58 <HAL_TIM_Encoder_Start>

	  htim3.Instance->CNT = 0;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <motorsInit+0x70>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2200      	movs	r2, #0
 8001e32:	625a      	str	r2, [r3, #36]	; 0x24
	  htim5.Instance->CNT = 0;
 8001e34:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <motorsInit+0x74>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	625a      	str	r2, [r3, #36]	; 0x24

}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	200002c4 	.word	0x200002c4
 8001e44:	2000030c 	.word	0x2000030c
 8001e48:	20000354 	.word	0x20000354
 8001e4c:	2000039c 	.word	0x2000039c

08001e50 <reset_counts>:
void reset_counts(){
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
	  htim3.Instance->CNT = 0;
 8001e54:	4b1e      	ldr	r3, [pc, #120]	; (8001ed0 <reset_counts+0x80>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	; 0x24
	  htim5.Instance->CNT = 0;
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <reset_counts+0x84>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
//	  L_speed_setpoint = 0; //mm/s
//	  R_speed_setpoint = 0;//mm/s
	  L_prev_enc_count = 0;
 8001e64:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <reset_counts+0x88>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	801a      	strh	r2, [r3, #0]
	  R_prev_enc_count = 0;
 8001e6a:	4b1c      	ldr	r3, [pc, #112]	; (8001edc <reset_counts+0x8c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	801a      	strh	r2, [r3, #0]
	  L_ctrl_signal = 0;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <reset_counts+0x90>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
	  R_ctrl_signal = 0;
 8001e76:	4b1b      	ldr	r3, [pc, #108]	; (8001ee4 <reset_counts+0x94>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
	  L_error = 0;
 8001e7c:	4b1a      	ldr	r3, [pc, #104]	; (8001ee8 <reset_counts+0x98>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
	  R_error = 0;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <reset_counts+0x9c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
	  L_acc_error = 0;
 8001e88:	4b19      	ldr	r3, [pc, #100]	; (8001ef0 <reset_counts+0xa0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
	  R_acc_error = 0;
 8001e8e:	4b19      	ldr	r3, [pc, #100]	; (8001ef4 <reset_counts+0xa4>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
	  L_acc = 0;
 8001e94:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <reset_counts+0xa8>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
	  R_acc = 0;
 8001e9a:	4b18      	ldr	r3, [pc, #96]	; (8001efc <reset_counts+0xac>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
	  Dist_error_acc = 0;
 8001ea0:	4b17      	ldr	r3, [pc, #92]	; (8001f00 <reset_counts+0xb0>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
	  //Motor 1
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001ea6:	4b17      	ldr	r3, [pc, #92]	; (8001f04 <reset_counts+0xb4>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001eae:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <reset_counts+0xb4>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	63da      	str	r2, [r3, #60]	; 0x3c
	  //Motor 2
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001eb6:	4b14      	ldr	r3, [pc, #80]	; (8001f08 <reset_counts+0xb8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001ebe:	4b12      	ldr	r3, [pc, #72]	; (8001f08 <reset_counts+0xb8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	20000354 	.word	0x20000354
 8001ed4:	2000039c 	.word	0x2000039c
 8001ed8:	200000fa 	.word	0x200000fa
 8001edc:	200000fc 	.word	0x200000fc
 8001ee0:	20000100 	.word	0x20000100
 8001ee4:	20000104 	.word	0x20000104
 8001ee8:	20000108 	.word	0x20000108
 8001eec:	2000010c 	.word	0x2000010c
 8001ef0:	20000110 	.word	0x20000110
 8001ef4:	20000114 	.word	0x20000114
 8001ef8:	20000118 	.word	0x20000118
 8001efc:	2000011c 	.word	0x2000011c
 8001f00:	20000120 	.word	0x20000120
 8001f04:	200002c4 	.word	0x200002c4
 8001f08:	2000030c 	.word	0x2000030c

08001f0c <forward>:
void forward(int16_t power){ // -1000 < power < 1000
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	80fb      	strh	r3, [r7, #6]
	if (power>1000) power = 1000;
 8001f16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f1e:	dd02      	ble.n	8001f26 <forward+0x1a>
 8001f20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f24:	80fb      	strh	r3, [r7, #6]
	if (power<-1000) power = -1000;
 8001f26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f2a:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8001f2e:	da02      	bge.n	8001f36 <forward+0x2a>
 8001f30:	f64f 4318 	movw	r3, #64536	; 0xfc18
 8001f34:	80fb      	strh	r3, [r7, #6]

	if (power == 0){
 8001f36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d110      	bne.n	8001f60 <forward+0x54>
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001f3e:	4b21      	ldr	r3, [pc, #132]	; (8001fc4 <forward+0xb8>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2200      	movs	r2, #0
 8001f44:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001f46:	4b1f      	ldr	r3, [pc, #124]	; (8001fc4 <forward+0xb8>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	63da      	str	r2, [r3, #60]	; 0x3c
		//motor 2
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001f4e:	4b1e      	ldr	r3, [pc, #120]	; (8001fc8 <forward+0xbc>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2200      	movs	r2, #0
 8001f54:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001f56:	4b1c      	ldr	r3, [pc, #112]	; (8001fc8 <forward+0xbc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, -power);
//		motor 2
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, -power);
	}
}
 8001f5e:	e02a      	b.n	8001fb6 <forward+0xaa>
	else if (power > 0){
 8001f60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	dd12      	ble.n	8001f8e <forward+0x82>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, power);
 8001f68:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <forward+0xb8>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001f70:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001f72:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <forward+0xb8>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2200      	movs	r2, #0
 8001f78:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, power);
 8001f7a:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <forward+0xbc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001f82:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001f84:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <forward+0xbc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001f8c:	e013      	b.n	8001fb6 <forward+0xaa>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001f8e:	4b0d      	ldr	r3, [pc, #52]	; (8001fc4 <forward+0xb8>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2200      	movs	r2, #0
 8001f94:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, -power);
 8001f96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f9a:	425a      	negs	r2, r3
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <forward+0xb8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001fa2:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <forward+0xbc>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, -power);
 8001faa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fae:	425a      	negs	r2, r3
 8001fb0:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <forward+0xbc>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	200002c4 	.word	0x200002c4
 8001fc8:	2000030c 	.word	0x2000030c
 8001fcc:	00000000 	.word	0x00000000

08001fd0 <R_motor_feedback_control>:
void dist(int16_t maxpower, uint16_t dist){

}
void R_motor_feedback_control(){//speed in mm/s
 8001fd0:	b5b0      	push	{r4, r5, r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	R_prev_enc_count = htim3.Instance->CNT;
 8001fd4:	4b60      	ldr	r3, [pc, #384]	; (8002158 <R_motor_feedback_control+0x188>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	b21a      	sxth	r2, r3
 8001fdc:	4b5f      	ldr	r3, [pc, #380]	; (800215c <R_motor_feedback_control+0x18c>)
 8001fde:	801a      	strh	r2, [r3, #0]
	R_acc += R_prev_enc_count;
 8001fe0:	4b5e      	ldr	r3, [pc, #376]	; (800215c <R_motor_feedback_control+0x18c>)
 8001fe2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	4b5d      	ldr	r3, [pc, #372]	; (8002160 <R_motor_feedback_control+0x190>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4413      	add	r3, r2
 8001fee:	4a5c      	ldr	r2, [pc, #368]	; (8002160 <R_motor_feedback_control+0x190>)
 8001ff0:	6013      	str	r3, [r2, #0]

	//error in encoder count for that ctrl period
	R_error = (int)((R_speed_setpoint*COUNTS_PER_ROTATION*CONTROL_LOOP_PERIOD_MS)/(WHEEL_DIAMETER_MM*PI*1000)) - R_prev_enc_count;
 8001ff2:	4b5c      	ldr	r3, [pc, #368]	; (8002164 <R_motor_feedback_control+0x194>)
 8001ff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8001ffe:	fb02 f303 	mul.w	r3, r2, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe fa96 	bl	8000534 <__aeabi_i2d>
 8002008:	a34f      	add	r3, pc, #316	; (adr r3, 8002148 <R_motor_feedback_control+0x178>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	f7fe fc25 	bl	800085c <__aeabi_ddiv>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4610      	mov	r0, r2
 8002018:	4619      	mov	r1, r3
 800201a:	f7fe fd07 	bl	8000a2c <__aeabi_d2iz>
 800201e:	4603      	mov	r3, r0
 8002020:	4a4e      	ldr	r2, [pc, #312]	; (800215c <R_motor_feedback_control+0x18c>)
 8002022:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002026:	1a9b      	subs	r3, r3, r2
 8002028:	4a4f      	ldr	r2, [pc, #316]	; (8002168 <R_motor_feedback_control+0x198>)
 800202a:	6013      	str	r3, [r2, #0]

	R_acc_error += R_error;
 800202c:	4b4f      	ldr	r3, [pc, #316]	; (800216c <R_motor_feedback_control+0x19c>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	4b4d      	ldr	r3, [pc, #308]	; (8002168 <R_motor_feedback_control+0x198>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4413      	add	r3, r2
 8002036:	4a4d      	ldr	r2, [pc, #308]	; (800216c <R_motor_feedback_control+0x19c>)
 8002038:	6013      	str	r3, [r2, #0]
	if(R_acc_error > 1000) R_acc_error = 1000;
 800203a:	4b4c      	ldr	r3, [pc, #304]	; (800216c <R_motor_feedback_control+0x19c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002042:	dd03      	ble.n	800204c <R_motor_feedback_control+0x7c>
 8002044:	4b49      	ldr	r3, [pc, #292]	; (800216c <R_motor_feedback_control+0x19c>)
 8002046:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800204a:	601a      	str	r2, [r3, #0]
	if(R_acc_error < -1000) R_acc_error = -1000;  //limits integral term
 800204c:	4b47      	ldr	r3, [pc, #284]	; (800216c <R_motor_feedback_control+0x19c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8002054:	da02      	bge.n	800205c <R_motor_feedback_control+0x8c>
 8002056:	4b45      	ldr	r3, [pc, #276]	; (800216c <R_motor_feedback_control+0x19c>)
 8002058:	4a45      	ldr	r2, [pc, #276]	; (8002170 <R_motor_feedback_control+0x1a0>)
 800205a:	601a      	str	r2, [r3, #0]

//					Proportional  		Integral		  FeedForward
	R_ctrl_signal = R_Kp*R_error + R_Ki*R_acc_error + R_Kff*R_speed_setpoint;
 800205c:	4b42      	ldr	r3, [pc, #264]	; (8002168 <R_motor_feedback_control+0x198>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b42      	ldr	r3, [pc, #264]	; (800216c <R_motor_feedback_control+0x19c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4413      	add	r3, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe fa64 	bl	8000534 <__aeabi_i2d>
 800206c:	4604      	mov	r4, r0
 800206e:	460d      	mov	r5, r1
 8002070:	4b3c      	ldr	r3, [pc, #240]	; (8002164 <R_motor_feedback_control+0x194>)
 8002072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002076:	4618      	mov	r0, r3
 8002078:	f7fe fa5c 	bl	8000534 <__aeabi_i2d>
 800207c:	a334      	add	r3, pc, #208	; (adr r3, 8002150 <R_motor_feedback_control+0x180>)
 800207e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002082:	f7fe fac1 	bl	8000608 <__aeabi_dmul>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4620      	mov	r0, r4
 800208c:	4629      	mov	r1, r5
 800208e:	f7fe f905 	bl	800029c <__adddf3>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	4610      	mov	r0, r2
 8002098:	4619      	mov	r1, r3
 800209a:	f7fe fcc7 	bl	8000a2c <__aeabi_d2iz>
 800209e:	4603      	mov	r3, r0
 80020a0:	4a34      	ldr	r2, [pc, #208]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020a2:	6013      	str	r3, [r2, #0]
	if (R_speed_setpoint > 0) R_ctrl_signal += R_ff_offset;
 80020a4:	4b2f      	ldr	r3, [pc, #188]	; (8002164 <R_motor_feedback_control+0x194>)
 80020a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	dd04      	ble.n	80020b8 <R_motor_feedback_control+0xe8>
 80020ae:	4b31      	ldr	r3, [pc, #196]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	3378      	adds	r3, #120	; 0x78
 80020b4:	4a2f      	ldr	r2, [pc, #188]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020b6:	6013      	str	r3, [r2, #0]
	if (R_speed_setpoint < 0) R_ctrl_signal -= R_ff_offset;
 80020b8:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <R_motor_feedback_control+0x194>)
 80020ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	da04      	bge.n	80020cc <R_motor_feedback_control+0xfc>
 80020c2:	4b2c      	ldr	r3, [pc, #176]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	3b78      	subs	r3, #120	; 0x78
 80020c8:	4a2a      	ldr	r2, [pc, #168]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020ca:	6013      	str	r3, [r2, #0]

	if (R_ctrl_signal >= 1000) R_ctrl_signal = 999;
 80020cc:	4b29      	ldr	r3, [pc, #164]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020d4:	db03      	blt.n	80020de <R_motor_feedback_control+0x10e>
 80020d6:	4b27      	ldr	r3, [pc, #156]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020dc:	601a      	str	r2, [r3, #0]
	if (R_ctrl_signal <= -1000) R_ctrl_signal = -999;
 80020de:	4b25      	ldr	r3, [pc, #148]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80020e6:	dc02      	bgt.n	80020ee <R_motor_feedback_control+0x11e>
 80020e8:	4b22      	ldr	r3, [pc, #136]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020ea:	4a23      	ldr	r2, [pc, #140]	; (8002178 <R_motor_feedback_control+0x1a8>)
 80020ec:	601a      	str	r2, [r3, #0]

	if (R_ctrl_signal == 0){
 80020ee:	4b21      	ldr	r3, [pc, #132]	; (8002174 <R_motor_feedback_control+0x1a4>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d108      	bne.n	8002108 <R_motor_feedback_control+0x138>
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80020f6:	4b21      	ldr	r3, [pc, #132]	; (800217c <R_motor_feedback_control+0x1ac>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2200      	movs	r2, #0
 80020fc:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80020fe:	4b1f      	ldr	r3, [pc, #124]	; (800217c <R_motor_feedback_control+0x1ac>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2200      	movs	r2, #0
 8002104:	63da      	str	r2, [r3, #60]	; 0x3c
 8002106:	e017      	b.n	8002138 <R_motor_feedback_control+0x168>
	}
	else if (R_ctrl_signal > 0){
 8002108:	4b1a      	ldr	r3, [pc, #104]	; (8002174 <R_motor_feedback_control+0x1a4>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	dd09      	ble.n	8002124 <R_motor_feedback_control+0x154>
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, R_ctrl_signal);
 8002110:	4b18      	ldr	r3, [pc, #96]	; (8002174 <R_motor_feedback_control+0x1a4>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b19      	ldr	r3, [pc, #100]	; (800217c <R_motor_feedback_control+0x1ac>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800211a:	4b18      	ldr	r3, [pc, #96]	; (800217c <R_motor_feedback_control+0x1ac>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2200      	movs	r2, #0
 8002120:	63da      	str	r2, [r3, #60]	; 0x3c
 8002122:	e009      	b.n	8002138 <R_motor_feedback_control+0x168>
	}
	else{
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002124:	4b15      	ldr	r3, [pc, #84]	; (800217c <R_motor_feedback_control+0x1ac>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2200      	movs	r2, #0
 800212a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, -R_ctrl_signal);
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <R_motor_feedback_control+0x1a4>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	425a      	negs	r2, r3
 8002132:	4b12      	ldr	r3, [pc, #72]	; (800217c <R_motor_feedback_control+0x1ac>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	htim3.Instance->CNT = 0;
 8002138:	4b07      	ldr	r3, [pc, #28]	; (8002158 <R_motor_feedback_control+0x188>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2200      	movs	r2, #0
 800213e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002140:	bf00      	nop
 8002142:	bdb0      	pop	{r4, r5, r7, pc}
 8002144:	f3af 8000 	nop.w
 8002148:	851eb851 	.word	0x851eb851
 800214c:	40f94f87 	.word	0x40f94f87
 8002150:	b851eb85 	.word	0xb851eb85
 8002154:	3fdb851e 	.word	0x3fdb851e
 8002158:	20000354 	.word	0x20000354
 800215c:	200000fc 	.word	0x200000fc
 8002160:	2000011c 	.word	0x2000011c
 8002164:	200000f8 	.word	0x200000f8
 8002168:	2000010c 	.word	0x2000010c
 800216c:	20000114 	.word	0x20000114
 8002170:	fffffc18 	.word	0xfffffc18
 8002174:	20000104 	.word	0x20000104
 8002178:	fffffc19 	.word	0xfffffc19
 800217c:	200002c4 	.word	0x200002c4

08002180 <L_motor_feedback_control>:
//	}
////	prev_control_signal = R_ctrl_signal;
//	htim3.Instance->CNT = 0;
//
//}
void L_motor_feedback_control(){//speed in mm/s
 8002180:	b5b0      	push	{r4, r5, r7, lr}
 8002182:	af00      	add	r7, sp, #0
	L_prev_enc_count = htim5.Instance->CNT;
 8002184:	4b60      	ldr	r3, [pc, #384]	; (8002308 <L_motor_feedback_control+0x188>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218a:	b21a      	sxth	r2, r3
 800218c:	4b5f      	ldr	r3, [pc, #380]	; (800230c <L_motor_feedback_control+0x18c>)
 800218e:	801a      	strh	r2, [r3, #0]
	L_acc += L_prev_enc_count;
 8002190:	4b5e      	ldr	r3, [pc, #376]	; (800230c <L_motor_feedback_control+0x18c>)
 8002192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002196:	461a      	mov	r2, r3
 8002198:	4b5d      	ldr	r3, [pc, #372]	; (8002310 <L_motor_feedback_control+0x190>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4413      	add	r3, r2
 800219e:	4a5c      	ldr	r2, [pc, #368]	; (8002310 <L_motor_feedback_control+0x190>)
 80021a0:	6013      	str	r3, [r2, #0]
	//error in encoder count for that ctrl period
	L_error = (int)((L_speed_setpoint*COUNTS_PER_ROTATION*CONTROL_LOOP_PERIOD_MS)/(WHEEL_DIAMETER_MM*PI*1000)) - L_prev_enc_count;
 80021a2:	4b5c      	ldr	r3, [pc, #368]	; (8002314 <L_motor_feedback_control+0x194>)
 80021a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021a8:	461a      	mov	r2, r3
 80021aa:	f44f 6316 	mov.w	r3, #2400	; 0x960
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe f9be 	bl	8000534 <__aeabi_i2d>
 80021b8:	a34f      	add	r3, pc, #316	; (adr r3, 80022f8 <L_motor_feedback_control+0x178>)
 80021ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021be:	f7fe fb4d 	bl	800085c <__aeabi_ddiv>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fc2f 	bl	8000a2c <__aeabi_d2iz>
 80021ce:	4603      	mov	r3, r0
 80021d0:	4a4e      	ldr	r2, [pc, #312]	; (800230c <L_motor_feedback_control+0x18c>)
 80021d2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80021d6:	1a9b      	subs	r3, r3, r2
 80021d8:	4a4f      	ldr	r2, [pc, #316]	; (8002318 <L_motor_feedback_control+0x198>)
 80021da:	6013      	str	r3, [r2, #0]

	L_acc_error += L_error;
 80021dc:	4b4f      	ldr	r3, [pc, #316]	; (800231c <L_motor_feedback_control+0x19c>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b4d      	ldr	r3, [pc, #308]	; (8002318 <L_motor_feedback_control+0x198>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4413      	add	r3, r2
 80021e6:	4a4d      	ldr	r2, [pc, #308]	; (800231c <L_motor_feedback_control+0x19c>)
 80021e8:	6013      	str	r3, [r2, #0]
	if(L_acc_error > 1000) L_acc_error = 1000;
 80021ea:	4b4c      	ldr	r3, [pc, #304]	; (800231c <L_motor_feedback_control+0x19c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021f2:	dd03      	ble.n	80021fc <L_motor_feedback_control+0x7c>
 80021f4:	4b49      	ldr	r3, [pc, #292]	; (800231c <L_motor_feedback_control+0x19c>)
 80021f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80021fa:	601a      	str	r2, [r3, #0]
	if(L_acc_error < -1000) L_acc_error = -1000;  //limits integral term
 80021fc:	4b47      	ldr	r3, [pc, #284]	; (800231c <L_motor_feedback_control+0x19c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8002204:	da02      	bge.n	800220c <L_motor_feedback_control+0x8c>
 8002206:	4b45      	ldr	r3, [pc, #276]	; (800231c <L_motor_feedback_control+0x19c>)
 8002208:	4a45      	ldr	r2, [pc, #276]	; (8002320 <L_motor_feedback_control+0x1a0>)
 800220a:	601a      	str	r2, [r3, #0]

//					Proportional  		Integral		  FeedForward
	L_ctrl_signal = L_Kp*L_error + L_Ki*L_acc_error + L_Kff*L_speed_setpoint;
 800220c:	4b42      	ldr	r3, [pc, #264]	; (8002318 <L_motor_feedback_control+0x198>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b42      	ldr	r3, [pc, #264]	; (800231c <L_motor_feedback_control+0x19c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4413      	add	r3, r2
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe f98c 	bl	8000534 <__aeabi_i2d>
 800221c:	4604      	mov	r4, r0
 800221e:	460d      	mov	r5, r1
 8002220:	4b3c      	ldr	r3, [pc, #240]	; (8002314 <L_motor_feedback_control+0x194>)
 8002222:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe f984 	bl	8000534 <__aeabi_i2d>
 800222c:	a334      	add	r3, pc, #208	; (adr r3, 8002300 <L_motor_feedback_control+0x180>)
 800222e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002232:	f7fe f9e9 	bl	8000608 <__aeabi_dmul>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	4620      	mov	r0, r4
 800223c:	4629      	mov	r1, r5
 800223e:	f7fe f82d 	bl	800029c <__adddf3>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4610      	mov	r0, r2
 8002248:	4619      	mov	r1, r3
 800224a:	f7fe fbef 	bl	8000a2c <__aeabi_d2iz>
 800224e:	4603      	mov	r3, r0
 8002250:	4a34      	ldr	r2, [pc, #208]	; (8002324 <L_motor_feedback_control+0x1a4>)
 8002252:	6013      	str	r3, [r2, #0]
	if (L_speed_setpoint > 0) L_ctrl_signal += L_ff_offset;
 8002254:	4b2f      	ldr	r3, [pc, #188]	; (8002314 <L_motor_feedback_control+0x194>)
 8002256:	f9b3 3000 	ldrsh.w	r3, [r3]
 800225a:	2b00      	cmp	r3, #0
 800225c:	dd04      	ble.n	8002268 <L_motor_feedback_control+0xe8>
 800225e:	4b31      	ldr	r3, [pc, #196]	; (8002324 <L_motor_feedback_control+0x1a4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	3378      	adds	r3, #120	; 0x78
 8002264:	4a2f      	ldr	r2, [pc, #188]	; (8002324 <L_motor_feedback_control+0x1a4>)
 8002266:	6013      	str	r3, [r2, #0]
	if (L_speed_setpoint < 0) L_ctrl_signal -= L_ff_offset;
 8002268:	4b2a      	ldr	r3, [pc, #168]	; (8002314 <L_motor_feedback_control+0x194>)
 800226a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800226e:	2b00      	cmp	r3, #0
 8002270:	da04      	bge.n	800227c <L_motor_feedback_control+0xfc>
 8002272:	4b2c      	ldr	r3, [pc, #176]	; (8002324 <L_motor_feedback_control+0x1a4>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	3b78      	subs	r3, #120	; 0x78
 8002278:	4a2a      	ldr	r2, [pc, #168]	; (8002324 <L_motor_feedback_control+0x1a4>)
 800227a:	6013      	str	r3, [r2, #0]


	if (L_ctrl_signal>1000) L_ctrl_signal = 999;
 800227c:	4b29      	ldr	r3, [pc, #164]	; (8002324 <L_motor_feedback_control+0x1a4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002284:	dd03      	ble.n	800228e <L_motor_feedback_control+0x10e>
 8002286:	4b27      	ldr	r3, [pc, #156]	; (8002324 <L_motor_feedback_control+0x1a4>)
 8002288:	f240 32e7 	movw	r2, #999	; 0x3e7
 800228c:	601a      	str	r2, [r3, #0]
	if (L_ctrl_signal<-1000) L_ctrl_signal = -999;
 800228e:	4b25      	ldr	r3, [pc, #148]	; (8002324 <L_motor_feedback_control+0x1a4>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8002296:	da02      	bge.n	800229e <L_motor_feedback_control+0x11e>
 8002298:	4b22      	ldr	r3, [pc, #136]	; (8002324 <L_motor_feedback_control+0x1a4>)
 800229a:	4a23      	ldr	r2, [pc, #140]	; (8002328 <L_motor_feedback_control+0x1a8>)
 800229c:	601a      	str	r2, [r3, #0]

	if (L_ctrl_signal == 0){
 800229e:	4b21      	ldr	r3, [pc, #132]	; (8002324 <L_motor_feedback_control+0x1a4>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d108      	bne.n	80022b8 <L_motor_feedback_control+0x138>
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80022a6:	4b21      	ldr	r3, [pc, #132]	; (800232c <L_motor_feedback_control+0x1ac>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2200      	movs	r2, #0
 80022ac:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80022ae:	4b1f      	ldr	r3, [pc, #124]	; (800232c <L_motor_feedback_control+0x1ac>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2200      	movs	r2, #0
 80022b4:	639a      	str	r2, [r3, #56]	; 0x38
 80022b6:	e017      	b.n	80022e8 <L_motor_feedback_control+0x168>
	}
	else if (L_ctrl_signal > 0){
 80022b8:	4b1a      	ldr	r3, [pc, #104]	; (8002324 <L_motor_feedback_control+0x1a4>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	dd09      	ble.n	80022d4 <L_motor_feedback_control+0x154>
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, L_ctrl_signal);
 80022c0:	4b18      	ldr	r3, [pc, #96]	; (8002324 <L_motor_feedback_control+0x1a4>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b19      	ldr	r3, [pc, #100]	; (800232c <L_motor_feedback_control+0x1ac>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <L_motor_feedback_control+0x1ac>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2200      	movs	r2, #0
 80022d0:	639a      	str	r2, [r3, #56]	; 0x38
 80022d2:	e009      	b.n	80022e8 <L_motor_feedback_control+0x168>
	}
	else{
		//motor 1
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80022d4:	4b15      	ldr	r3, [pc, #84]	; (800232c <L_motor_feedback_control+0x1ac>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2200      	movs	r2, #0
 80022da:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, -L_ctrl_signal);
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <L_motor_feedback_control+0x1a4>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	425a      	negs	r2, r3
 80022e2:	4b12      	ldr	r3, [pc, #72]	; (800232c <L_motor_feedback_control+0x1ac>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	639a      	str	r2, [r3, #56]	; 0x38
	}
	htim5.Instance->CNT = 0;
 80022e8:	4b07      	ldr	r3, [pc, #28]	; (8002308 <L_motor_feedback_control+0x188>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2200      	movs	r2, #0
 80022ee:	625a      	str	r2, [r3, #36]	; 0x24
}
 80022f0:	bf00      	nop
 80022f2:	bdb0      	pop	{r4, r5, r7, pc}
 80022f4:	f3af 8000 	nop.w
 80022f8:	851eb851 	.word	0x851eb851
 80022fc:	40f94f87 	.word	0x40f94f87
 8002300:	2d0e5604 	.word	0x2d0e5604
 8002304:	3fdf9db2 	.word	0x3fdf9db2
 8002308:	2000039c 	.word	0x2000039c
 800230c:	200000fa 	.word	0x200000fa
 8002310:	20000118 	.word	0x20000118
 8002314:	200000f6 	.word	0x200000f6
 8002318:	20000108 	.word	0x20000108
 800231c:	20000110 	.word	0x20000110
 8002320:	fffffc18 	.word	0xfffffc18
 8002324:	20000100 	.word	0x20000100
 8002328:	fffffc19 	.word	0xfffffc19
 800232c:	2000030c 	.word	0x2000030c

08002330 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	607b      	str	r3, [r7, #4]
 800233a:	4b10      	ldr	r3, [pc, #64]	; (800237c <HAL_MspInit+0x4c>)
 800233c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233e:	4a0f      	ldr	r2, [pc, #60]	; (800237c <HAL_MspInit+0x4c>)
 8002340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002344:	6453      	str	r3, [r2, #68]	; 0x44
 8002346:	4b0d      	ldr	r3, [pc, #52]	; (800237c <HAL_MspInit+0x4c>)
 8002348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800234e:	607b      	str	r3, [r7, #4]
 8002350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	603b      	str	r3, [r7, #0]
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_MspInit+0x4c>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	4a08      	ldr	r2, [pc, #32]	; (800237c <HAL_MspInit+0x4c>)
 800235c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002360:	6413      	str	r3, [r2, #64]	; 0x40
 8002362:	4b06      	ldr	r3, [pc, #24]	; (800237c <HAL_MspInit+0x4c>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	40023800 	.word	0x40023800

08002380 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a17      	ldr	r2, [pc, #92]	; (80023fc <HAL_ADC_MspInit+0x7c>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d127      	bne.n	80023f2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	4b16      	ldr	r3, [pc, #88]	; (8002400 <HAL_ADC_MspInit+0x80>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023aa:	4a15      	ldr	r2, [pc, #84]	; (8002400 <HAL_ADC_MspInit+0x80>)
 80023ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b0:	6453      	str	r3, [r2, #68]	; 0x44
 80023b2:	4b13      	ldr	r3, [pc, #76]	; (8002400 <HAL_ADC_MspInit+0x80>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	4b0f      	ldr	r3, [pc, #60]	; (8002400 <HAL_ADC_MspInit+0x80>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	4a0e      	ldr	r2, [pc, #56]	; (8002400 <HAL_ADC_MspInit+0x80>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	6313      	str	r3, [r2, #48]	; 0x30
 80023ce:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <HAL_ADC_MspInit+0x80>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = Vbat_IN_Pin;
 80023da:	2310      	movs	r3, #16
 80023dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023de:	2303      	movs	r3, #3
 80023e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Vbat_IN_GPIO_Port, &GPIO_InitStruct);
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	4805      	ldr	r0, [pc, #20]	; (8002404 <HAL_ADC_MspInit+0x84>)
 80023ee:	f001 f993 	bl	8003718 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80023f2:	bf00      	nop
 80023f4:	3728      	adds	r7, #40	; 0x28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40012000 	.word	0x40012000
 8002400:	40023800 	.word	0x40023800
 8002404:	40020000 	.word	0x40020000

08002408 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08e      	sub	sp, #56	; 0x38
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a83      	ldr	r2, [pc, #524]	; (8002634 <HAL_I2C_MspInit+0x22c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d14c      	bne.n	80024c4 <HAL_I2C_MspInit+0xbc>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242a:	2300      	movs	r3, #0
 800242c:	623b      	str	r3, [r7, #32]
 800242e:	4b82      	ldr	r3, [pc, #520]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002432:	4a81      	ldr	r2, [pc, #516]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002434:	f043 0302 	orr.w	r3, r3, #2
 8002438:	6313      	str	r3, [r2, #48]	; 0x30
 800243a:	4b7f      	ldr	r3, [pc, #508]	; (8002638 <HAL_I2C_MspInit+0x230>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	623b      	str	r3, [r7, #32]
 8002444:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002446:	2340      	movs	r3, #64	; 0x40
 8002448:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800244a:	2312      	movs	r3, #18
 800244c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800244e:	2301      	movs	r3, #1
 8002450:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002456:	2304      	movs	r3, #4
 8002458:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800245e:	4619      	mov	r1, r3
 8002460:	4876      	ldr	r0, [pc, #472]	; (800263c <HAL_I2C_MspInit+0x234>)
 8002462:	f001 f959 	bl	8003718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002466:	2380      	movs	r3, #128	; 0x80
 8002468:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800246a:	2312      	movs	r3, #18
 800246c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002472:	2303      	movs	r3, #3
 8002474:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002476:	2304      	movs	r3, #4
 8002478:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800247e:	4619      	mov	r1, r3
 8002480:	486e      	ldr	r0, [pc, #440]	; (800263c <HAL_I2C_MspInit+0x234>)
 8002482:	f001 f949 	bl	8003718 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
 800248a:	4b6b      	ldr	r3, [pc, #428]	; (8002638 <HAL_I2C_MspInit+0x230>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248e:	4a6a      	ldr	r2, [pc, #424]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002490:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002494:	6413      	str	r3, [r2, #64]	; 0x40
 8002496:	4b68      	ldr	r3, [pc, #416]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800249e:	61fb      	str	r3, [r7, #28]
 80024a0:	69fb      	ldr	r3, [r7, #28]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80024a2:	2200      	movs	r2, #0
 80024a4:	2100      	movs	r1, #0
 80024a6:	201f      	movs	r0, #31
 80024a8:	f001 f85f 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80024ac:	201f      	movs	r0, #31
 80024ae:	f001 f878 	bl	80035a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2100      	movs	r1, #0
 80024b6:	2020      	movs	r0, #32
 80024b8:	f001 f857 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80024bc:	2020      	movs	r0, #32
 80024be:	f001 f870 	bl	80035a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80024c2:	e0b3      	b.n	800262c <HAL_I2C_MspInit+0x224>
  else if(hi2c->Instance==I2C2)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a5d      	ldr	r2, [pc, #372]	; (8002640 <HAL_I2C_MspInit+0x238>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d14e      	bne.n	800256c <HAL_I2C_MspInit+0x164>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	61bb      	str	r3, [r7, #24]
 80024d2:	4b59      	ldr	r3, [pc, #356]	; (8002638 <HAL_I2C_MspInit+0x230>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a58      	ldr	r2, [pc, #352]	; (8002638 <HAL_I2C_MspInit+0x230>)
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b56      	ldr	r3, [pc, #344]	; (8002638 <HAL_I2C_MspInit+0x230>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	61bb      	str	r3, [r7, #24]
 80024e8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024f0:	2312      	movs	r3, #18
 80024f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f8:	2303      	movs	r3, #3
 80024fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80024fc:	2304      	movs	r3, #4
 80024fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002500:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002504:	4619      	mov	r1, r3
 8002506:	484d      	ldr	r0, [pc, #308]	; (800263c <HAL_I2C_MspInit+0x234>)
 8002508:	f001 f906 	bl	8003718 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800250c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002512:	2312      	movs	r3, #18
 8002514:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002516:	2300      	movs	r3, #0
 8002518:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800251a:	2303      	movs	r3, #3
 800251c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800251e:	2309      	movs	r3, #9
 8002520:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002526:	4619      	mov	r1, r3
 8002528:	4844      	ldr	r0, [pc, #272]	; (800263c <HAL_I2C_MspInit+0x234>)
 800252a:	f001 f8f5 	bl	8003718 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800252e:	2300      	movs	r3, #0
 8002530:	617b      	str	r3, [r7, #20]
 8002532:	4b41      	ldr	r3, [pc, #260]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	4a40      	ldr	r2, [pc, #256]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002538:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800253c:	6413      	str	r3, [r2, #64]	; 0x40
 800253e:	4b3e      	ldr	r3, [pc, #248]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800254a:	2200      	movs	r2, #0
 800254c:	2100      	movs	r1, #0
 800254e:	2021      	movs	r0, #33	; 0x21
 8002550:	f001 f80b 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002554:	2021      	movs	r0, #33	; 0x21
 8002556:	f001 f824 	bl	80035a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	2022      	movs	r0, #34	; 0x22
 8002560:	f001 f803 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002564:	2022      	movs	r0, #34	; 0x22
 8002566:	f001 f81c 	bl	80035a2 <HAL_NVIC_EnableIRQ>
}
 800256a:	e05f      	b.n	800262c <HAL_I2C_MspInit+0x224>
  else if(hi2c->Instance==I2C3)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a34      	ldr	r2, [pc, #208]	; (8002644 <HAL_I2C_MspInit+0x23c>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d15a      	bne.n	800262c <HAL_I2C_MspInit+0x224>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	613b      	str	r3, [r7, #16]
 800257a:	4b2f      	ldr	r3, [pc, #188]	; (8002638 <HAL_I2C_MspInit+0x230>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	4a2e      	ldr	r2, [pc, #184]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	6313      	str	r3, [r2, #48]	; 0x30
 8002586:	4b2c      	ldr	r3, [pc, #176]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	613b      	str	r3, [r7, #16]
 8002590:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002592:	2300      	movs	r3, #0
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	4b28      	ldr	r3, [pc, #160]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	4a27      	ldr	r2, [pc, #156]	; (8002638 <HAL_I2C_MspInit+0x230>)
 800259c:	f043 0302 	orr.w	r3, r3, #2
 80025a0:	6313      	str	r3, [r2, #48]	; 0x30
 80025a2:	4b25      	ldr	r3, [pc, #148]	; (8002638 <HAL_I2C_MspInit+0x230>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025b4:	2312      	movs	r3, #18
 80025b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025bc:	2303      	movs	r3, #3
 80025be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80025c0:	2304      	movs	r3, #4
 80025c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025c8:	4619      	mov	r1, r3
 80025ca:	481f      	ldr	r0, [pc, #124]	; (8002648 <HAL_I2C_MspInit+0x240>)
 80025cc:	f001 f8a4 	bl	8003718 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80025d0:	2310      	movs	r3, #16
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025d4:	2312      	movs	r3, #18
 80025d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025dc:	2303      	movs	r3, #3
 80025de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 80025e0:	2309      	movs	r3, #9
 80025e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025e8:	4619      	mov	r1, r3
 80025ea:	4814      	ldr	r0, [pc, #80]	; (800263c <HAL_I2C_MspInit+0x234>)
 80025ec:	f001 f894 	bl	8003718 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80025f0:	2300      	movs	r3, #0
 80025f2:	60bb      	str	r3, [r7, #8]
 80025f4:	4b10      	ldr	r3, [pc, #64]	; (8002638 <HAL_I2C_MspInit+0x230>)
 80025f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f8:	4a0f      	ldr	r2, [pc, #60]	; (8002638 <HAL_I2C_MspInit+0x230>)
 80025fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80025fe:	6413      	str	r3, [r2, #64]	; 0x40
 8002600:	4b0d      	ldr	r3, [pc, #52]	; (8002638 <HAL_I2C_MspInit+0x230>)
 8002602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002604:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800260c:	2200      	movs	r2, #0
 800260e:	2100      	movs	r1, #0
 8002610:	2048      	movs	r0, #72	; 0x48
 8002612:	f000 ffaa 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8002616:	2048      	movs	r0, #72	; 0x48
 8002618:	f000 ffc3 	bl	80035a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 800261c:	2200      	movs	r2, #0
 800261e:	2100      	movs	r1, #0
 8002620:	2049      	movs	r0, #73	; 0x49
 8002622:	f000 ffa2 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8002626:	2049      	movs	r0, #73	; 0x49
 8002628:	f000 ffbb 	bl	80035a2 <HAL_NVIC_EnableIRQ>
}
 800262c:	bf00      	nop
 800262e:	3738      	adds	r7, #56	; 0x38
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40005400 	.word	0x40005400
 8002638:	40023800 	.word	0x40023800
 800263c:	40020400 	.word	0x40020400
 8002640:	40005800 	.word	0x40005800
 8002644:	40005c00 	.word	0x40005c00
 8002648:	40020000 	.word	0x40020000

0800264c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08a      	sub	sp, #40	; 0x28
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
 8002662:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a19      	ldr	r2, [pc, #100]	; (80026d0 <HAL_SPI_MspInit+0x84>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d12c      	bne.n	80026c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <HAL_SPI_MspInit+0x88>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	4a17      	ldr	r2, [pc, #92]	; (80026d4 <HAL_SPI_MspInit+0x88>)
 8002678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800267c:	6413      	str	r3, [r2, #64]	; 0x40
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <HAL_SPI_MspInit+0x88>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002686:	613b      	str	r3, [r7, #16]
 8002688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
 800268e:	4b11      	ldr	r3, [pc, #68]	; (80026d4 <HAL_SPI_MspInit+0x88>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a10      	ldr	r2, [pc, #64]	; (80026d4 <HAL_SPI_MspInit+0x88>)
 8002694:	f043 0302 	orr.w	r3, r3, #2
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <HAL_SPI_MspInit+0x88>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80026a6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80026aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b4:	2303      	movs	r3, #3
 80026b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026b8:	2305      	movs	r3, #5
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	4619      	mov	r1, r3
 80026c2:	4805      	ldr	r0, [pc, #20]	; (80026d8 <HAL_SPI_MspInit+0x8c>)
 80026c4:	f001 f828 	bl	8003718 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80026c8:	bf00      	nop
 80026ca:	3728      	adds	r7, #40	; 0x28
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40003800 	.word	0x40003800
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40020400 	.word	0x40020400

080026dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a26      	ldr	r2, [pc, #152]	; (8002784 <HAL_TIM_Base_MspInit+0xa8>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d116      	bne.n	800271c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	4b25      	ldr	r3, [pc, #148]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 80026f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f6:	4a24      	ldr	r2, [pc, #144]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	6453      	str	r3, [r2, #68]	; 0x44
 80026fe:	4b22      	ldr	r3, [pc, #136]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	617b      	str	r3, [r7, #20]
 8002708:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800270a:	2200      	movs	r2, #0
 800270c:	2100      	movs	r1, #0
 800270e:	201a      	movs	r0, #26
 8002710:	f000 ff2b 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002714:	201a      	movs	r0, #26
 8002716:	f000 ff44 	bl	80035a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800271a:	e02e      	b.n	800277a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM2)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002724:	d10e      	bne.n	8002744 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	613b      	str	r3, [r7, #16]
 800272a:	4b17      	ldr	r3, [pc, #92]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	4a16      	ldr	r2, [pc, #88]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6413      	str	r3, [r2, #64]	; 0x40
 8002736:	4b14      	ldr	r3, [pc, #80]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	693b      	ldr	r3, [r7, #16]
}
 8002742:	e01a      	b.n	800277a <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM11)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a10      	ldr	r2, [pc, #64]	; (800278c <HAL_TIM_Base_MspInit+0xb0>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d115      	bne.n	800277a <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002756:	4a0c      	ldr	r2, [pc, #48]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 8002758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800275c:	6453      	str	r3, [r2, #68]	; 0x44
 800275e:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <HAL_TIM_Base_MspInit+0xac>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800276a:	2200      	movs	r2, #0
 800276c:	2100      	movs	r1, #0
 800276e:	201a      	movs	r0, #26
 8002770:	f000 fefb 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002774:	201a      	movs	r0, #26
 8002776:	f000 ff14 	bl	80035a2 <HAL_NVIC_EnableIRQ>
}
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40010000 	.word	0x40010000
 8002788:	40023800 	.word	0x40023800
 800278c:	40014800 	.word	0x40014800

08002790 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08c      	sub	sp, #48	; 0x30
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	f107 031c 	add.w	r3, r7, #28
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a41      	ldr	r2, [pc, #260]	; (80028b4 <HAL_TIM_Encoder_MspInit+0x124>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d14a      	bne.n	8002848 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	4b40      	ldr	r3, [pc, #256]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	4a3f      	ldr	r2, [pc, #252]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027bc:	f043 0302 	orr.w	r3, r3, #2
 80027c0:	6413      	str	r3, [r2, #64]	; 0x40
 80027c2:	4b3d      	ldr	r3, [pc, #244]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	61bb      	str	r3, [r7, #24]
 80027cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	4b39      	ldr	r3, [pc, #228]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	4a38      	ldr	r2, [pc, #224]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6313      	str	r3, [r2, #48]	; 0x30
 80027de:	4b36      	ldr	r3, [pc, #216]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
 80027ee:	4b32      	ldr	r3, [pc, #200]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	4a31      	ldr	r2, [pc, #196]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027f4:	f043 0302 	orr.w	r3, r3, #2
 80027f8:	6313      	str	r3, [r2, #48]	; 0x30
 80027fa:	4b2f      	ldr	r3, [pc, #188]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Motor_Enc_1A_Pin;
 8002806:	2340      	movs	r3, #64	; 0x40
 8002808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280a:	2302      	movs	r3, #2
 800280c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280e:	2300      	movs	r3, #0
 8002810:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002812:	2300      	movs	r3, #0
 8002814:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002816:	2302      	movs	r3, #2
 8002818:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Motor_Enc_1A_GPIO_Port, &GPIO_InitStruct);
 800281a:	f107 031c 	add.w	r3, r7, #28
 800281e:	4619      	mov	r1, r3
 8002820:	4826      	ldr	r0, [pc, #152]	; (80028bc <HAL_TIM_Encoder_MspInit+0x12c>)
 8002822:	f000 ff79 	bl	8003718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Motor_Enc_1B_Pin;
 8002826:	2320      	movs	r3, #32
 8002828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282a:	2302      	movs	r3, #2
 800282c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282e:	2300      	movs	r3, #0
 8002830:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002832:	2300      	movs	r3, #0
 8002834:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002836:	2302      	movs	r3, #2
 8002838:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Motor_Enc_1B_GPIO_Port, &GPIO_InitStruct);
 800283a:	f107 031c 	add.w	r3, r7, #28
 800283e:	4619      	mov	r1, r3
 8002840:	481f      	ldr	r0, [pc, #124]	; (80028c0 <HAL_TIM_Encoder_MspInit+0x130>)
 8002842:	f000 ff69 	bl	8003718 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002846:	e030      	b.n	80028aa <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a1d      	ldr	r2, [pc, #116]	; (80028c4 <HAL_TIM_Encoder_MspInit+0x134>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d12b      	bne.n	80028aa <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	4a17      	ldr	r2, [pc, #92]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 800285c:	f043 0308 	orr.w	r3, r3, #8
 8002860:	6413      	str	r3, [r2, #64]	; 0x40
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	4a10      	ldr	r2, [pc, #64]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6313      	str	r3, [r2, #48]	; 0x30
 800287e:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Motor_Enc_2A_Pin|Motor_Enc_2B_Pin;
 800288a:	2303      	movs	r3, #3
 800288c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002896:	2300      	movs	r3, #0
 8002898:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800289a:	2302      	movs	r3, #2
 800289c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289e:	f107 031c 	add.w	r3, r7, #28
 80028a2:	4619      	mov	r1, r3
 80028a4:	4805      	ldr	r0, [pc, #20]	; (80028bc <HAL_TIM_Encoder_MspInit+0x12c>)
 80028a6:	f000 ff37 	bl	8003718 <HAL_GPIO_Init>
}
 80028aa:	bf00      	nop
 80028ac:	3730      	adds	r7, #48	; 0x30
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40000400 	.word	0x40000400
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40020000 	.word	0x40020000
 80028c0:	40020400 	.word	0x40020400
 80028c4:	40000c00 	.word	0x40000c00

080028c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	; 0x28
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a34      	ldr	r2, [pc, #208]	; (80029b8 <HAL_TIM_MspPostInit+0xf0>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d11f      	bne.n	800292a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	4b33      	ldr	r3, [pc, #204]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a32      	ldr	r2, [pc, #200]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b30      	ldr	r3, [pc, #192]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = Motor_1_IN1_Pin|Motor_1_IN2_Pin;
 8002906:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800290a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290c:	2302      	movs	r3, #2
 800290e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002918:	2301      	movs	r3, #1
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800291c:	f107 0314 	add.w	r3, r7, #20
 8002920:	4619      	mov	r1, r3
 8002922:	4827      	ldr	r0, [pc, #156]	; (80029c0 <HAL_TIM_MspPostInit+0xf8>)
 8002924:	f000 fef8 	bl	8003718 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002928:	e041      	b.n	80029ae <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM2)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002932:	d13c      	bne.n	80029ae <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002934:	2300      	movs	r3, #0
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	4b20      	ldr	r3, [pc, #128]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 800293a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293c:	4a1f      	ldr	r2, [pc, #124]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6313      	str	r3, [r2, #48]	; 0x30
 8002944:	4b1d      	ldr	r3, [pc, #116]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	4b19      	ldr	r3, [pc, #100]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 8002956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002958:	4a18      	ldr	r2, [pc, #96]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 800295a:	f043 0302 	orr.w	r3, r3, #2
 800295e:	6313      	str	r3, [r2, #48]	; 0x30
 8002960:	4b16      	ldr	r3, [pc, #88]	; (80029bc <HAL_TIM_MspPostInit+0xf4>)
 8002962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Motor_2_IN1_Pin;
 800296c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002972:	2302      	movs	r3, #2
 8002974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297a:	2300      	movs	r3, #0
 800297c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800297e:	2301      	movs	r3, #1
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Motor_2_IN1_GPIO_Port, &GPIO_InitStruct);
 8002982:	f107 0314 	add.w	r3, r7, #20
 8002986:	4619      	mov	r1, r3
 8002988:	480d      	ldr	r0, [pc, #52]	; (80029c0 <HAL_TIM_MspPostInit+0xf8>)
 800298a:	f000 fec5 	bl	8003718 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Motor_2_IN2_Pin;
 800298e:	2308      	movs	r3, #8
 8002990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002992:	2302      	movs	r3, #2
 8002994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299a:	2300      	movs	r3, #0
 800299c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800299e:	2301      	movs	r3, #1
 80029a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Motor_2_IN2_GPIO_Port, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	4806      	ldr	r0, [pc, #24]	; (80029c4 <HAL_TIM_MspPostInit+0xfc>)
 80029aa:	f000 feb5 	bl	8003718 <HAL_GPIO_Init>
}
 80029ae:	bf00      	nop
 80029b0:	3728      	adds	r7, #40	; 0x28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40010000 	.word	0x40010000
 80029bc:	40023800 	.word	0x40023800
 80029c0:	40020000 	.word	0x40020000
 80029c4:	40020400 	.word	0x40020400

080029c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	; 0x28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a1d      	ldr	r2, [pc, #116]	; (8002a5c <HAL_UART_MspInit+0x94>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d133      	bne.n	8002a52 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	4b1c      	ldr	r3, [pc, #112]	; (8002a60 <HAL_UART_MspInit+0x98>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	4a1b      	ldr	r2, [pc, #108]	; (8002a60 <HAL_UART_MspInit+0x98>)
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f8:	6413      	str	r3, [r2, #64]	; 0x40
 80029fa:	4b19      	ldr	r3, [pc, #100]	; (8002a60 <HAL_UART_MspInit+0x98>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	613b      	str	r3, [r7, #16]
 8002a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <HAL_UART_MspInit+0x98>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	4a14      	ldr	r2, [pc, #80]	; (8002a60 <HAL_UART_MspInit+0x98>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6313      	str	r3, [r2, #48]	; 0x30
 8002a16:	4b12      	ldr	r3, [pc, #72]	; (8002a60 <HAL_UART_MspInit+0x98>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a22:	230c      	movs	r3, #12
 8002a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a26:	2302      	movs	r3, #2
 8002a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a32:	2307      	movs	r3, #7
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a36:	f107 0314 	add.w	r3, r7, #20
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4809      	ldr	r0, [pc, #36]	; (8002a64 <HAL_UART_MspInit+0x9c>)
 8002a3e:	f000 fe6b 	bl	8003718 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	2026      	movs	r0, #38	; 0x26
 8002a48:	f000 fd8f 	bl	800356a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a4c:	2026      	movs	r0, #38	; 0x26
 8002a4e:	f000 fda8 	bl	80035a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a52:	bf00      	nop
 8002a54:	3728      	adds	r7, #40	; 0x28
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40004400 	.word	0x40004400
 8002a60:	40023800 	.word	0x40023800
 8002a64:	40020000 	.word	0x40020000

08002a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a6c:	e7fe      	b.n	8002a6c <NMI_Handler+0x4>

08002a6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a72:	e7fe      	b.n	8002a72 <HardFault_Handler+0x4>

08002a74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a78:	e7fe      	b.n	8002a78 <MemManage_Handler+0x4>

08002a7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a7e:	e7fe      	b.n	8002a7e <BusFault_Handler+0x4>

08002a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a84:	e7fe      	b.n	8002a84 <UsageFault_Handler+0x4>

08002a86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a86:	b480      	push	{r7}
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a98:	bf00      	nop
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ab4:	f000 f9c8 	bl	8002e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}

08002abc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
	static uint8_t flag = 0;
	if (flag ==0){
 8002ac0:	4b0d      	ldr	r3, [pc, #52]	; (8002af8 <TIM1_TRG_COM_TIM11_IRQHandler+0x3c>)
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d105      	bne.n	8002ad4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>
		TOF_get_measurement();
 8002ac8:	f7fe fcac 	bl	8001424 <TOF_get_measurement>
		flag = 1;
 8002acc:	4b0a      	ldr	r3, [pc, #40]	; (8002af8 <TIM1_TRG_COM_TIM11_IRQHandler+0x3c>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e009      	b.n	8002ae8 <TIM1_TRG_COM_TIM11_IRQHandler+0x2c>
	}
	else{
		TOF_start_measurement();
 8002ad4:	f7fe fc76 	bl	80013c4 <TOF_start_measurement>
		flag = 0;
 8002ad8:	4b07      	ldr	r3, [pc, #28]	; (8002af8 <TIM1_TRG_COM_TIM11_IRQHandler+0x3c>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002ade:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ae2:	4806      	ldr	r0, [pc, #24]	; (8002afc <TIM1_TRG_COM_TIM11_IRQHandler+0x40>)
 8002ae4:	f000 ffb5 	bl	8003a52 <HAL_GPIO_TogglePin>
	}

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ae8:	4805      	ldr	r0, [pc, #20]	; (8002b00 <TIM1_TRG_COM_TIM11_IRQHandler+0x44>)
 8002aea:	f004 fa43 	bl	8006f74 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002aee:	4805      	ldr	r0, [pc, #20]	; (8002b04 <TIM1_TRG_COM_TIM11_IRQHandler+0x48>)
 8002af0:	f004 fa40 	bl	8006f74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002af4:	bf00      	nop
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20000470 	.word	0x20000470
 8002afc:	40020800 	.word	0x40020800
 8002b00:	200002c4 	.word	0x200002c4
 8002b04:	200003e4 	.word	0x200003e4

08002b08 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002b0c:	4802      	ldr	r0, [pc, #8]	; (8002b18 <I2C1_EV_IRQHandler+0x10>)
 8002b0e:	f001 fb69 	bl	80041e4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000170 	.word	0x20000170

08002b1c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002b20:	4802      	ldr	r0, [pc, #8]	; (8002b2c <I2C1_ER_IRQHandler+0x10>)
 8002b22:	f001 fcd0 	bl	80044c6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000170 	.word	0x20000170

08002b30 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <I2C2_EV_IRQHandler+0x10>)
 8002b36:	f001 fb55 	bl	80041e4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200001c4 	.word	0x200001c4

08002b44 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <I2C2_ER_IRQHandler+0x10>)
 8002b4a:	f001 fcbc 	bl	80044c6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	200001c4 	.word	0x200001c4

08002b58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b5c:	4802      	ldr	r0, [pc, #8]	; (8002b68 <USART2_IRQHandler+0x10>)
 8002b5e:	f005 f92f 	bl	8007dc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	2000042c 	.word	0x2000042c

08002b6c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8002b70:	4802      	ldr	r0, [pc, #8]	; (8002b7c <I2C3_EV_IRQHandler+0x10>)
 8002b72:	f001 fb37 	bl	80041e4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000218 	.word	0x20000218

08002b80 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8002b84:	4802      	ldr	r0, [pc, #8]	; (8002b90 <I2C3_ER_IRQHandler+0x10>)
 8002b86:	f001 fc9e 	bl	80044c6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000218 	.word	0x20000218

08002b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b9c:	4a14      	ldr	r2, [pc, #80]	; (8002bf0 <_sbrk+0x5c>)
 8002b9e:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <_sbrk+0x60>)
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ba8:	4b13      	ldr	r3, [pc, #76]	; (8002bf8 <_sbrk+0x64>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d102      	bne.n	8002bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bb0:	4b11      	ldr	r3, [pc, #68]	; (8002bf8 <_sbrk+0x64>)
 8002bb2:	4a12      	ldr	r2, [pc, #72]	; (8002bfc <_sbrk+0x68>)
 8002bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bb6:	4b10      	ldr	r3, [pc, #64]	; (8002bf8 <_sbrk+0x64>)
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d207      	bcs.n	8002bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bc4:	f005 fffa 	bl	8008bbc <__errno>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	220c      	movs	r2, #12
 8002bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bce:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd2:	e009      	b.n	8002be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bd4:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <_sbrk+0x64>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bda:	4b07      	ldr	r3, [pc, #28]	; (8002bf8 <_sbrk+0x64>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4413      	add	r3, r2
 8002be2:	4a05      	ldr	r2, [pc, #20]	; (8002bf8 <_sbrk+0x64>)
 8002be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002be6:	68fb      	ldr	r3, [r7, #12]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20020000 	.word	0x20020000
 8002bf4:	00000400 	.word	0x00000400
 8002bf8:	20000474 	.word	0x20000474
 8002bfc:	20000490 	.word	0x20000490

08002c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <SystemInit+0x20>)
 8002c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c0a:	4a05      	ldr	r2, [pc, #20]	; (8002c20 <SystemInit+0x20>)
 8002c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <uart_startup_transmit>:
extern int16_t L_speed_setpoint; //mm/s
extern int16_t R_speed_setpoint;//mm/s


void uart_startup_transmit()
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
	HAL_Delay(5);
 8002c2a:	2005      	movs	r0, #5
 8002c2c:	f000 f92c 	bl	8002e88 <HAL_Delay>
	char * startup_msg = "#:24733725:$\n";
 8002c30:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <uart_startup_transmit+0x40>)
 8002c32:	607b      	str	r3, [r7, #4]
	strcpy(send_buffer, startup_msg);
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	480c      	ldr	r0, [pc, #48]	; (8002c68 <uart_startup_transmit+0x44>)
 8002c38:	f006 f820 	bl	8008c7c <strcpy>
	HAL_UART_Transmit_IT(&huart2, (uint8_t *)send_buffer, strlen(send_buffer));
 8002c3c:	480a      	ldr	r0, [pc, #40]	; (8002c68 <uart_startup_transmit+0x44>)
 8002c3e:	f7fd facf 	bl	80001e0 <strlen>
 8002c42:	4603      	mov	r3, r0
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	461a      	mov	r2, r3
 8002c48:	4907      	ldr	r1, [pc, #28]	; (8002c68 <uart_startup_transmit+0x44>)
 8002c4a:	4808      	ldr	r0, [pc, #32]	; (8002c6c <uart_startup_transmit+0x48>)
 8002c4c:	f005 f843 	bl	8007cd6 <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)receive_buffer, 1);
 8002c50:	2201      	movs	r2, #1
 8002c52:	4907      	ldr	r1, [pc, #28]	; (8002c70 <uart_startup_transmit+0x4c>)
 8002c54:	4805      	ldr	r0, [pc, #20]	; (8002c6c <uart_startup_transmit+0x48>)
 8002c56:	f005 f883 	bl	8007d60 <HAL_UART_Receive_IT>
}
 8002c5a:	bf00      	nop
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	08009654 	.word	0x08009654
 8002c68:	20000094 	.word	0x20000094
 8002c6c:	2000042c 	.word	0x2000042c
 8002c70:	200000d4 	.word	0x200000d4

08002c74 <uart_task>:

void uart_task()
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
	if (message_waiting_flag)
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <uart_task+0x3c>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d014      	beq.n	8002caa <uart_task+0x36>
	{
		uart_transmit(receive_buffer, strlen(receive_buffer));
 8002c80:	480c      	ldr	r0, [pc, #48]	; (8002cb4 <uart_task+0x40>)
 8002c82:	f7fd faad 	bl	80001e0 <strlen>
 8002c86:	4603      	mov	r3, r0
 8002c88:	4619      	mov	r1, r3
 8002c8a:	480a      	ldr	r0, [pc, #40]	; (8002cb4 <uart_task+0x40>)
 8002c8c:	f000 f816 	bl	8002cbc <uart_transmit>
//		forward(atoi(receive_buffer));
//		L_speed_setpoint = atoi(receive_buffer);
		R_speed_setpoint = atoi(receive_buffer);
 8002c90:	4808      	ldr	r0, [pc, #32]	; (8002cb4 <uart_task+0x40>)
 8002c92:	f005 ff8f 	bl	8008bb4 <atoi>
 8002c96:	4603      	mov	r3, r0
 8002c98:	b21a      	sxth	r2, r3
 8002c9a:	4b07      	ldr	r3, [pc, #28]	; (8002cb8 <uart_task+0x44>)
 8002c9c:	801a      	strh	r2, [r3, #0]
		message_waiting_flag = 0;
 8002c9e:	4b04      	ldr	r3, [pc, #16]	; (8002cb0 <uart_task+0x3c>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
		strcpy(receive_buffer, "\0");
 8002ca4:	4b03      	ldr	r3, [pc, #12]	; (8002cb4 <uart_task+0x40>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
	}
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200000f4 	.word	0x200000f4
 8002cb4:	200000d4 	.word	0x200000d4
 8002cb8:	200000f8 	.word	0x200000f8

08002cbc <uart_transmit>:

void uart_transmit(char * message, int length)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit_IT(&huart2, (uint8_t *)message, length);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	461a      	mov	r2, r3
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4803      	ldr	r0, [pc, #12]	; (8002cdc <uart_transmit+0x20>)
 8002cd0:	f005 f801 	bl	8007cd6 <HAL_UART_Transmit_IT>
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	2000042c 	.word	0x2000042c

08002ce0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
	static uint8_t index = 0;
	if(receive_buffer[index] == '\n')
 8002ce8:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <HAL_UART_RxCpltCallback+0x64>)
 8002cf0:	5c9b      	ldrb	r3, [r3, r2]
 8002cf2:	2b0a      	cmp	r3, #10
 8002cf4:	d10c      	bne.n	8002d10 <HAL_UART_RxCpltCallback+0x30>
	{
		receive_buffer[index+1] = '\0';
 8002cf6:	4b12      	ldr	r3, [pc, #72]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	4a11      	ldr	r2, [pc, #68]	; (8002d44 <HAL_UART_RxCpltCallback+0x64>)
 8002cfe:	2100      	movs	r1, #0
 8002d00:	54d1      	strb	r1, [r2, r3]
		message_waiting_flag = 1;
 8002d02:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <HAL_UART_RxCpltCallback+0x68>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	701a      	strb	r2, [r3, #0]
		index = 0;
 8002d08:	4b0d      	ldr	r3, [pc, #52]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	701a      	strb	r2, [r3, #0]
 8002d0e:	e009      	b.n	8002d24 <HAL_UART_RxCpltCallback+0x44>
	}
	else if (index < 30)
 8002d10:	4b0b      	ldr	r3, [pc, #44]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b1d      	cmp	r3, #29
 8002d16:	d805      	bhi.n	8002d24 <HAL_UART_RxCpltCallback+0x44>
	{
		index = index + 1;
 8002d18:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002d22:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, (uint8_t *)(receive_buffer + index), 1);
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_UART_RxCpltCallback+0x60>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_UART_RxCpltCallback+0x64>)
 8002d2c:	4413      	add	r3, r2
 8002d2e:	2201      	movs	r2, #1
 8002d30:	4619      	mov	r1, r3
 8002d32:	4806      	ldr	r0, [pc, #24]	; (8002d4c <HAL_UART_RxCpltCallback+0x6c>)
 8002d34:	f005 f814 	bl	8007d60 <HAL_UART_Receive_IT>

}
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000478 	.word	0x20000478
 8002d44:	200000d4 	.word	0x200000d4
 8002d48:	200000f4 	.word	0x200000f4
 8002d4c:	2000042c 	.word	0x2000042c

08002d50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d88 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d54:	480d      	ldr	r0, [pc, #52]	; (8002d8c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d56:	490e      	ldr	r1, [pc, #56]	; (8002d90 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d58:	4a0e      	ldr	r2, [pc, #56]	; (8002d94 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d5c:	e002      	b.n	8002d64 <LoopCopyDataInit>

08002d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d62:	3304      	adds	r3, #4

08002d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d68:	d3f9      	bcc.n	8002d5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d6a:	4a0b      	ldr	r2, [pc, #44]	; (8002d98 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d6c:	4c0b      	ldr	r4, [pc, #44]	; (8002d9c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d70:	e001      	b.n	8002d76 <LoopFillZerobss>

08002d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d74:	3204      	adds	r2, #4

08002d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d78:	d3fb      	bcc.n	8002d72 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d7a:	f7ff ff41 	bl	8002c00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d7e:	f005 ff23 	bl	8008bc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d82:	f7fe fb7f 	bl	8001484 <main>
  bx  lr    
 8002d86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d90:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002d94:	080097c0 	.word	0x080097c0
  ldr r2, =_sbss
 8002d98:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002d9c:	20000490 	.word	0x20000490

08002da0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002da0:	e7fe      	b.n	8002da0 <ADC_IRQHandler>
	...

08002da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002da8:	4b0e      	ldr	r3, [pc, #56]	; (8002de4 <HAL_Init+0x40>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a0d      	ldr	r2, [pc, #52]	; (8002de4 <HAL_Init+0x40>)
 8002dae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002db2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002db4:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <HAL_Init+0x40>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a0a      	ldr	r2, [pc, #40]	; (8002de4 <HAL_Init+0x40>)
 8002dba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dc0:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <HAL_Init+0x40>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a07      	ldr	r2, [pc, #28]	; (8002de4 <HAL_Init+0x40>)
 8002dc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dcc:	2003      	movs	r0, #3
 8002dce:	f000 fbc1 	bl	8003554 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dd2:	200f      	movs	r0, #15
 8002dd4:	f000 f808 	bl	8002de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd8:	f7ff faaa 	bl	8002330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40023c00 	.word	0x40023c00

08002de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002df0:	4b12      	ldr	r3, [pc, #72]	; (8002e3c <HAL_InitTick+0x54>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <HAL_InitTick+0x58>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e06:	4618      	mov	r0, r3
 8002e08:	f000 fbd9 	bl	80035be <HAL_SYSTICK_Config>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00e      	b.n	8002e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b0f      	cmp	r3, #15
 8002e1a:	d80a      	bhi.n	8002e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	f000 fba1 	bl	800356a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e28:	4a06      	ldr	r2, [pc, #24]	; (8002e44 <HAL_InitTick+0x5c>)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e000      	b.n	8002e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000000 	.word	0x20000000
 8002e40:	20000008 	.word	0x20000008
 8002e44:	20000004 	.word	0x20000004

08002e48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_IncTick+0x20>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <HAL_IncTick+0x24>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4413      	add	r3, r2
 8002e58:	4a04      	ldr	r2, [pc, #16]	; (8002e6c <HAL_IncTick+0x24>)
 8002e5a:	6013      	str	r3, [r2, #0]
}
 8002e5c:	bf00      	nop
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	20000008 	.word	0x20000008
 8002e6c:	2000047c 	.word	0x2000047c

08002e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return uwTick;
 8002e74:	4b03      	ldr	r3, [pc, #12]	; (8002e84 <HAL_GetTick+0x14>)
 8002e76:	681b      	ldr	r3, [r3, #0]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	2000047c 	.word	0x2000047c

08002e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e90:	f7ff ffee 	bl	8002e70 <HAL_GetTick>
 8002e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea0:	d005      	beq.n	8002eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <HAL_Delay+0x44>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4413      	add	r3, r2
 8002eac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eae:	bf00      	nop
 8002eb0:	f7ff ffde 	bl	8002e70 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d8f7      	bhi.n	8002eb0 <HAL_Delay+0x28>
  {
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20000008 	.word	0x20000008

08002ed0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e033      	b.n	8002f4e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d109      	bne.n	8002f02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff fa46 	bl	8002380 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	f003 0310 	and.w	r3, r3, #16
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d118      	bne.n	8002f40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f16:	f023 0302 	bic.w	r3, r3, #2
 8002f1a:	f043 0202 	orr.w	r2, r3, #2
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f94a 	bl	80031bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	f023 0303 	bic.w	r3, r3, #3
 8002f36:	f043 0201 	orr.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	641a      	str	r2, [r3, #64]	; 0x40
 8002f3e:	e001      	b.n	8002f44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x1c>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e113      	b.n	800319c <HAL_ADC_ConfigChannel+0x244>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b09      	cmp	r3, #9
 8002f82:	d925      	bls.n	8002fd0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68d9      	ldr	r1, [r3, #12]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	4613      	mov	r3, r2
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	4413      	add	r3, r2
 8002f98:	3b1e      	subs	r3, #30
 8002f9a:	2207      	movs	r2, #7
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43da      	mvns	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68d9      	ldr	r1, [r3, #12]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	4618      	mov	r0, r3
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	4403      	add	r3, r0
 8002fc2:	3b1e      	subs	r3, #30
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	60da      	str	r2, [r3, #12]
 8002fce:	e022      	b.n	8003016 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6919      	ldr	r1, [r3, #16]
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4613      	mov	r3, r2
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	4413      	add	r3, r2
 8002fe4:	2207      	movs	r2, #7
 8002fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fea:	43da      	mvns	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	400a      	ands	r2, r1
 8002ff2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6919      	ldr	r1, [r3, #16]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	b29b      	uxth	r3, r3
 8003004:	4618      	mov	r0, r3
 8003006:	4603      	mov	r3, r0
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	4403      	add	r3, r0
 800300c:	409a      	lsls	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	2b06      	cmp	r3, #6
 800301c:	d824      	bhi.n	8003068 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	3b05      	subs	r3, #5
 8003030:	221f      	movs	r2, #31
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	43da      	mvns	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	400a      	ands	r2, r1
 800303e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	b29b      	uxth	r3, r3
 800304c:	4618      	mov	r0, r3
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	4613      	mov	r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	4413      	add	r3, r2
 8003058:	3b05      	subs	r3, #5
 800305a:	fa00 f203 	lsl.w	r2, r0, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	635a      	str	r2, [r3, #52]	; 0x34
 8003066:	e04c      	b.n	8003102 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	2b0c      	cmp	r3, #12
 800306e:	d824      	bhi.n	80030ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	4613      	mov	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	3b23      	subs	r3, #35	; 0x23
 8003082:	221f      	movs	r2, #31
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43da      	mvns	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	400a      	ands	r2, r1
 8003090:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	b29b      	uxth	r3, r3
 800309e:	4618      	mov	r0, r3
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
 80030a4:	4613      	mov	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	3b23      	subs	r3, #35	; 0x23
 80030ac:	fa00 f203 	lsl.w	r2, r0, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	631a      	str	r2, [r3, #48]	; 0x30
 80030b8:	e023      	b.n	8003102 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	4613      	mov	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	3b41      	subs	r3, #65	; 0x41
 80030cc:	221f      	movs	r2, #31
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43da      	mvns	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	400a      	ands	r2, r1
 80030da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	4618      	mov	r0, r3
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4413      	add	r3, r2
 80030f4:	3b41      	subs	r3, #65	; 0x41
 80030f6:	fa00 f203 	lsl.w	r2, r0, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003102:	4b29      	ldr	r3, [pc, #164]	; (80031a8 <HAL_ADC_ConfigChannel+0x250>)
 8003104:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a28      	ldr	r2, [pc, #160]	; (80031ac <HAL_ADC_ConfigChannel+0x254>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d10f      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x1d8>
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2b12      	cmp	r3, #18
 8003116:	d10b      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1d      	ldr	r2, [pc, #116]	; (80031ac <HAL_ADC_ConfigChannel+0x254>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d12b      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x23a>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1c      	ldr	r2, [pc, #112]	; (80031b0 <HAL_ADC_ConfigChannel+0x258>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d003      	beq.n	800314c <HAL_ADC_ConfigChannel+0x1f4>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b11      	cmp	r3, #17
 800314a:	d122      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a11      	ldr	r2, [pc, #68]	; (80031b0 <HAL_ADC_ConfigChannel+0x258>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d111      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800316e:	4b11      	ldr	r3, [pc, #68]	; (80031b4 <HAL_ADC_ConfigChannel+0x25c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a11      	ldr	r2, [pc, #68]	; (80031b8 <HAL_ADC_ConfigChannel+0x260>)
 8003174:	fba2 2303 	umull	r2, r3, r2, r3
 8003178:	0c9a      	lsrs	r2, r3, #18
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003184:	e002      	b.n	800318c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	3b01      	subs	r3, #1
 800318a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f9      	bne.n	8003186 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3714      	adds	r7, #20
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	40012300 	.word	0x40012300
 80031ac:	40012000 	.word	0x40012000
 80031b0:	10000012 	.word	0x10000012
 80031b4:	20000000 	.word	0x20000000
 80031b8:	431bde83 	.word	0x431bde83

080031bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031c4:	4b79      	ldr	r3, [pc, #484]	; (80033ac <ADC_Init+0x1f0>)
 80031c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	685a      	ldr	r2, [r3, #4]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	431a      	orrs	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	021a      	lsls	r2, r3, #8
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003214:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689a      	ldr	r2, [r3, #8]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003236:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6899      	ldr	r1, [r3, #8]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68da      	ldr	r2, [r3, #12]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324e:	4a58      	ldr	r2, [pc, #352]	; (80033b0 <ADC_Init+0x1f4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d022      	beq.n	800329a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003262:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6899      	ldr	r1, [r3, #8]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003284:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6899      	ldr	r1, [r3, #8]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	609a      	str	r2, [r3, #8]
 8003298:	e00f      	b.n	80032ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0202 	bic.w	r2, r2, #2
 80032c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	6899      	ldr	r1, [r3, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	7e1b      	ldrb	r3, [r3, #24]
 80032d4:	005a      	lsls	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d01b      	beq.n	8003320 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003306:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6859      	ldr	r1, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003312:	3b01      	subs	r3, #1
 8003314:	035a      	lsls	r2, r3, #13
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	e007      	b.n	8003330 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800332e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800333e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	3b01      	subs	r3, #1
 800334c:	051a      	lsls	r2, r3, #20
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003364:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6899      	ldr	r1, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003372:	025a      	lsls	r2, r3, #9
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800338a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6899      	ldr	r1, [r3, #8]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	029a      	lsls	r2, r3, #10
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	609a      	str	r2, [r3, #8]
}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	40012300 	.word	0x40012300
 80033b0:	0f000001 	.word	0x0f000001

080033b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f003 0307 	and.w	r3, r3, #7
 80033c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033c4:	4b0c      	ldr	r3, [pc, #48]	; (80033f8 <__NVIC_SetPriorityGrouping+0x44>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033d0:	4013      	ands	r3, r2
 80033d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033e6:	4a04      	ldr	r2, [pc, #16]	; (80033f8 <__NVIC_SetPriorityGrouping+0x44>)
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	60d3      	str	r3, [r2, #12]
}
 80033ec:	bf00      	nop
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	e000ed00 	.word	0xe000ed00

080033fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003400:	4b04      	ldr	r3, [pc, #16]	; (8003414 <__NVIC_GetPriorityGrouping+0x18>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	0a1b      	lsrs	r3, r3, #8
 8003406:	f003 0307 	and.w	r3, r3, #7
}
 800340a:	4618      	mov	r0, r3
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	2b00      	cmp	r3, #0
 8003428:	db0b      	blt.n	8003442 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	f003 021f 	and.w	r2, r3, #31
 8003430:	4907      	ldr	r1, [pc, #28]	; (8003450 <__NVIC_EnableIRQ+0x38>)
 8003432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003436:	095b      	lsrs	r3, r3, #5
 8003438:	2001      	movs	r0, #1
 800343a:	fa00 f202 	lsl.w	r2, r0, r2
 800343e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	e000e100 	.word	0xe000e100

08003454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	4603      	mov	r3, r0
 800345c:	6039      	str	r1, [r7, #0]
 800345e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003464:	2b00      	cmp	r3, #0
 8003466:	db0a      	blt.n	800347e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	b2da      	uxtb	r2, r3
 800346c:	490c      	ldr	r1, [pc, #48]	; (80034a0 <__NVIC_SetPriority+0x4c>)
 800346e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003472:	0112      	lsls	r2, r2, #4
 8003474:	b2d2      	uxtb	r2, r2
 8003476:	440b      	add	r3, r1
 8003478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800347c:	e00a      	b.n	8003494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	b2da      	uxtb	r2, r3
 8003482:	4908      	ldr	r1, [pc, #32]	; (80034a4 <__NVIC_SetPriority+0x50>)
 8003484:	79fb      	ldrb	r3, [r7, #7]
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	3b04      	subs	r3, #4
 800348c:	0112      	lsls	r2, r2, #4
 800348e:	b2d2      	uxtb	r2, r2
 8003490:	440b      	add	r3, r1
 8003492:	761a      	strb	r2, [r3, #24]
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	e000e100 	.word	0xe000e100
 80034a4:	e000ed00 	.word	0xe000ed00

080034a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b089      	sub	sp, #36	; 0x24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	f1c3 0307 	rsb	r3, r3, #7
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	bf28      	it	cs
 80034c6:	2304      	movcs	r3, #4
 80034c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3304      	adds	r3, #4
 80034ce:	2b06      	cmp	r3, #6
 80034d0:	d902      	bls.n	80034d8 <NVIC_EncodePriority+0x30>
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	3b03      	subs	r3, #3
 80034d6:	e000      	b.n	80034da <NVIC_EncodePriority+0x32>
 80034d8:	2300      	movs	r3, #0
 80034da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034dc:	f04f 32ff 	mov.w	r2, #4294967295
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43da      	mvns	r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	401a      	ands	r2, r3
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034f0:	f04f 31ff 	mov.w	r1, #4294967295
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	fa01 f303 	lsl.w	r3, r1, r3
 80034fa:	43d9      	mvns	r1, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003500:	4313      	orrs	r3, r2
         );
}
 8003502:	4618      	mov	r0, r3
 8003504:	3724      	adds	r7, #36	; 0x24
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
	...

08003510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3b01      	subs	r3, #1
 800351c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003520:	d301      	bcc.n	8003526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003522:	2301      	movs	r3, #1
 8003524:	e00f      	b.n	8003546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003526:	4a0a      	ldr	r2, [pc, #40]	; (8003550 <SysTick_Config+0x40>)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	3b01      	subs	r3, #1
 800352c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800352e:	210f      	movs	r1, #15
 8003530:	f04f 30ff 	mov.w	r0, #4294967295
 8003534:	f7ff ff8e 	bl	8003454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003538:	4b05      	ldr	r3, [pc, #20]	; (8003550 <SysTick_Config+0x40>)
 800353a:	2200      	movs	r2, #0
 800353c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800353e:	4b04      	ldr	r3, [pc, #16]	; (8003550 <SysTick_Config+0x40>)
 8003540:	2207      	movs	r2, #7
 8003542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	e000e010 	.word	0xe000e010

08003554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7ff ff29 	bl	80033b4 <__NVIC_SetPriorityGrouping>
}
 8003562:	bf00      	nop
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800356a:	b580      	push	{r7, lr}
 800356c:	b086      	sub	sp, #24
 800356e:	af00      	add	r7, sp, #0
 8003570:	4603      	mov	r3, r0
 8003572:	60b9      	str	r1, [r7, #8]
 8003574:	607a      	str	r2, [r7, #4]
 8003576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003578:	2300      	movs	r3, #0
 800357a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800357c:	f7ff ff3e 	bl	80033fc <__NVIC_GetPriorityGrouping>
 8003580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68b9      	ldr	r1, [r7, #8]
 8003586:	6978      	ldr	r0, [r7, #20]
 8003588:	f7ff ff8e 	bl	80034a8 <NVIC_EncodePriority>
 800358c:	4602      	mov	r2, r0
 800358e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003592:	4611      	mov	r1, r2
 8003594:	4618      	mov	r0, r3
 8003596:	f7ff ff5d 	bl	8003454 <__NVIC_SetPriority>
}
 800359a:	bf00      	nop
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b082      	sub	sp, #8
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	4603      	mov	r3, r0
 80035aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff ff31 	bl	8003418 <__NVIC_EnableIRQ>
}
 80035b6:	bf00      	nop
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b082      	sub	sp, #8
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7ff ffa2 	bl	8003510 <SysTick_Config>
 80035cc:	4603      	mov	r3, r0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b084      	sub	sp, #16
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80035e4:	f7ff fc44 	bl	8002e70 <HAL_GetTick>
 80035e8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d008      	beq.n	8003608 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2280      	movs	r2, #128	; 0x80
 80035fa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e052      	b.n	80036ae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0216 	bic.w	r2, r2, #22
 8003616:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695a      	ldr	r2, [r3, #20]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003626:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362c:	2b00      	cmp	r3, #0
 800362e:	d103      	bne.n	8003638 <HAL_DMA_Abort+0x62>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0208 	bic.w	r2, r2, #8
 8003646:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0201 	bic.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003658:	e013      	b.n	8003682 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800365a:	f7ff fc09 	bl	8002e70 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b05      	cmp	r3, #5
 8003666:	d90c      	bls.n	8003682 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2203      	movs	r2, #3
 8003672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e015      	b.n	80036ae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1e4      	bne.n	800365a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003694:	223f      	movs	r2, #63	; 0x3f
 8003696:	409a      	lsls	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3710      	adds	r7, #16
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d004      	beq.n	80036d4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2280      	movs	r2, #128	; 0x80
 80036ce:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e00c      	b.n	80036ee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2205      	movs	r2, #5
 80036d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003708:	b2db      	uxtb	r3, r3
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003718:	b480      	push	{r7}
 800371a:	b089      	sub	sp, #36	; 0x24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003722:	2300      	movs	r3, #0
 8003724:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003726:	2300      	movs	r3, #0
 8003728:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800372a:	2300      	movs	r3, #0
 800372c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800372e:	2300      	movs	r3, #0
 8003730:	61fb      	str	r3, [r7, #28]
 8003732:	e159      	b.n	80039e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003734:	2201      	movs	r2, #1
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	4013      	ands	r3, r2
 8003746:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	429a      	cmp	r2, r3
 800374e:	f040 8148 	bne.w	80039e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	2b01      	cmp	r3, #1
 800375c:	d005      	beq.n	800376a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003766:	2b02      	cmp	r3, #2
 8003768:	d130      	bne.n	80037cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	2203      	movs	r2, #3
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	69ba      	ldr	r2, [r7, #24]
 800377e:	4013      	ands	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	4313      	orrs	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037a0:	2201      	movs	r2, #1
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	091b      	lsrs	r3, r3, #4
 80037b6:	f003 0201 	and.w	r2, r3, #1
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d017      	beq.n	8003808 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	2203      	movs	r2, #3
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4013      	ands	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d123      	bne.n	800385c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	08da      	lsrs	r2, r3, #3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3208      	adds	r2, #8
 800381c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003820:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	220f      	movs	r2, #15
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	43db      	mvns	r3, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4013      	ands	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	691a      	ldr	r2, [r3, #16]
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	f003 0307 	and.w	r3, r3, #7
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	08da      	lsrs	r2, r3, #3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	3208      	adds	r2, #8
 8003856:	69b9      	ldr	r1, [r7, #24]
 8003858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	2203      	movs	r2, #3
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4013      	ands	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 0203 	and.w	r2, r3, #3
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 80a2 	beq.w	80039e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	4b57      	ldr	r3, [pc, #348]	; (8003a00 <HAL_GPIO_Init+0x2e8>)
 80038a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a6:	4a56      	ldr	r2, [pc, #344]	; (8003a00 <HAL_GPIO_Init+0x2e8>)
 80038a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038ac:	6453      	str	r3, [r2, #68]	; 0x44
 80038ae:	4b54      	ldr	r3, [pc, #336]	; (8003a00 <HAL_GPIO_Init+0x2e8>)
 80038b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038ba:	4a52      	ldr	r2, [pc, #328]	; (8003a04 <HAL_GPIO_Init+0x2ec>)
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	3302      	adds	r3, #2
 80038c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	220f      	movs	r2, #15
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a49      	ldr	r2, [pc, #292]	; (8003a08 <HAL_GPIO_Init+0x2f0>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d019      	beq.n	800391a <HAL_GPIO_Init+0x202>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a48      	ldr	r2, [pc, #288]	; (8003a0c <HAL_GPIO_Init+0x2f4>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d013      	beq.n	8003916 <HAL_GPIO_Init+0x1fe>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a47      	ldr	r2, [pc, #284]	; (8003a10 <HAL_GPIO_Init+0x2f8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d00d      	beq.n	8003912 <HAL_GPIO_Init+0x1fa>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a46      	ldr	r2, [pc, #280]	; (8003a14 <HAL_GPIO_Init+0x2fc>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d007      	beq.n	800390e <HAL_GPIO_Init+0x1f6>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a45      	ldr	r2, [pc, #276]	; (8003a18 <HAL_GPIO_Init+0x300>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d101      	bne.n	800390a <HAL_GPIO_Init+0x1f2>
 8003906:	2304      	movs	r3, #4
 8003908:	e008      	b.n	800391c <HAL_GPIO_Init+0x204>
 800390a:	2307      	movs	r3, #7
 800390c:	e006      	b.n	800391c <HAL_GPIO_Init+0x204>
 800390e:	2303      	movs	r3, #3
 8003910:	e004      	b.n	800391c <HAL_GPIO_Init+0x204>
 8003912:	2302      	movs	r3, #2
 8003914:	e002      	b.n	800391c <HAL_GPIO_Init+0x204>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_GPIO_Init+0x204>
 800391a:	2300      	movs	r3, #0
 800391c:	69fa      	ldr	r2, [r7, #28]
 800391e:	f002 0203 	and.w	r2, r2, #3
 8003922:	0092      	lsls	r2, r2, #2
 8003924:	4093      	lsls	r3, r2
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4313      	orrs	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800392c:	4935      	ldr	r1, [pc, #212]	; (8003a04 <HAL_GPIO_Init+0x2ec>)
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	089b      	lsrs	r3, r3, #2
 8003932:	3302      	adds	r3, #2
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800393a:	4b38      	ldr	r3, [pc, #224]	; (8003a1c <HAL_GPIO_Init+0x304>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	43db      	mvns	r3, r3
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	4013      	ands	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003956:	69ba      	ldr	r2, [r7, #24]
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800395e:	4a2f      	ldr	r2, [pc, #188]	; (8003a1c <HAL_GPIO_Init+0x304>)
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003964:	4b2d      	ldr	r3, [pc, #180]	; (8003a1c <HAL_GPIO_Init+0x304>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	43db      	mvns	r3, r3
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	4013      	ands	r3, r2
 8003972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003988:	4a24      	ldr	r2, [pc, #144]	; (8003a1c <HAL_GPIO_Init+0x304>)
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800398e:	4b23      	ldr	r3, [pc, #140]	; (8003a1c <HAL_GPIO_Init+0x304>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	43db      	mvns	r3, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4013      	ands	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039b2:	4a1a      	ldr	r2, [pc, #104]	; (8003a1c <HAL_GPIO_Init+0x304>)
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039b8:	4b18      	ldr	r3, [pc, #96]	; (8003a1c <HAL_GPIO_Init+0x304>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	43db      	mvns	r3, r3
 80039c2:	69ba      	ldr	r2, [r7, #24]
 80039c4:	4013      	ands	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	4313      	orrs	r3, r2
 80039da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039dc:	4a0f      	ldr	r2, [pc, #60]	; (8003a1c <HAL_GPIO_Init+0x304>)
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	3301      	adds	r3, #1
 80039e6:	61fb      	str	r3, [r7, #28]
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	2b0f      	cmp	r3, #15
 80039ec:	f67f aea2 	bls.w	8003734 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039f0:	bf00      	nop
 80039f2:	bf00      	nop
 80039f4:	3724      	adds	r7, #36	; 0x24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	40023800 	.word	0x40023800
 8003a04:	40013800 	.word	0x40013800
 8003a08:	40020000 	.word	0x40020000
 8003a0c:	40020400 	.word	0x40020400
 8003a10:	40020800 	.word	0x40020800
 8003a14:	40020c00 	.word	0x40020c00
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40013c00 	.word	0x40013c00

08003a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	460b      	mov	r3, r1
 8003a2a:	807b      	strh	r3, [r7, #2]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a30:	787b      	ldrb	r3, [r7, #1]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a36:	887a      	ldrh	r2, [r7, #2]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a3c:	e003      	b.n	8003a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a3e:	887b      	ldrh	r3, [r7, #2]
 8003a40:	041a      	lsls	r2, r3, #16
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	619a      	str	r2, [r3, #24]
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b085      	sub	sp, #20
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a64:	887a      	ldrh	r2, [r7, #2]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	041a      	lsls	r2, r3, #16
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	43d9      	mvns	r1, r3
 8003a70:	887b      	ldrh	r3, [r7, #2]
 8003a72:	400b      	ands	r3, r1
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	619a      	str	r2, [r3, #24]
}
 8003a7a:	bf00      	nop
 8003a7c:	3714      	adds	r7, #20
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
	...

08003a88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e12b      	b.n	8003cf2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d106      	bne.n	8003ab4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7fe fcaa 	bl	8002408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2224      	movs	r2, #36	; 0x24
 8003ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 0201 	bic.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ada:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003aea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003aec:	f002 fea2 	bl	8006834 <HAL_RCC_GetPCLK1Freq>
 8003af0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	4a81      	ldr	r2, [pc, #516]	; (8003cfc <HAL_I2C_Init+0x274>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d807      	bhi.n	8003b0c <HAL_I2C_Init+0x84>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4a80      	ldr	r2, [pc, #512]	; (8003d00 <HAL_I2C_Init+0x278>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	bf94      	ite	ls
 8003b04:	2301      	movls	r3, #1
 8003b06:	2300      	movhi	r3, #0
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	e006      	b.n	8003b1a <HAL_I2C_Init+0x92>
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4a7d      	ldr	r2, [pc, #500]	; (8003d04 <HAL_I2C_Init+0x27c>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	bf94      	ite	ls
 8003b14:	2301      	movls	r3, #1
 8003b16:	2300      	movhi	r3, #0
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e0e7      	b.n	8003cf2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	4a78      	ldr	r2, [pc, #480]	; (8003d08 <HAL_I2C_Init+0x280>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	0c9b      	lsrs	r3, r3, #18
 8003b2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68ba      	ldr	r2, [r7, #8]
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4a6a      	ldr	r2, [pc, #424]	; (8003cfc <HAL_I2C_Init+0x274>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d802      	bhi.n	8003b5c <HAL_I2C_Init+0xd4>
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	e009      	b.n	8003b70 <HAL_I2C_Init+0xe8>
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b62:	fb02 f303 	mul.w	r3, r2, r3
 8003b66:	4a69      	ldr	r2, [pc, #420]	; (8003d0c <HAL_I2C_Init+0x284>)
 8003b68:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6c:	099b      	lsrs	r3, r3, #6
 8003b6e:	3301      	adds	r3, #1
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	6812      	ldr	r2, [r2, #0]
 8003b74:	430b      	orrs	r3, r1
 8003b76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	495c      	ldr	r1, [pc, #368]	; (8003cfc <HAL_I2C_Init+0x274>)
 8003b8c:	428b      	cmp	r3, r1
 8003b8e:	d819      	bhi.n	8003bc4 <HAL_I2C_Init+0x13c>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1e59      	subs	r1, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b9e:	1c59      	adds	r1, r3, #1
 8003ba0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ba4:	400b      	ands	r3, r1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_I2C_Init+0x138>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	1e59      	subs	r1, r3, #1
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bb8:	3301      	adds	r3, #1
 8003bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bbe:	e051      	b.n	8003c64 <HAL_I2C_Init+0x1dc>
 8003bc0:	2304      	movs	r3, #4
 8003bc2:	e04f      	b.n	8003c64 <HAL_I2C_Init+0x1dc>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d111      	bne.n	8003bf0 <HAL_I2C_Init+0x168>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	1e58      	subs	r0, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6859      	ldr	r1, [r3, #4]
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	440b      	add	r3, r1
 8003bda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bde:	3301      	adds	r3, #1
 8003be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf0c      	ite	eq
 8003be8:	2301      	moveq	r3, #1
 8003bea:	2300      	movne	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	e012      	b.n	8003c16 <HAL_I2C_Init+0x18e>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1e58      	subs	r0, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6859      	ldr	r1, [r3, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	440b      	add	r3, r1
 8003bfe:	0099      	lsls	r1, r3, #2
 8003c00:	440b      	add	r3, r1
 8003c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c06:	3301      	adds	r3, #1
 8003c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf0c      	ite	eq
 8003c10:	2301      	moveq	r3, #1
 8003c12:	2300      	movne	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_I2C_Init+0x196>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e022      	b.n	8003c64 <HAL_I2C_Init+0x1dc>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10e      	bne.n	8003c44 <HAL_I2C_Init+0x1bc>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	1e58      	subs	r0, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6859      	ldr	r1, [r3, #4]
 8003c2e:	460b      	mov	r3, r1
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	440b      	add	r3, r1
 8003c34:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c38:	3301      	adds	r3, #1
 8003c3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c42:	e00f      	b.n	8003c64 <HAL_I2C_Init+0x1dc>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	1e58      	subs	r0, r3, #1
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	0099      	lsls	r1, r3, #2
 8003c54:	440b      	add	r3, r1
 8003c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c64:	6879      	ldr	r1, [r7, #4]
 8003c66:	6809      	ldr	r1, [r1, #0]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	69da      	ldr	r2, [r3, #28]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6911      	ldr	r1, [r2, #16]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68d2      	ldr	r2, [r2, #12]
 8003c9e:	4311      	orrs	r1, r2
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6812      	ldr	r2, [r2, #0]
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695a      	ldr	r2, [r3, #20]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0201 	orr.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3710      	adds	r7, #16
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	000186a0 	.word	0x000186a0
 8003d00:	001e847f 	.word	0x001e847f
 8003d04:	003d08ff 	.word	0x003d08ff
 8003d08:	431bde83 	.word	0x431bde83
 8003d0c:	10624dd3 	.word	0x10624dd3

08003d10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	4608      	mov	r0, r1
 8003d1a:	4611      	mov	r1, r2
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4603      	mov	r3, r0
 8003d20:	817b      	strh	r3, [r7, #10]
 8003d22:	460b      	mov	r3, r1
 8003d24:	813b      	strh	r3, [r7, #8]
 8003d26:	4613      	mov	r3, r2
 8003d28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d2a:	f7ff f8a1 	bl	8002e70 <HAL_GetTick>
 8003d2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	f040 80d9 	bne.w	8003ef0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	2319      	movs	r3, #25
 8003d44:	2201      	movs	r2, #1
 8003d46:	496d      	ldr	r1, [pc, #436]	; (8003efc <HAL_I2C_Mem_Write+0x1ec>)
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f001 ff6f 	bl	8005c2c <I2C_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d54:	2302      	movs	r3, #2
 8003d56:	e0cc      	b.n	8003ef2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <HAL_I2C_Mem_Write+0x56>
 8003d62:	2302      	movs	r3, #2
 8003d64:	e0c5      	b.n	8003ef2 <HAL_I2C_Mem_Write+0x1e2>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d007      	beq.n	8003d8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2221      	movs	r2, #33	; 0x21
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2240      	movs	r2, #64	; 0x40
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6a3a      	ldr	r2, [r7, #32]
 8003db6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003dbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4a4d      	ldr	r2, [pc, #308]	; (8003f00 <HAL_I2C_Mem_Write+0x1f0>)
 8003dcc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dce:	88f8      	ldrh	r0, [r7, #6]
 8003dd0:	893a      	ldrh	r2, [r7, #8]
 8003dd2:	8979      	ldrh	r1, [r7, #10]
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	9301      	str	r3, [sp, #4]
 8003dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	4603      	mov	r3, r0
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f001 fde6 	bl	80059b0 <I2C_RequestMemoryWrite>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d052      	beq.n	8003e90 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e081      	b.n	8003ef2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f001 fff0 	bl	8005dd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00d      	beq.n	8003e1a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d107      	bne.n	8003e16 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e06b      	b.n	8003ef2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	781a      	ldrb	r2, [r3, #0]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695b      	ldr	r3, [r3, #20]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d11b      	bne.n	8003e90 <HAL_I2C_Mem_Write+0x180>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d017      	beq.n	8003e90 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e64:	781a      	ldrb	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1aa      	bne.n	8003dee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f001 ffdc 	bl	8005e5a <I2C_WaitOnBTFFlagUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00d      	beq.n	8003ec4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d107      	bne.n	8003ec0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ebe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e016      	b.n	8003ef2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003eec:	2300      	movs	r3, #0
 8003eee:	e000      	b.n	8003ef2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ef0:	2302      	movs	r3, #2
  }
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3718      	adds	r7, #24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	00100002 	.word	0x00100002
 8003f00:	ffff0000 	.word	0xffff0000

08003f04 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b087      	sub	sp, #28
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	4608      	mov	r0, r1
 8003f0e:	4611      	mov	r1, r2
 8003f10:	461a      	mov	r2, r3
 8003f12:	4603      	mov	r3, r0
 8003f14:	817b      	strh	r3, [r7, #10]
 8003f16:	460b      	mov	r3, r1
 8003f18:	813b      	strh	r3, [r7, #8]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	f040 808e 	bne.w	800404c <HAL_I2C_Mem_Write_IT+0x148>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003f30:	4b4a      	ldr	r3, [pc, #296]	; (800405c <HAL_I2C_Mem_Write_IT+0x158>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	08db      	lsrs	r3, r3, #3
 8003f36:	4a4a      	ldr	r2, [pc, #296]	; (8004060 <HAL_I2C_Mem_Write_IT+0x15c>)
 8003f38:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3c:	0a1a      	lsrs	r2, r3, #8
 8003f3e:	4613      	mov	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4413      	add	r3, r2
 8003f44:	009a      	lsls	r2, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d116      	bne.n	8003f84 <HAL_I2C_Mem_Write_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f70:	f043 0220 	orr.w	r2, r3, #32
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e064      	b.n	800404e <HAL_I2C_Mem_Write_IT+0x14a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d0db      	beq.n	8003f4a <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_I2C_Mem_Write_IT+0x9c>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e056      	b.n	800404e <HAL_I2C_Mem_Write_IT+0x14a>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d007      	beq.n	8003fc6 <HAL_I2C_Mem_Write_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fd4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2221      	movs	r2, #33	; 0x21
 8003fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2240      	movs	r2, #64	; 0x40
 8003fe2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6a3a      	ldr	r2, [r7, #32]
 8003ff0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ff6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4a17      	ldr	r2, [pc, #92]	; (8004064 <HAL_I2C_Mem_Write_IT+0x160>)
 8004006:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004008:	897a      	ldrh	r2, [r7, #10]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 800400e:	893a      	ldrh	r2, [r7, #8]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004014:	88fa      	ldrh	r2, [r7, #6]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800402e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004046:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <HAL_I2C_Mem_Write_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800404c:	2302      	movs	r3, #2
  }
}
 800404e:	4618      	mov	r0, r3
 8004050:	371c      	adds	r7, #28
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000000 	.word	0x20000000
 8004060:	14f8b589 	.word	0x14f8b589
 8004064:	ffff0000 	.word	0xffff0000

08004068 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004068:	b480      	push	{r7}
 800406a:	b087      	sub	sp, #28
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	4608      	mov	r0, r1
 8004072:	4611      	mov	r1, r2
 8004074:	461a      	mov	r2, r3
 8004076:	4603      	mov	r3, r0
 8004078:	817b      	strh	r3, [r7, #10]
 800407a:	460b      	mov	r3, r1
 800407c:	813b      	strh	r3, [r7, #8]
 800407e:	4613      	mov	r3, r2
 8004080:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b20      	cmp	r3, #32
 8004090:	f040 809a 	bne.w	80041c8 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004094:	4b50      	ldr	r3, [pc, #320]	; (80041d8 <HAL_I2C_Mem_Read_IT+0x170>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	08db      	lsrs	r3, r3, #3
 800409a:	4a50      	ldr	r2, [pc, #320]	; (80041dc <HAL_I2C_Mem_Read_IT+0x174>)
 800409c:	fba2 2303 	umull	r2, r3, r2, r3
 80040a0:	0a1a      	lsrs	r2, r3, #8
 80040a2:	4613      	mov	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	009a      	lsls	r2, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d116      	bne.n	80040e8 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	f043 0220 	orr.w	r2, r3, #32
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e070      	b.n	80041ca <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d0db      	beq.n	80040ae <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_I2C_Mem_Read_IT+0x9c>
 8004100:	2302      	movs	r3, #2
 8004102:	e062      	b.n	80041ca <HAL_I2C_Mem_Read_IT+0x162>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b01      	cmp	r3, #1
 8004118:	d007      	beq.n	800412a <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0201 	orr.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004138:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2222      	movs	r2, #34	; 0x22
 800413e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2240      	movs	r2, #64	; 0x40
 8004146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6a3a      	ldr	r2, [r7, #32]
 8004154:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800415a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004160:	b29a      	uxth	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4a1d      	ldr	r2, [pc, #116]	; (80041e0 <HAL_I2C_Mem_Read_IT+0x178>)
 800416a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800416c:	897a      	ldrh	r2, [r7, #10]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004172:	893a      	ldrh	r2, [r7, #8]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004178:	88fa      	ldrh	r2, [r7, #6]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004192:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041a2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d007      	beq.n	80041c4 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80041c2:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 80041c4:	2300      	movs	r3, #0
 80041c6:	e000      	b.n	80041ca <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 80041c8:	2302      	movs	r3, #2
  }
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	371c      	adds	r7, #28
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	20000000 	.word	0x20000000
 80041dc:	14f8b589 	.word	0x14f8b589
 80041e0:	ffff0000 	.word	0xffff0000

080041e4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b088      	sub	sp, #32
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80041ec:	2300      	movs	r3, #0
 80041ee:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041fc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004204:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800420e:	7bfb      	ldrb	r3, [r7, #15]
 8004210:	2b10      	cmp	r3, #16
 8004212:	d003      	beq.n	800421c <HAL_I2C_EV_IRQHandler+0x38>
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	2b40      	cmp	r3, #64	; 0x40
 8004218:	f040 80c1 	bne.w	800439e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10d      	bne.n	8004252 <HAL_I2C_EV_IRQHandler+0x6e>
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800423c:	d003      	beq.n	8004246 <HAL_I2C_EV_IRQHandler+0x62>
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004244:	d101      	bne.n	800424a <HAL_I2C_EV_IRQHandler+0x66>
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <HAL_I2C_EV_IRQHandler+0x68>
 800424a:	2300      	movs	r3, #0
 800424c:	2b01      	cmp	r3, #1
 800424e:	f000 8132 	beq.w	80044b6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d00c      	beq.n	8004276 <HAL_I2C_EV_IRQHandler+0x92>
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	0a5b      	lsrs	r3, r3, #9
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b00      	cmp	r3, #0
 8004266:	d006      	beq.n	8004276 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f001 fe98 	bl	8005f9e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fd83 	bl	8004d7a <I2C_Master_SB>
 8004274:	e092      	b.n	800439c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	08db      	lsrs	r3, r3, #3
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d009      	beq.n	8004296 <HAL_I2C_EV_IRQHandler+0xb2>
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	0a5b      	lsrs	r3, r3, #9
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 fdf9 	bl	8004e86 <I2C_Master_ADD10>
 8004294:	e082      	b.n	800439c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	085b      	lsrs	r3, r3, #1
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d009      	beq.n	80042b6 <HAL_I2C_EV_IRQHandler+0xd2>
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	0a5b      	lsrs	r3, r3, #9
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 fe13 	bl	8004eda <I2C_Master_ADDR>
 80042b4:	e072      	b.n	800439c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	089b      	lsrs	r3, r3, #2
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d03b      	beq.n	800433a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042d0:	f000 80f3 	beq.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	09db      	lsrs	r3, r3, #7
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00f      	beq.n	8004300 <HAL_I2C_EV_IRQHandler+0x11c>
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	0a9b      	lsrs	r3, r3, #10
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d009      	beq.n	8004300 <HAL_I2C_EV_IRQHandler+0x11c>
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	089b      	lsrs	r3, r3, #2
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d103      	bne.n	8004300 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 f9f3 	bl	80046e4 <I2C_MasterTransmit_TXE>
 80042fe:	e04d      	b.n	800439c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	089b      	lsrs	r3, r3, #2
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80d6 	beq.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	0a5b      	lsrs	r3, r3, #9
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	f000 80cf 	beq.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800431c:	7bbb      	ldrb	r3, [r7, #14]
 800431e:	2b21      	cmp	r3, #33	; 0x21
 8004320:	d103      	bne.n	800432a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fa7a 	bl	800481c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004328:	e0c7      	b.n	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800432a:	7bfb      	ldrb	r3, [r7, #15]
 800432c:	2b40      	cmp	r3, #64	; 0x40
 800432e:	f040 80c4 	bne.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 fae8 	bl	8004908 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004338:	e0bf      	b.n	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004344:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004348:	f000 80b7 	beq.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	099b      	lsrs	r3, r3, #6
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00f      	beq.n	8004378 <HAL_I2C_EV_IRQHandler+0x194>
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	0a9b      	lsrs	r3, r3, #10
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b00      	cmp	r3, #0
 8004362:	d009      	beq.n	8004378 <HAL_I2C_EV_IRQHandler+0x194>
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b00      	cmp	r3, #0
 800436e:	d103      	bne.n	8004378 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fb5d 	bl	8004a30 <I2C_MasterReceive_RXNE>
 8004376:	e011      	b.n	800439c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	089b      	lsrs	r3, r3, #2
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 809a 	beq.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	0a5b      	lsrs	r3, r3, #9
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 8093 	beq.w	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 fc06 	bl	8004ba6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800439a:	e08e      	b.n	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
 800439c:	e08d      	b.n	80044ba <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d004      	beq.n	80043b0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	61fb      	str	r3, [r7, #28]
 80043ae:	e007      	b.n	80043c0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	085b      	lsrs	r3, r3, #1
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d012      	beq.n	80043f2 <HAL_I2C_EV_IRQHandler+0x20e>
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	0a5b      	lsrs	r3, r3, #9
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00c      	beq.n	80043f2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80043e8:	69b9      	ldr	r1, [r7, #24]
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 ffc4 	bl	8005378 <I2C_Slave_ADDR>
 80043f0:	e066      	b.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	091b      	lsrs	r3, r3, #4
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d009      	beq.n	8004412 <HAL_I2C_EV_IRQHandler+0x22e>
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	0a5b      	lsrs	r3, r3, #9
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fffe 	bl	800540c <I2C_Slave_STOPF>
 8004410:	e056      	b.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004412:	7bbb      	ldrb	r3, [r7, #14]
 8004414:	2b21      	cmp	r3, #33	; 0x21
 8004416:	d002      	beq.n	800441e <HAL_I2C_EV_IRQHandler+0x23a>
 8004418:	7bbb      	ldrb	r3, [r7, #14]
 800441a:	2b29      	cmp	r3, #41	; 0x29
 800441c:	d125      	bne.n	800446a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	09db      	lsrs	r3, r3, #7
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00f      	beq.n	800444a <HAL_I2C_EV_IRQHandler+0x266>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	0a9b      	lsrs	r3, r3, #10
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d009      	beq.n	800444a <HAL_I2C_EV_IRQHandler+0x266>
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	089b      	lsrs	r3, r3, #2
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d103      	bne.n	800444a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 feda 	bl	80051fc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004448:	e039      	b.n	80044be <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	089b      	lsrs	r3, r3, #2
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d033      	beq.n	80044be <HAL_I2C_EV_IRQHandler+0x2da>
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	0a5b      	lsrs	r3, r3, #9
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d02d      	beq.n	80044be <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 ff07 	bl	8005276 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004468:	e029      	b.n	80044be <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	099b      	lsrs	r3, r3, #6
 800446e:	f003 0301 	and.w	r3, r3, #1
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00f      	beq.n	8004496 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	0a9b      	lsrs	r3, r3, #10
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d009      	beq.n	8004496 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	089b      	lsrs	r3, r3, #2
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d103      	bne.n	8004496 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 ff12 	bl	80052b8 <I2C_SlaveReceive_RXNE>
 8004494:	e014      	b.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	089b      	lsrs	r3, r3, #2
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00e      	beq.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	0a5b      	lsrs	r3, r3, #9
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d008      	beq.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 ff40 	bl	8005334 <I2C_SlaveReceive_BTF>
 80044b4:	e004      	b.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80044b6:	bf00      	nop
 80044b8:	e002      	b.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044ba:	bf00      	nop
 80044bc:	e000      	b.n	80044c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80044be:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80044c0:	3720      	adds	r7, #32
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b08a      	sub	sp, #40	; 0x28
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80044de:	2300      	movs	r3, #0
 80044e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044e8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80044ea:	6a3b      	ldr	r3, [r7, #32]
 80044ec:	0a1b      	lsrs	r3, r3, #8
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00e      	beq.n	8004514 <HAL_I2C_ER_IRQHandler+0x4e>
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	0a1b      	lsrs	r3, r3, #8
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	f043 0301 	orr.w	r3, r3, #1
 8004508:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004512:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	0a5b      	lsrs	r3, r3, #9
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00e      	beq.n	800453e <HAL_I2C_ER_IRQHandler+0x78>
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	0a1b      	lsrs	r3, r3, #8
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d008      	beq.n	800453e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452e:	f043 0302 	orr.w	r3, r3, #2
 8004532:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800453c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	0a9b      	lsrs	r3, r3, #10
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d03f      	beq.n	80045ca <HAL_I2C_ER_IRQHandler+0x104>
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	0a1b      	lsrs	r3, r3, #8
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d039      	beq.n	80045ca <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004556:	7efb      	ldrb	r3, [r7, #27]
 8004558:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800455e:	b29b      	uxth	r3, r3
 8004560:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004568:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004570:	7ebb      	ldrb	r3, [r7, #26]
 8004572:	2b20      	cmp	r3, #32
 8004574:	d112      	bne.n	800459c <HAL_I2C_ER_IRQHandler+0xd6>
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10f      	bne.n	800459c <HAL_I2C_ER_IRQHandler+0xd6>
 800457c:	7cfb      	ldrb	r3, [r7, #19]
 800457e:	2b21      	cmp	r3, #33	; 0x21
 8004580:	d008      	beq.n	8004594 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004582:	7cfb      	ldrb	r3, [r7, #19]
 8004584:	2b29      	cmp	r3, #41	; 0x29
 8004586:	d005      	beq.n	8004594 <HAL_I2C_ER_IRQHandler+0xce>
 8004588:	7cfb      	ldrb	r3, [r7, #19]
 800458a:	2b28      	cmp	r3, #40	; 0x28
 800458c:	d106      	bne.n	800459c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2b21      	cmp	r3, #33	; 0x21
 8004592:	d103      	bne.n	800459c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f001 f869 	bl	800566c <I2C_Slave_AF>
 800459a:	e016      	b.n	80045ca <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045a4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80045a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a8:	f043 0304 	orr.w	r3, r3, #4
 80045ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80045ae:	7efb      	ldrb	r3, [r7, #27]
 80045b0:	2b10      	cmp	r3, #16
 80045b2:	d002      	beq.n	80045ba <HAL_I2C_ER_IRQHandler+0xf4>
 80045b4:	7efb      	ldrb	r3, [r7, #27]
 80045b6:	2b40      	cmp	r3, #64	; 0x40
 80045b8:	d107      	bne.n	80045ca <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80045ca:	6a3b      	ldr	r3, [r7, #32]
 80045cc:	0adb      	lsrs	r3, r3, #11
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00e      	beq.n	80045f4 <HAL_I2C_ER_IRQHandler+0x12e>
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	0a1b      	lsrs	r3, r3, #8
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d008      	beq.n	80045f4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	f043 0308 	orr.w	r3, r3, #8
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80045f2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d008      	beq.n	800460c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f001 f8a0 	bl	800574c <I2C_ITError>
  }
}
 800460c:	bf00      	nop
 800460e:	3728      	adds	r7, #40	; 0x28
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	460b      	mov	r3, r1
 800466e:	70fb      	strb	r3, [r7, #3]
 8004670:	4613      	mov	r3, r2
 8004672:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046fa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004700:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004706:	2b00      	cmp	r3, #0
 8004708:	d150      	bne.n	80047ac <I2C_MasterTransmit_TXE+0xc8>
 800470a:	7bfb      	ldrb	r3, [r7, #15]
 800470c:	2b21      	cmp	r3, #33	; 0x21
 800470e:	d14d      	bne.n	80047ac <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2b08      	cmp	r3, #8
 8004714:	d01d      	beq.n	8004752 <I2C_MasterTransmit_TXE+0x6e>
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b20      	cmp	r3, #32
 800471a:	d01a      	beq.n	8004752 <I2C_MasterTransmit_TXE+0x6e>
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004722:	d016      	beq.n	8004752 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004732:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2211      	movs	r2, #17
 8004738:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2220      	movs	r2, #32
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ff62 	bl	8004614 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004750:	e060      	b.n	8004814 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004760:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004770:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2220      	movs	r2, #32
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b40      	cmp	r3, #64	; 0x40
 800478a:	d107      	bne.n	800479c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7ff ff7d 	bl	8004694 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800479a:	e03b      	b.n	8004814 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f7ff ff35 	bl	8004614 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047aa:	e033      	b.n	8004814 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	2b21      	cmp	r3, #33	; 0x21
 80047b0:	d005      	beq.n	80047be <I2C_MasterTransmit_TXE+0xda>
 80047b2:	7bbb      	ldrb	r3, [r7, #14]
 80047b4:	2b40      	cmp	r3, #64	; 0x40
 80047b6:	d12d      	bne.n	8004814 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b22      	cmp	r3, #34	; 0x22
 80047bc:	d12a      	bne.n	8004814 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d108      	bne.n	80047da <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80047d8:	e01c      	b.n	8004814 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	2b40      	cmp	r3, #64	; 0x40
 80047e4:	d103      	bne.n	80047ee <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f88e 	bl	8004908 <I2C_MemoryTransmit_TXE_BTF>
}
 80047ec:	e012      	b.n	8004814 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	781a      	ldrb	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004808:	b29b      	uxth	r3, r3
 800480a:	3b01      	subs	r3, #1
 800480c:	b29a      	uxth	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004812:	e7ff      	b.n	8004814 <I2C_MasterTransmit_TXE+0x130>
 8004814:	bf00      	nop
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004828:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b21      	cmp	r3, #33	; 0x21
 8004834:	d164      	bne.n	8004900 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800483a:	b29b      	uxth	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	d012      	beq.n	8004866 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004844:	781a      	ldrb	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	1c5a      	adds	r2, r3, #1
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800485a:	b29b      	uxth	r3, r3
 800485c:	3b01      	subs	r3, #1
 800485e:	b29a      	uxth	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004864:	e04c      	b.n	8004900 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2b08      	cmp	r3, #8
 800486a:	d01d      	beq.n	80048a8 <I2C_MasterTransmit_BTF+0x8c>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b20      	cmp	r3, #32
 8004870:	d01a      	beq.n	80048a8 <I2C_MasterTransmit_BTF+0x8c>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004878:	d016      	beq.n	80048a8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004888:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2211      	movs	r2, #17
 800488e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2220      	movs	r2, #32
 800489c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f7ff feb7 	bl	8004614 <HAL_I2C_MasterTxCpltCallback>
}
 80048a6:	e02b      	b.n	8004900 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048b6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048c6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2220      	movs	r2, #32
 80048d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b40      	cmp	r3, #64	; 0x40
 80048e0:	d107      	bne.n	80048f2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7ff fed2 	bl	8004694 <HAL_I2C_MemTxCpltCallback>
}
 80048f0:	e006      	b.n	8004900 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7ff fe8a 	bl	8004614 <HAL_I2C_MasterTxCpltCallback>
}
 8004900:	bf00      	nop
 8004902:	3710      	adds	r7, #16
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004916:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800491c:	2b00      	cmp	r3, #0
 800491e:	d11d      	bne.n	800495c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004924:	2b01      	cmp	r3, #1
 8004926:	d10b      	bne.n	8004940 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800492c:	b2da      	uxtb	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004938:	1c9a      	adds	r2, r3, #2
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800493e:	e073      	b.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004944:	b29b      	uxth	r3, r3
 8004946:	121b      	asrs	r3, r3, #8
 8004948:	b2da      	uxtb	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	651a      	str	r2, [r3, #80]	; 0x50
}
 800495a:	e065      	b.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004960:	2b01      	cmp	r3, #1
 8004962:	d10b      	bne.n	800497c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004968:	b2da      	uxtb	r2, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004974:	1c5a      	adds	r2, r3, #1
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	651a      	str	r2, [r3, #80]	; 0x50
}
 800497a:	e055      	b.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004980:	2b02      	cmp	r3, #2
 8004982:	d151      	bne.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004984:	7bfb      	ldrb	r3, [r7, #15]
 8004986:	2b22      	cmp	r3, #34	; 0x22
 8004988:	d10d      	bne.n	80049a6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004998:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800499e:	1c5a      	adds	r2, r3, #1
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80049a4:	e040      	b.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d015      	beq.n	80049dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80049b0:	7bfb      	ldrb	r3, [r7, #15]
 80049b2:	2b21      	cmp	r3, #33	; 0x21
 80049b4:	d112      	bne.n	80049dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	781a      	ldrb	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c6:	1c5a      	adds	r2, r3, #1
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80049da:	e025      	b.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d120      	bne.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80049e6:	7bfb      	ldrb	r3, [r7, #15]
 80049e8:	2b21      	cmp	r3, #33	; 0x21
 80049ea:	d11d      	bne.n	8004a28 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049fa:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a0a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2220      	movs	r2, #32
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7ff fe36 	bl	8004694 <HAL_I2C_MemTxCpltCallback>
}
 8004a28:	bf00      	nop
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b22      	cmp	r3, #34	; 0x22
 8004a42:	f040 80ac 	bne.w	8004b9e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2b03      	cmp	r3, #3
 8004a52:	d921      	bls.n	8004a98 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	691a      	ldr	r2, [r3, #16]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b03      	cmp	r3, #3
 8004a82:	f040 808c 	bne.w	8004b9e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a94:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004a96:	e082      	b.n	8004b9e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d075      	beq.n	8004b8c <I2C_MasterReceive_RXNE+0x15c>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d002      	beq.n	8004aac <I2C_MasterReceive_RXNE+0x7c>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d16f      	bne.n	8004b8c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f001 fa15 	bl	8005edc <I2C_WaitOnSTOPRequestThroughIT>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d142      	bne.n	8004b3e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ac6:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ad6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	691a      	ldr	r2, [r3, #16]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae2:	b2d2      	uxtb	r2, r2
 8004ae4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b40      	cmp	r3, #64	; 0x40
 8004b10:	d10a      	bne.n	8004b28 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f7ff fdc1 	bl	80046a8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b26:	e03a      	b.n	8004b9e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2212      	movs	r2, #18
 8004b34:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7ff fd76 	bl	8004628 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b3c:	e02f      	b.n	8004b9e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b4c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b58:	b2d2      	uxtb	r2, r2
 8004b5a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff fd99 	bl	80046bc <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b8a:	e008      	b.n	8004b9e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b9a:	605a      	str	r2, [r3, #4]
}
 8004b9c:	e7ff      	b.n	8004b9e <I2C_MasterReceive_RXNE+0x16e>
 8004b9e:	bf00      	nop
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b084      	sub	sp, #16
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	2b04      	cmp	r3, #4
 8004bbc:	d11b      	bne.n	8004bf6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bcc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	691a      	ldr	r2, [r3, #16]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be0:	1c5a      	adds	r2, r3, #1
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	3b01      	subs	r3, #1
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004bf4:	e0bd      	b.n	8004d72 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b03      	cmp	r3, #3
 8004bfe:	d129      	bne.n	8004c54 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d00a      	beq.n	8004c2c <I2C_MasterReceive_BTF+0x86>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d007      	beq.n	8004c2c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c2a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691a      	ldr	r2, [r3, #16]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	1c5a      	adds	r2, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004c52:	e08e      	b.n	8004d72 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d176      	bne.n	8004d4c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d002      	beq.n	8004c6a <I2C_MasterReceive_BTF+0xc4>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2b10      	cmp	r3, #16
 8004c68:	d108      	bne.n	8004c7c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	e019      	b.n	8004cb0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d002      	beq.n	8004c88 <I2C_MasterReceive_BTF+0xe2>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d108      	bne.n	8004c9a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	e00a      	b.n	8004cb0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	d007      	beq.n	8004cb0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cae:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691a      	ldr	r2, [r3, #16]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004d0a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b40      	cmp	r3, #64	; 0x40
 8004d1e:	d10a      	bne.n	8004d36 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7ff fcba 	bl	80046a8 <HAL_I2C_MemRxCpltCallback>
}
 8004d34:	e01d      	b.n	8004d72 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2212      	movs	r2, #18
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f7ff fc6f 	bl	8004628 <HAL_I2C_MasterRxCpltCallback>
}
 8004d4a:	e012      	b.n	8004d72 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004d72:	bf00      	nop
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b40      	cmp	r3, #64	; 0x40
 8004d8c:	d117      	bne.n	8004dbe <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d109      	bne.n	8004daa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004da6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004da8:	e067      	b.n	8004e7a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	f043 0301 	orr.w	r3, r3, #1
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	611a      	str	r2, [r3, #16]
}
 8004dbc:	e05d      	b.n	8004e7a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dc6:	d133      	bne.n	8004e30 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b21      	cmp	r3, #33	; 0x21
 8004dd2:	d109      	bne.n	8004de8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	461a      	mov	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004de4:	611a      	str	r2, [r3, #16]
 8004de6:	e008      	b.n	8004dfa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	f043 0301 	orr.w	r3, r3, #1
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d004      	beq.n	8004e0c <I2C_Master_SB+0x92>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d108      	bne.n	8004e1e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d032      	beq.n	8004e7a <I2C_Master_SB+0x100>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d02d      	beq.n	8004e7a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e2c:	605a      	str	r2, [r3, #4]
}
 8004e2e:	e024      	b.n	8004e7a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10e      	bne.n	8004e56 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	11db      	asrs	r3, r3, #7
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	f003 0306 	and.w	r3, r3, #6
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	f063 030f 	orn	r3, r3, #15
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	611a      	str	r2, [r3, #16]
}
 8004e54:	e011      	b.n	8004e7a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d10d      	bne.n	8004e7a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	11db      	asrs	r3, r3, #7
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	f003 0306 	and.w	r3, r3, #6
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	f063 030e 	orn	r3, r3, #14
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	611a      	str	r2, [r3, #16]
}
 8004e7a:	bf00      	nop
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e92:	b2da      	uxtb	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d004      	beq.n	8004eac <I2C_Master_ADD10+0x26>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d108      	bne.n	8004ebe <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00c      	beq.n	8004ece <I2C_Master_ADD10+0x48>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d007      	beq.n	8004ece <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ecc:	605a      	str	r2, [r3, #4]
  }
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b091      	sub	sp, #68	; 0x44
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ee8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b22      	cmp	r3, #34	; 0x22
 8004f02:	f040 8169 	bne.w	80051d8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10f      	bne.n	8004f2e <I2C_Master_ADDR+0x54>
 8004f0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004f12:	2b40      	cmp	r3, #64	; 0x40
 8004f14:	d10b      	bne.n	8004f2e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f16:	2300      	movs	r3, #0
 8004f18:	633b      	str	r3, [r7, #48]	; 0x30
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	633b      	str	r3, [r7, #48]	; 0x30
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	633b      	str	r3, [r7, #48]	; 0x30
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2c:	e160      	b.n	80051f0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d11d      	bne.n	8004f72 <I2C_Master_ADDR+0x98>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004f3e:	d118      	bne.n	8004f72 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f40:	2300      	movs	r3, #0
 8004f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f64:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f6a:	1c5a      	adds	r2, r3, #1
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	651a      	str	r2, [r3, #80]	; 0x50
 8004f70:	e13e      	b.n	80051f0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d113      	bne.n	8004fa4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f90:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	e115      	b.n	80051d0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	f040 808a 	bne.w	80050c4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004fb6:	d137      	bne.n	8005028 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fd6:	d113      	bne.n	8005000 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fe6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe8:	2300      	movs	r3, #0
 8004fea:	627b      	str	r3, [r7, #36]	; 0x24
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	627b      	str	r3, [r7, #36]	; 0x24
 8004ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffe:	e0e7      	b.n	80051d0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005000:	2300      	movs	r3, #0
 8005002:	623b      	str	r3, [r7, #32]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	623b      	str	r3, [r7, #32]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	623b      	str	r3, [r7, #32]
 8005014:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	e0d3      	b.n	80051d0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502a:	2b08      	cmp	r3, #8
 800502c:	d02e      	beq.n	800508c <I2C_Master_ADDR+0x1b2>
 800502e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005030:	2b20      	cmp	r3, #32
 8005032:	d02b      	beq.n	800508c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005036:	2b12      	cmp	r3, #18
 8005038:	d102      	bne.n	8005040 <I2C_Master_ADDR+0x166>
 800503a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800503c:	2b01      	cmp	r3, #1
 800503e:	d125      	bne.n	800508c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005042:	2b04      	cmp	r3, #4
 8005044:	d00e      	beq.n	8005064 <I2C_Master_ADDR+0x18a>
 8005046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005048:	2b02      	cmp	r3, #2
 800504a:	d00b      	beq.n	8005064 <I2C_Master_ADDR+0x18a>
 800504c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800504e:	2b10      	cmp	r3, #16
 8005050:	d008      	beq.n	8005064 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	e007      	b.n	8005074 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005072:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005074:	2300      	movs	r3, #0
 8005076:	61fb      	str	r3, [r7, #28]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	61fb      	str	r3, [r7, #28]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	61fb      	str	r3, [r7, #28]
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	e0a1      	b.n	80051d0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800509a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800509c:	2300      	movs	r3, #0
 800509e:	61bb      	str	r3, [r7, #24]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	61bb      	str	r3, [r7, #24]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	61bb      	str	r3, [r7, #24]
 80050b0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	e085      	b.n	80051d0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d14d      	bne.n	800516a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80050ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d016      	beq.n	8005102 <I2C_Master_ADDR+0x228>
 80050d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d6:	2b02      	cmp	r3, #2
 80050d8:	d013      	beq.n	8005102 <I2C_Master_ADDR+0x228>
 80050da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050dc:	2b10      	cmp	r3, #16
 80050de:	d010      	beq.n	8005102 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ee:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	e007      	b.n	8005112 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005110:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800511c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005120:	d117      	bne.n	8005152 <I2C_Master_ADDR+0x278>
 8005122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005124:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005128:	d00b      	beq.n	8005142 <I2C_Master_ADDR+0x268>
 800512a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800512c:	2b01      	cmp	r3, #1
 800512e:	d008      	beq.n	8005142 <I2C_Master_ADDR+0x268>
 8005130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005132:	2b08      	cmp	r3, #8
 8005134:	d005      	beq.n	8005142 <I2C_Master_ADDR+0x268>
 8005136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005138:	2b10      	cmp	r3, #16
 800513a:	d002      	beq.n	8005142 <I2C_Master_ADDR+0x268>
 800513c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513e:	2b20      	cmp	r3, #32
 8005140:	d107      	bne.n	8005152 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005150:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005152:	2300      	movs	r3, #0
 8005154:	617b      	str	r3, [r7, #20]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	617b      	str	r3, [r7, #20]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	617b      	str	r3, [r7, #20]
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	e032      	b.n	80051d0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005178:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005184:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005188:	d117      	bne.n	80051ba <I2C_Master_ADDR+0x2e0>
 800518a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005190:	d00b      	beq.n	80051aa <I2C_Master_ADDR+0x2d0>
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	2b01      	cmp	r3, #1
 8005196:	d008      	beq.n	80051aa <I2C_Master_ADDR+0x2d0>
 8005198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800519a:	2b08      	cmp	r3, #8
 800519c:	d005      	beq.n	80051aa <I2C_Master_ADDR+0x2d0>
 800519e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a0:	2b10      	cmp	r3, #16
 80051a2:	d002      	beq.n	80051aa <I2C_Master_ADDR+0x2d0>
 80051a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a6:	2b20      	cmp	r3, #32
 80051a8:	d107      	bne.n	80051ba <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ba:	2300      	movs	r3, #0
 80051bc:	613b      	str	r3, [r7, #16]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	613b      	str	r3, [r7, #16]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	613b      	str	r3, [r7, #16]
 80051ce:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80051d6:	e00b      	b.n	80051f0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	60fb      	str	r3, [r7, #12]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	68fb      	ldr	r3, [r7, #12]
}
 80051ee:	e7ff      	b.n	80051f0 <I2C_Master_ADDR+0x316>
 80051f0:	bf00      	nop
 80051f2:	3744      	adds	r7, #68	; 0x44
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005210:	b29b      	uxth	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d02b      	beq.n	800526e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521a:	781a      	ldrb	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005230:	b29b      	uxth	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d114      	bne.n	800526e <I2C_SlaveTransmit_TXE+0x72>
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	2b29      	cmp	r3, #41	; 0x29
 8005248:	d111      	bne.n	800526e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005258:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2221      	movs	r2, #33	; 0x21
 800525e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2228      	movs	r2, #40	; 0x28
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7ff f9e7 	bl	800463c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005276:	b480      	push	{r7}
 8005278:	b083      	sub	sp, #12
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005282:	b29b      	uxth	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	d011      	beq.n	80052ac <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528c:	781a      	ldrb	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005298:	1c5a      	adds	r2, r3, #1
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	3b01      	subs	r3, #1
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d02c      	beq.n	800532c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	b2d2      	uxtb	r2, r2
 80052de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d114      	bne.n	800532c <I2C_SlaveReceive_RXNE+0x74>
 8005302:	7bfb      	ldrb	r3, [r7, #15]
 8005304:	2b2a      	cmp	r3, #42	; 0x2a
 8005306:	d111      	bne.n	800532c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005316:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2222      	movs	r2, #34	; 0x22
 800531c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2228      	movs	r2, #40	; 0x28
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff f992 	bl	8004650 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005340:	b29b      	uxth	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d012      	beq.n	800536c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005350:	b2d2      	uxtb	r2, r2
 8005352:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005358:	1c5a      	adds	r2, r3, #1
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005362:	b29b      	uxth	r3, r3
 8005364:	3b01      	subs	r3, #1
 8005366:	b29a      	uxth	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005382:	2300      	movs	r3, #0
 8005384:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005392:	2b28      	cmp	r3, #40	; 0x28
 8005394:	d127      	bne.n	80053e6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053a4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	089b      	lsrs	r3, r3, #2
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80053b2:	2301      	movs	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	09db      	lsrs	r3, r3, #7
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d103      	bne.n	80053ca <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	81bb      	strh	r3, [r7, #12]
 80053c8:	e002      	b.n	80053d0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80053d8:	89ba      	ldrh	r2, [r7, #12]
 80053da:	7bfb      	ldrb	r3, [r7, #15]
 80053dc:	4619      	mov	r1, r3
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff f940 	bl	8004664 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80053e4:	e00e      	b.n	8005404 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053e6:	2300      	movs	r3, #0
 80053e8:	60bb      	str	r3, [r7, #8]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	60bb      	str	r3, [r7, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	60bb      	str	r3, [r7, #8]
 80053fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005404:	bf00      	nop
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800541a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800542a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	60bb      	str	r3, [r7, #8]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0201 	orr.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005458:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005464:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005468:	d172      	bne.n	8005550 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800546a:	7bfb      	ldrb	r3, [r7, #15]
 800546c:	2b22      	cmp	r3, #34	; 0x22
 800546e:	d002      	beq.n	8005476 <I2C_Slave_STOPF+0x6a>
 8005470:	7bfb      	ldrb	r3, [r7, #15]
 8005472:	2b2a      	cmp	r3, #42	; 0x2a
 8005474:	d135      	bne.n	80054e2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	b29a      	uxth	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d005      	beq.n	800549a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005492:	f043 0204 	orr.w	r2, r3, #4
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fe f923 	bl	80036fa <HAL_DMA_GetState>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d049      	beq.n	800554e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054be:	4a69      	ldr	r2, [pc, #420]	; (8005664 <I2C_Slave_STOPF+0x258>)
 80054c0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fe f8f5 	bl	80036b6 <HAL_DMA_Abort_IT>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d03d      	beq.n	800554e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054dc:	4610      	mov	r0, r2
 80054de:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054e0:	e035      	b.n	800554e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d005      	beq.n	8005506 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f043 0204 	orr.w	r2, r3, #4
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005514:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800551a:	4618      	mov	r0, r3
 800551c:	f7fe f8ed 	bl	80036fa <HAL_DMA_GetState>
 8005520:	4603      	mov	r3, r0
 8005522:	2b01      	cmp	r3, #1
 8005524:	d014      	beq.n	8005550 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800552a:	4a4e      	ldr	r2, [pc, #312]	; (8005664 <I2C_Slave_STOPF+0x258>)
 800552c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe f8bf 	bl	80036b6 <HAL_DMA_Abort_IT>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d008      	beq.n	8005550 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005548:	4610      	mov	r0, r2
 800554a:	4798      	blx	r3
 800554c:	e000      	b.n	8005550 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800554e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005554:	b29b      	uxth	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d03e      	beq.n	80055d8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b04      	cmp	r3, #4
 8005566:	d112      	bne.n	800558e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	1c5a      	adds	r2, r3, #1
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005584:	b29b      	uxth	r3, r3
 8005586:	3b01      	subs	r3, #1
 8005588:	b29a      	uxth	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005598:	2b40      	cmp	r3, #64	; 0x40
 800559a:	d112      	bne.n	80055c2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691a      	ldr	r2, [r3, #16]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d005      	beq.n	80055d8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d0:	f043 0204 	orr.w	r2, r3, #4
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d003      	beq.n	80055e8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 f8b3 	bl	800574c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80055e6:	e039      	b.n	800565c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	2b2a      	cmp	r3, #42	; 0x2a
 80055ec:	d109      	bne.n	8005602 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2228      	movs	r2, #40	; 0x28
 80055f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f7ff f827 	bl	8004650 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b28      	cmp	r3, #40	; 0x28
 800560c:	d111      	bne.n	8005632 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a15      	ldr	r2, [pc, #84]	; (8005668 <I2C_Slave_STOPF+0x25c>)
 8005612:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2220      	movs	r2, #32
 800561e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7ff f828 	bl	8004680 <HAL_I2C_ListenCpltCallback>
}
 8005630:	e014      	b.n	800565c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005636:	2b22      	cmp	r3, #34	; 0x22
 8005638:	d002      	beq.n	8005640 <I2C_Slave_STOPF+0x234>
 800563a:	7bfb      	ldrb	r3, [r7, #15]
 800563c:	2b22      	cmp	r3, #34	; 0x22
 800563e:	d10d      	bne.n	800565c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2220      	movs	r2, #32
 800564a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7fe fffa 	bl	8004650 <HAL_I2C_SlaveRxCpltCallback>
}
 800565c:	bf00      	nop
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	08005add 	.word	0x08005add
 8005668:	ffff0000 	.word	0xffff0000

0800566c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800567a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005680:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2b08      	cmp	r3, #8
 8005686:	d002      	beq.n	800568e <I2C_Slave_AF+0x22>
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2b20      	cmp	r3, #32
 800568c:	d129      	bne.n	80056e2 <I2C_Slave_AF+0x76>
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	2b28      	cmp	r3, #40	; 0x28
 8005692:	d126      	bne.n	80056e2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a2c      	ldr	r2, [pc, #176]	; (8005748 <I2C_Slave_AF+0xdc>)
 8005698:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056a8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80056b2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056c2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2220      	movs	r2, #32
 80056ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fe ffd0 	bl	8004680 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80056e0:	e02e      	b.n	8005740 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
 80056e4:	2b21      	cmp	r3, #33	; 0x21
 80056e6:	d126      	bne.n	8005736 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a17      	ldr	r2, [pc, #92]	; (8005748 <I2C_Slave_AF+0xdc>)
 80056ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2221      	movs	r2, #33	; 0x21
 80056f2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005712:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800571c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800572c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7fe ff84 	bl	800463c <HAL_I2C_SlaveTxCpltCallback>
}
 8005734:	e004      	b.n	8005740 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800573e:	615a      	str	r2, [r3, #20]
}
 8005740:	bf00      	nop
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	ffff0000 	.word	0xffff0000

0800574c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800575a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005762:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005764:	7bbb      	ldrb	r3, [r7, #14]
 8005766:	2b10      	cmp	r3, #16
 8005768:	d002      	beq.n	8005770 <I2C_ITError+0x24>
 800576a:	7bbb      	ldrb	r3, [r7, #14]
 800576c:	2b40      	cmp	r3, #64	; 0x40
 800576e:	d10a      	bne.n	8005786 <I2C_ITError+0x3a>
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	2b22      	cmp	r3, #34	; 0x22
 8005774:	d107      	bne.n	8005786 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005784:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005786:	7bfb      	ldrb	r3, [r7, #15]
 8005788:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800578c:	2b28      	cmp	r3, #40	; 0x28
 800578e:	d107      	bne.n	80057a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2228      	movs	r2, #40	; 0x28
 800579a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800579e:	e015      	b.n	80057cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057ae:	d00a      	beq.n	80057c6 <I2C_ITError+0x7a>
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	2b60      	cmp	r3, #96	; 0x60
 80057b4:	d007      	beq.n	80057c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057da:	d162      	bne.n	80058a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d020      	beq.n	800583c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057fe:	4a6a      	ldr	r2, [pc, #424]	; (80059a8 <I2C_ITError+0x25c>)
 8005800:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005806:	4618      	mov	r0, r3
 8005808:	f7fd ff55 	bl	80036b6 <HAL_DMA_Abort_IT>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	f000 8089 	beq.w	8005926 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0201 	bic.w	r2, r2, #1
 8005822:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005836:	4610      	mov	r0, r2
 8005838:	4798      	blx	r3
 800583a:	e074      	b.n	8005926 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005840:	4a59      	ldr	r2, [pc, #356]	; (80059a8 <I2C_ITError+0x25c>)
 8005842:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005848:	4618      	mov	r0, r3
 800584a:	f7fd ff34 	bl	80036b6 <HAL_DMA_Abort_IT>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d068      	beq.n	8005926 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800585e:	2b40      	cmp	r3, #64	; 0x40
 8005860:	d10b      	bne.n	800587a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	691a      	ldr	r2, [r3, #16]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005874:	1c5a      	adds	r2, r3, #1
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f022 0201 	bic.w	r2, r2, #1
 8005888:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2220      	movs	r2, #32
 800588e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800589c:	4610      	mov	r0, r2
 800589e:	4798      	blx	r3
 80058a0:	e041      	b.n	8005926 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b60      	cmp	r3, #96	; 0x60
 80058ac:	d125      	bne.n	80058fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2220      	movs	r2, #32
 80058b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c6:	2b40      	cmp	r3, #64	; 0x40
 80058c8:	d10b      	bne.n	80058e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	691a      	ldr	r2, [r3, #16]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	b2d2      	uxtb	r2, r2
 80058d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058dc:	1c5a      	adds	r2, r3, #1
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0201 	bic.w	r2, r2, #1
 80058f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7fe feec 	bl	80046d0 <HAL_I2C_AbortCpltCallback>
 80058f8:	e015      	b.n	8005926 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005904:	2b40      	cmp	r3, #64	; 0x40
 8005906:	d10b      	bne.n	8005920 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	691a      	ldr	r2, [r3, #16]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005912:	b2d2      	uxtb	r2, r2
 8005914:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	1c5a      	adds	r2, r3, #1
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7fe fecb 	bl	80046bc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10e      	bne.n	8005954 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800593c:	2b00      	cmp	r3, #0
 800593e:	d109      	bne.n	8005954 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005946:	2b00      	cmp	r3, #0
 8005948:	d104      	bne.n	8005954 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005950:	2b00      	cmp	r3, #0
 8005952:	d007      	beq.n	8005964 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	685a      	ldr	r2, [r3, #4]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005962:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800596a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	2b04      	cmp	r3, #4
 8005976:	d113      	bne.n	80059a0 <I2C_ITError+0x254>
 8005978:	7bfb      	ldrb	r3, [r7, #15]
 800597a:	2b28      	cmp	r3, #40	; 0x28
 800597c:	d110      	bne.n	80059a0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a0a      	ldr	r2, [pc, #40]	; (80059ac <I2C_ITError+0x260>)
 8005982:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2220      	movs	r2, #32
 800598e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7fe fe70 	bl	8004680 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80059a0:	bf00      	nop
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	08005add 	.word	0x08005add
 80059ac:	ffff0000 	.word	0xffff0000

080059b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b088      	sub	sp, #32
 80059b4:	af02      	add	r7, sp, #8
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	4608      	mov	r0, r1
 80059ba:	4611      	mov	r1, r2
 80059bc:	461a      	mov	r2, r3
 80059be:	4603      	mov	r3, r0
 80059c0:	817b      	strh	r3, [r7, #10]
 80059c2:	460b      	mov	r3, r1
 80059c4:	813b      	strh	r3, [r7, #8]
 80059c6:	4613      	mov	r3, r2
 80059c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059e6:	68f8      	ldr	r0, [r7, #12]
 80059e8:	f000 f920 	bl	8005c2c <I2C_WaitOnFlagUntilTimeout>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00d      	beq.n	8005a0e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a00:	d103      	bne.n	8005a0a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a08:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e05f      	b.n	8005ace <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a0e:	897b      	ldrh	r3, [r7, #10]
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	461a      	mov	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	6a3a      	ldr	r2, [r7, #32]
 8005a22:	492d      	ldr	r1, [pc, #180]	; (8005ad8 <I2C_RequestMemoryWrite+0x128>)
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 f958 	bl	8005cda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e04c      	b.n	8005ace <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a34:	2300      	movs	r3, #0
 8005a36:	617b      	str	r3, [r7, #20]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	617b      	str	r3, [r7, #20]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a4c:	6a39      	ldr	r1, [r7, #32]
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 f9c2 	bl	8005dd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00d      	beq.n	8005a76 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	2b04      	cmp	r3, #4
 8005a60:	d107      	bne.n	8005a72 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e02b      	b.n	8005ace <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a76:	88fb      	ldrh	r3, [r7, #6]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d105      	bne.n	8005a88 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005a7c:	893b      	ldrh	r3, [r7, #8]
 8005a7e:	b2da      	uxtb	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	611a      	str	r2, [r3, #16]
 8005a86:	e021      	b.n	8005acc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005a88:	893b      	ldrh	r3, [r7, #8]
 8005a8a:	0a1b      	lsrs	r3, r3, #8
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a98:	6a39      	ldr	r1, [r7, #32]
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f000 f99c 	bl	8005dd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00d      	beq.n	8005ac2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d107      	bne.n	8005abe <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005abc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e005      	b.n	8005ace <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ac2:	893b      	ldrh	r3, [r7, #8]
 8005ac4:	b2da      	uxtb	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	00010002 	.word	0x00010002

08005adc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aec:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005af4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005af6:	4b4b      	ldr	r3, [pc, #300]	; (8005c24 <I2C_DMAAbort+0x148>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	08db      	lsrs	r3, r3, #3
 8005afc:	4a4a      	ldr	r2, [pc, #296]	; (8005c28 <I2C_DMAAbort+0x14c>)
 8005afe:	fba2 2303 	umull	r2, r3, r2, r3
 8005b02:	0a1a      	lsrs	r2, r3, #8
 8005b04:	4613      	mov	r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	4413      	add	r3, r2
 8005b0a:	00da      	lsls	r2, r3, #3
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d106      	bne.n	8005b24 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1a:	f043 0220 	orr.w	r2, r3, #32
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005b22:	e00a      	b.n	8005b3a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	3b01      	subs	r3, #1
 8005b28:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b38:	d0ea      	beq.n	8005b10 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b46:	2200      	movs	r2, #0
 8005b48:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b56:	2200      	movs	r2, #0
 8005b58:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b68:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f022 0201 	bic.w	r2, r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b60      	cmp	r3, #96	; 0x60
 8005baa:	d10e      	bne.n	8005bca <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005bc2:	6978      	ldr	r0, [r7, #20]
 8005bc4:	f7fe fd84 	bl	80046d0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005bc8:	e027      	b.n	8005c1a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005bca:	7cfb      	ldrb	r3, [r7, #19]
 8005bcc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005bd0:	2b28      	cmp	r3, #40	; 0x28
 8005bd2:	d117      	bne.n	8005c04 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0201 	orr.w	r2, r2, #1
 8005be2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bf2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2228      	movs	r2, #40	; 0x28
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005c02:	e007      	b.n	8005c14 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005c14:	6978      	ldr	r0, [r7, #20]
 8005c16:	f7fe fd51 	bl	80046bc <HAL_I2C_ErrorCallback>
}
 8005c1a:	bf00      	nop
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000000 	.word	0x20000000
 8005c28:	14f8b589 	.word	0x14f8b589

08005c2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	603b      	str	r3, [r7, #0]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c3c:	e025      	b.n	8005c8a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c44:	d021      	beq.n	8005c8a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c46:	f7fd f913 	bl	8002e70 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d302      	bcc.n	8005c5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d116      	bne.n	8005c8a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	f043 0220 	orr.w	r2, r3, #32
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e023      	b.n	8005cd2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	0c1b      	lsrs	r3, r3, #16
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d10d      	bne.n	8005cb0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	43da      	mvns	r2, r3
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	bf0c      	ite	eq
 8005ca6:	2301      	moveq	r3, #1
 8005ca8:	2300      	movne	r3, #0
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	461a      	mov	r2, r3
 8005cae:	e00c      	b.n	8005cca <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	43da      	mvns	r2, r3
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	4013      	ands	r3, r2
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	bf0c      	ite	eq
 8005cc2:	2301      	moveq	r3, #1
 8005cc4:	2300      	movne	r3, #0
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	461a      	mov	r2, r3
 8005cca:	79fb      	ldrb	r3, [r7, #7]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d0b6      	beq.n	8005c3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b084      	sub	sp, #16
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	60f8      	str	r0, [r7, #12]
 8005ce2:	60b9      	str	r1, [r7, #8]
 8005ce4:	607a      	str	r2, [r7, #4]
 8005ce6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ce8:	e051      	b.n	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cf8:	d123      	bne.n	8005d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d08:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2e:	f043 0204 	orr.w	r2, r3, #4
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e046      	b.n	8005dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d48:	d021      	beq.n	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d4a:	f7fd f891 	bl	8002e70 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d302      	bcc.n	8005d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d116      	bne.n	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7a:	f043 0220 	orr.w	r2, r3, #32
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e020      	b.n	8005dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	0c1b      	lsrs	r3, r3, #16
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d10c      	bne.n	8005db2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	43da      	mvns	r2, r3
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4013      	ands	r3, r2
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	bf14      	ite	ne
 8005daa:	2301      	movne	r3, #1
 8005dac:	2300      	moveq	r3, #0
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	e00b      	b.n	8005dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	43da      	mvns	r2, r3
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	bf14      	ite	ne
 8005dc4:	2301      	movne	r3, #1
 8005dc6:	2300      	moveq	r3, #0
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d18d      	bne.n	8005cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005de4:	e02d      	b.n	8005e42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 f8aa 	bl	8005f40 <I2C_IsAcknowledgeFailed>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e02d      	b.n	8005e52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfc:	d021      	beq.n	8005e42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dfe:	f7fd f837 	bl	8002e70 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	68ba      	ldr	r2, [r7, #8]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d302      	bcc.n	8005e14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d116      	bne.n	8005e42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2e:	f043 0220 	orr.w	r2, r3, #32
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e007      	b.n	8005e52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	695b      	ldr	r3, [r3, #20]
 8005e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4c:	2b80      	cmp	r3, #128	; 0x80
 8005e4e:	d1ca      	bne.n	8005de6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b084      	sub	sp, #16
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	60f8      	str	r0, [r7, #12]
 8005e62:	60b9      	str	r1, [r7, #8]
 8005e64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005e66:	e02d      	b.n	8005ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 f869 	bl	8005f40 <I2C_IsAcknowledgeFailed>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e02d      	b.n	8005ed4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e7e:	d021      	beq.n	8005ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e80:	f7fc fff6 	bl	8002e70 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d302      	bcc.n	8005e96 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d116      	bne.n	8005ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	f043 0220 	orr.w	r2, r3, #32
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e007      	b.n	8005ed4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	f003 0304 	and.w	r3, r3, #4
 8005ece:	2b04      	cmp	r3, #4
 8005ed0:	d1ca      	bne.n	8005e68 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ee8:	4b13      	ldr	r3, [pc, #76]	; (8005f38 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	08db      	lsrs	r3, r3, #3
 8005eee:	4a13      	ldr	r2, [pc, #76]	; (8005f3c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef4:	0a1a      	lsrs	r2, r3, #8
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	4413      	add	r3, r2
 8005efc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d107      	bne.n	8005f1a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f0e:	f043 0220 	orr.w	r2, r3, #32
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e008      	b.n	8005f2c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f28:	d0e9      	beq.n	8005efe <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3714      	adds	r7, #20
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr
 8005f38:	20000000 	.word	0x20000000
 8005f3c:	14f8b589 	.word	0x14f8b589

08005f40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f56:	d11b      	bne.n	8005f90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7c:	f043 0204 	orr.w	r2, r3, #4
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e000      	b.n	8005f92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005faa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005fae:	d103      	bne.n	8005fb8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005fb6:	e007      	b.n	8005fc8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005fc0:	d102      	bne.n	8005fc8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2208      	movs	r2, #8
 8005fc6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e267      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d075      	beq.n	80060de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ff2:	4b88      	ldr	r3, [pc, #544]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 030c 	and.w	r3, r3, #12
 8005ffa:	2b04      	cmp	r3, #4
 8005ffc:	d00c      	beq.n	8006018 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ffe:	4b85      	ldr	r3, [pc, #532]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006006:	2b08      	cmp	r3, #8
 8006008:	d112      	bne.n	8006030 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800600a:	4b82      	ldr	r3, [pc, #520]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006012:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006016:	d10b      	bne.n	8006030 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006018:	4b7e      	ldr	r3, [pc, #504]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d05b      	beq.n	80060dc <HAL_RCC_OscConfig+0x108>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d157      	bne.n	80060dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e242      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006038:	d106      	bne.n	8006048 <HAL_RCC_OscConfig+0x74>
 800603a:	4b76      	ldr	r3, [pc, #472]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a75      	ldr	r2, [pc, #468]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006044:	6013      	str	r3, [r2, #0]
 8006046:	e01d      	b.n	8006084 <HAL_RCC_OscConfig+0xb0>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006050:	d10c      	bne.n	800606c <HAL_RCC_OscConfig+0x98>
 8006052:	4b70      	ldr	r3, [pc, #448]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a6f      	ldr	r2, [pc, #444]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006058:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	4b6d      	ldr	r3, [pc, #436]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a6c      	ldr	r2, [pc, #432]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006068:	6013      	str	r3, [r2, #0]
 800606a:	e00b      	b.n	8006084 <HAL_RCC_OscConfig+0xb0>
 800606c:	4b69      	ldr	r3, [pc, #420]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a68      	ldr	r2, [pc, #416]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006076:	6013      	str	r3, [r2, #0]
 8006078:	4b66      	ldr	r3, [pc, #408]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a65      	ldr	r2, [pc, #404]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 800607e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d013      	beq.n	80060b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800608c:	f7fc fef0 	bl	8002e70 <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006094:	f7fc feec 	bl	8002e70 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b64      	cmp	r3, #100	; 0x64
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e207      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060a6:	4b5b      	ldr	r3, [pc, #364]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <HAL_RCC_OscConfig+0xc0>
 80060b2:	e014      	b.n	80060de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060b4:	f7fc fedc 	bl	8002e70 <HAL_GetTick>
 80060b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060ba:	e008      	b.n	80060ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060bc:	f7fc fed8 	bl	8002e70 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b64      	cmp	r3, #100	; 0x64
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e1f3      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060ce:	4b51      	ldr	r3, [pc, #324]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1f0      	bne.n	80060bc <HAL_RCC_OscConfig+0xe8>
 80060da:	e000      	b.n	80060de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d063      	beq.n	80061b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80060ea:	4b4a      	ldr	r3, [pc, #296]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 030c 	and.w	r3, r3, #12
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00b      	beq.n	800610e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060f6:	4b47      	ldr	r3, [pc, #284]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80060fe:	2b08      	cmp	r3, #8
 8006100:	d11c      	bne.n	800613c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006102:	4b44      	ldr	r3, [pc, #272]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d116      	bne.n	800613c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800610e:	4b41      	ldr	r3, [pc, #260]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b00      	cmp	r3, #0
 8006118:	d005      	beq.n	8006126 <HAL_RCC_OscConfig+0x152>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d001      	beq.n	8006126 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e1c7      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006126:	4b3b      	ldr	r3, [pc, #236]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	00db      	lsls	r3, r3, #3
 8006134:	4937      	ldr	r1, [pc, #220]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006136:	4313      	orrs	r3, r2
 8006138:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800613a:	e03a      	b.n	80061b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d020      	beq.n	8006186 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006144:	4b34      	ldr	r3, [pc, #208]	; (8006218 <HAL_RCC_OscConfig+0x244>)
 8006146:	2201      	movs	r2, #1
 8006148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800614a:	f7fc fe91 	bl	8002e70 <HAL_GetTick>
 800614e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006150:	e008      	b.n	8006164 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006152:	f7fc fe8d 	bl	8002e70 <HAL_GetTick>
 8006156:	4602      	mov	r2, r0
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	2b02      	cmp	r3, #2
 800615e:	d901      	bls.n	8006164 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006160:	2303      	movs	r3, #3
 8006162:	e1a8      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006164:	4b2b      	ldr	r3, [pc, #172]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d0f0      	beq.n	8006152 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006170:	4b28      	ldr	r3, [pc, #160]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	00db      	lsls	r3, r3, #3
 800617e:	4925      	ldr	r1, [pc, #148]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 8006180:	4313      	orrs	r3, r2
 8006182:	600b      	str	r3, [r1, #0]
 8006184:	e015      	b.n	80061b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006186:	4b24      	ldr	r3, [pc, #144]	; (8006218 <HAL_RCC_OscConfig+0x244>)
 8006188:	2200      	movs	r2, #0
 800618a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618c:	f7fc fe70 	bl	8002e70 <HAL_GetTick>
 8006190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006194:	f7fc fe6c 	bl	8002e70 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e187      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061a6:	4b1b      	ldr	r3, [pc, #108]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0302 	and.w	r3, r3, #2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1f0      	bne.n	8006194 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0308 	and.w	r3, r3, #8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d036      	beq.n	800622c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d016      	beq.n	80061f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061c6:	4b15      	ldr	r3, [pc, #84]	; (800621c <HAL_RCC_OscConfig+0x248>)
 80061c8:	2201      	movs	r2, #1
 80061ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061cc:	f7fc fe50 	bl	8002e70 <HAL_GetTick>
 80061d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061d2:	e008      	b.n	80061e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061d4:	f7fc fe4c 	bl	8002e70 <HAL_GetTick>
 80061d8:	4602      	mov	r2, r0
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	1ad3      	subs	r3, r2, r3
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d901      	bls.n	80061e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	e167      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061e6:	4b0b      	ldr	r3, [pc, #44]	; (8006214 <HAL_RCC_OscConfig+0x240>)
 80061e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d0f0      	beq.n	80061d4 <HAL_RCC_OscConfig+0x200>
 80061f2:	e01b      	b.n	800622c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061f4:	4b09      	ldr	r3, [pc, #36]	; (800621c <HAL_RCC_OscConfig+0x248>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061fa:	f7fc fe39 	bl	8002e70 <HAL_GetTick>
 80061fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006200:	e00e      	b.n	8006220 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006202:	f7fc fe35 	bl	8002e70 <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	2b02      	cmp	r3, #2
 800620e:	d907      	bls.n	8006220 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e150      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
 8006214:	40023800 	.word	0x40023800
 8006218:	42470000 	.word	0x42470000
 800621c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006220:	4b88      	ldr	r3, [pc, #544]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006224:	f003 0302 	and.w	r3, r3, #2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1ea      	bne.n	8006202 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0304 	and.w	r3, r3, #4
 8006234:	2b00      	cmp	r3, #0
 8006236:	f000 8097 	beq.w	8006368 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800623a:	2300      	movs	r3, #0
 800623c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800623e:	4b81      	ldr	r3, [pc, #516]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10f      	bne.n	800626a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800624a:	2300      	movs	r3, #0
 800624c:	60bb      	str	r3, [r7, #8]
 800624e:	4b7d      	ldr	r3, [pc, #500]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006252:	4a7c      	ldr	r2, [pc, #496]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006258:	6413      	str	r3, [r2, #64]	; 0x40
 800625a:	4b7a      	ldr	r3, [pc, #488]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 800625c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006262:	60bb      	str	r3, [r7, #8]
 8006264:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006266:	2301      	movs	r3, #1
 8006268:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800626a:	4b77      	ldr	r3, [pc, #476]	; (8006448 <HAL_RCC_OscConfig+0x474>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006272:	2b00      	cmp	r3, #0
 8006274:	d118      	bne.n	80062a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006276:	4b74      	ldr	r3, [pc, #464]	; (8006448 <HAL_RCC_OscConfig+0x474>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a73      	ldr	r2, [pc, #460]	; (8006448 <HAL_RCC_OscConfig+0x474>)
 800627c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006280:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006282:	f7fc fdf5 	bl	8002e70 <HAL_GetTick>
 8006286:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006288:	e008      	b.n	800629c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800628a:	f7fc fdf1 	bl	8002e70 <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	2b02      	cmp	r3, #2
 8006296:	d901      	bls.n	800629c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e10c      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800629c:	4b6a      	ldr	r3, [pc, #424]	; (8006448 <HAL_RCC_OscConfig+0x474>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0f0      	beq.n	800628a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d106      	bne.n	80062be <HAL_RCC_OscConfig+0x2ea>
 80062b0:	4b64      	ldr	r3, [pc, #400]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b4:	4a63      	ldr	r2, [pc, #396]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062b6:	f043 0301 	orr.w	r3, r3, #1
 80062ba:	6713      	str	r3, [r2, #112]	; 0x70
 80062bc:	e01c      	b.n	80062f8 <HAL_RCC_OscConfig+0x324>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	2b05      	cmp	r3, #5
 80062c4:	d10c      	bne.n	80062e0 <HAL_RCC_OscConfig+0x30c>
 80062c6:	4b5f      	ldr	r3, [pc, #380]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ca:	4a5e      	ldr	r2, [pc, #376]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062cc:	f043 0304 	orr.w	r3, r3, #4
 80062d0:	6713      	str	r3, [r2, #112]	; 0x70
 80062d2:	4b5c      	ldr	r3, [pc, #368]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d6:	4a5b      	ldr	r2, [pc, #364]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062d8:	f043 0301 	orr.w	r3, r3, #1
 80062dc:	6713      	str	r3, [r2, #112]	; 0x70
 80062de:	e00b      	b.n	80062f8 <HAL_RCC_OscConfig+0x324>
 80062e0:	4b58      	ldr	r3, [pc, #352]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e4:	4a57      	ldr	r2, [pc, #348]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062e6:	f023 0301 	bic.w	r3, r3, #1
 80062ea:	6713      	str	r3, [r2, #112]	; 0x70
 80062ec:	4b55      	ldr	r3, [pc, #340]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f0:	4a54      	ldr	r2, [pc, #336]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80062f2:	f023 0304 	bic.w	r3, r3, #4
 80062f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d015      	beq.n	800632c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006300:	f7fc fdb6 	bl	8002e70 <HAL_GetTick>
 8006304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006306:	e00a      	b.n	800631e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006308:	f7fc fdb2 	bl	8002e70 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	f241 3288 	movw	r2, #5000	; 0x1388
 8006316:	4293      	cmp	r3, r2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e0cb      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800631e:	4b49      	ldr	r3, [pc, #292]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d0ee      	beq.n	8006308 <HAL_RCC_OscConfig+0x334>
 800632a:	e014      	b.n	8006356 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800632c:	f7fc fda0 	bl	8002e70 <HAL_GetTick>
 8006330:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006332:	e00a      	b.n	800634a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006334:	f7fc fd9c 	bl	8002e70 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006342:	4293      	cmp	r3, r2
 8006344:	d901      	bls.n	800634a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e0b5      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800634a:	4b3e      	ldr	r3, [pc, #248]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 800634c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800634e:	f003 0302 	and.w	r3, r3, #2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1ee      	bne.n	8006334 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d105      	bne.n	8006368 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800635c:	4b39      	ldr	r3, [pc, #228]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 800635e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006360:	4a38      	ldr	r2, [pc, #224]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006362:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006366:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	2b00      	cmp	r3, #0
 800636e:	f000 80a1 	beq.w	80064b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006372:	4b34      	ldr	r3, [pc, #208]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f003 030c 	and.w	r3, r3, #12
 800637a:	2b08      	cmp	r3, #8
 800637c:	d05c      	beq.n	8006438 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	2b02      	cmp	r3, #2
 8006384:	d141      	bne.n	800640a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006386:	4b31      	ldr	r3, [pc, #196]	; (800644c <HAL_RCC_OscConfig+0x478>)
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800638c:	f7fc fd70 	bl	8002e70 <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006392:	e008      	b.n	80063a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006394:	f7fc fd6c 	bl	8002e70 <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d901      	bls.n	80063a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e087      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063a6:	4b27      	ldr	r3, [pc, #156]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1f0      	bne.n	8006394 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	69da      	ldr	r2, [r3, #28]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c0:	019b      	lsls	r3, r3, #6
 80063c2:	431a      	orrs	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c8:	085b      	lsrs	r3, r3, #1
 80063ca:	3b01      	subs	r3, #1
 80063cc:	041b      	lsls	r3, r3, #16
 80063ce:	431a      	orrs	r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d4:	061b      	lsls	r3, r3, #24
 80063d6:	491b      	ldr	r1, [pc, #108]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063dc:	4b1b      	ldr	r3, [pc, #108]	; (800644c <HAL_RCC_OscConfig+0x478>)
 80063de:	2201      	movs	r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063e2:	f7fc fd45 	bl	8002e70 <HAL_GetTick>
 80063e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063e8:	e008      	b.n	80063fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063ea:	f7fc fd41 	bl	8002e70 <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b02      	cmp	r3, #2
 80063f6:	d901      	bls.n	80063fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e05c      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063fc:	4b11      	ldr	r3, [pc, #68]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d0f0      	beq.n	80063ea <HAL_RCC_OscConfig+0x416>
 8006408:	e054      	b.n	80064b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800640a:	4b10      	ldr	r3, [pc, #64]	; (800644c <HAL_RCC_OscConfig+0x478>)
 800640c:	2200      	movs	r2, #0
 800640e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006410:	f7fc fd2e 	bl	8002e70 <HAL_GetTick>
 8006414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006416:	e008      	b.n	800642a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006418:	f7fc fd2a 	bl	8002e70 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	2b02      	cmp	r3, #2
 8006424:	d901      	bls.n	800642a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e045      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800642a:	4b06      	ldr	r3, [pc, #24]	; (8006444 <HAL_RCC_OscConfig+0x470>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1f0      	bne.n	8006418 <HAL_RCC_OscConfig+0x444>
 8006436:	e03d      	b.n	80064b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d107      	bne.n	8006450 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e038      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
 8006444:	40023800 	.word	0x40023800
 8006448:	40007000 	.word	0x40007000
 800644c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006450:	4b1b      	ldr	r3, [pc, #108]	; (80064c0 <HAL_RCC_OscConfig+0x4ec>)
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	2b01      	cmp	r3, #1
 800645c:	d028      	beq.n	80064b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006468:	429a      	cmp	r2, r3
 800646a:	d121      	bne.n	80064b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006476:	429a      	cmp	r2, r3
 8006478:	d11a      	bne.n	80064b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006480:	4013      	ands	r3, r2
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006486:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006488:	4293      	cmp	r3, r2
 800648a:	d111      	bne.n	80064b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006496:	085b      	lsrs	r3, r3, #1
 8006498:	3b01      	subs	r3, #1
 800649a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800649c:	429a      	cmp	r2, r3
 800649e:	d107      	bne.n	80064b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d001      	beq.n	80064b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e000      	b.n	80064b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	40023800 	.word	0x40023800

080064c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e0cc      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80064d8:	4b68      	ldr	r3, [pc, #416]	; (800667c <HAL_RCC_ClockConfig+0x1b8>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0307 	and.w	r3, r3, #7
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d90c      	bls.n	8006500 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064e6:	4b65      	ldr	r3, [pc, #404]	; (800667c <HAL_RCC_ClockConfig+0x1b8>)
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	b2d2      	uxtb	r2, r2
 80064ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ee:	4b63      	ldr	r3, [pc, #396]	; (800667c <HAL_RCC_ClockConfig+0x1b8>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 0307 	and.w	r3, r3, #7
 80064f6:	683a      	ldr	r2, [r7, #0]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d001      	beq.n	8006500 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e0b8      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0302 	and.w	r3, r3, #2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d020      	beq.n	800654e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0304 	and.w	r3, r3, #4
 8006514:	2b00      	cmp	r3, #0
 8006516:	d005      	beq.n	8006524 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006518:	4b59      	ldr	r3, [pc, #356]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	4a58      	ldr	r2, [pc, #352]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 800651e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006522:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0308 	and.w	r3, r3, #8
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006530:	4b53      	ldr	r3, [pc, #332]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	4a52      	ldr	r2, [pc, #328]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006536:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800653a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800653c:	4b50      	ldr	r3, [pc, #320]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	494d      	ldr	r1, [pc, #308]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 800654a:	4313      	orrs	r3, r2
 800654c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d044      	beq.n	80065e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d107      	bne.n	8006572 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006562:	4b47      	ldr	r3, [pc, #284]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d119      	bne.n	80065a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e07f      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	2b02      	cmp	r3, #2
 8006578:	d003      	beq.n	8006582 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800657e:	2b03      	cmp	r3, #3
 8006580:	d107      	bne.n	8006592 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006582:	4b3f      	ldr	r3, [pc, #252]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d109      	bne.n	80065a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e06f      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006592:	4b3b      	ldr	r3, [pc, #236]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0302 	and.w	r3, r3, #2
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e067      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065a2:	4b37      	ldr	r3, [pc, #220]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f023 0203 	bic.w	r2, r3, #3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	4934      	ldr	r1, [pc, #208]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065b4:	f7fc fc5c 	bl	8002e70 <HAL_GetTick>
 80065b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065ba:	e00a      	b.n	80065d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065bc:	f7fc fc58 	bl	8002e70 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d901      	bls.n	80065d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065ce:	2303      	movs	r3, #3
 80065d0:	e04f      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065d2:	4b2b      	ldr	r3, [pc, #172]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f003 020c 	and.w	r2, r3, #12
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d1eb      	bne.n	80065bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065e4:	4b25      	ldr	r3, [pc, #148]	; (800667c <HAL_RCC_ClockConfig+0x1b8>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0307 	and.w	r3, r3, #7
 80065ec:	683a      	ldr	r2, [r7, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d20c      	bcs.n	800660c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065f2:	4b22      	ldr	r3, [pc, #136]	; (800667c <HAL_RCC_ClockConfig+0x1b8>)
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	b2d2      	uxtb	r2, r2
 80065f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065fa:	4b20      	ldr	r3, [pc, #128]	; (800667c <HAL_RCC_ClockConfig+0x1b8>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0307 	and.w	r3, r3, #7
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	429a      	cmp	r2, r3
 8006606:	d001      	beq.n	800660c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e032      	b.n	8006672 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0304 	and.w	r3, r3, #4
 8006614:	2b00      	cmp	r3, #0
 8006616:	d008      	beq.n	800662a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006618:	4b19      	ldr	r3, [pc, #100]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	4916      	ldr	r1, [pc, #88]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006626:	4313      	orrs	r3, r2
 8006628:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d009      	beq.n	800664a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006636:	4b12      	ldr	r3, [pc, #72]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	00db      	lsls	r3, r3, #3
 8006644:	490e      	ldr	r1, [pc, #56]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006646:	4313      	orrs	r3, r2
 8006648:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800664a:	f000 f821 	bl	8006690 <HAL_RCC_GetSysClockFreq>
 800664e:	4602      	mov	r2, r0
 8006650:	4b0b      	ldr	r3, [pc, #44]	; (8006680 <HAL_RCC_ClockConfig+0x1bc>)
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	091b      	lsrs	r3, r3, #4
 8006656:	f003 030f 	and.w	r3, r3, #15
 800665a:	490a      	ldr	r1, [pc, #40]	; (8006684 <HAL_RCC_ClockConfig+0x1c0>)
 800665c:	5ccb      	ldrb	r3, [r1, r3]
 800665e:	fa22 f303 	lsr.w	r3, r2, r3
 8006662:	4a09      	ldr	r2, [pc, #36]	; (8006688 <HAL_RCC_ClockConfig+0x1c4>)
 8006664:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006666:	4b09      	ldr	r3, [pc, #36]	; (800668c <HAL_RCC_ClockConfig+0x1c8>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4618      	mov	r0, r3
 800666c:	f7fc fbbc 	bl	8002de8 <HAL_InitTick>

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	40023c00 	.word	0x40023c00
 8006680:	40023800 	.word	0x40023800
 8006684:	08009664 	.word	0x08009664
 8006688:	20000000 	.word	0x20000000
 800668c:	20000004 	.word	0x20000004

08006690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006694:	b090      	sub	sp, #64	; 0x40
 8006696:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	637b      	str	r3, [r7, #52]	; 0x34
 800669c:	2300      	movs	r3, #0
 800669e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066a0:	2300      	movs	r3, #0
 80066a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066a8:	4b59      	ldr	r3, [pc, #356]	; (8006810 <HAL_RCC_GetSysClockFreq+0x180>)
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f003 030c 	and.w	r3, r3, #12
 80066b0:	2b08      	cmp	r3, #8
 80066b2:	d00d      	beq.n	80066d0 <HAL_RCC_GetSysClockFreq+0x40>
 80066b4:	2b08      	cmp	r3, #8
 80066b6:	f200 80a1 	bhi.w	80067fc <HAL_RCC_GetSysClockFreq+0x16c>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d002      	beq.n	80066c4 <HAL_RCC_GetSysClockFreq+0x34>
 80066be:	2b04      	cmp	r3, #4
 80066c0:	d003      	beq.n	80066ca <HAL_RCC_GetSysClockFreq+0x3a>
 80066c2:	e09b      	b.n	80067fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066c4:	4b53      	ldr	r3, [pc, #332]	; (8006814 <HAL_RCC_GetSysClockFreq+0x184>)
 80066c6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80066c8:	e09b      	b.n	8006802 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066ca:	4b53      	ldr	r3, [pc, #332]	; (8006818 <HAL_RCC_GetSysClockFreq+0x188>)
 80066cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80066ce:	e098      	b.n	8006802 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066d0:	4b4f      	ldr	r3, [pc, #316]	; (8006810 <HAL_RCC_GetSysClockFreq+0x180>)
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80066d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066da:	4b4d      	ldr	r3, [pc, #308]	; (8006810 <HAL_RCC_GetSysClockFreq+0x180>)
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d028      	beq.n	8006738 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066e6:	4b4a      	ldr	r3, [pc, #296]	; (8006810 <HAL_RCC_GetSysClockFreq+0x180>)
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	099b      	lsrs	r3, r3, #6
 80066ec:	2200      	movs	r2, #0
 80066ee:	623b      	str	r3, [r7, #32]
 80066f0:	627a      	str	r2, [r7, #36]	; 0x24
 80066f2:	6a3b      	ldr	r3, [r7, #32]
 80066f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80066f8:	2100      	movs	r1, #0
 80066fa:	4b47      	ldr	r3, [pc, #284]	; (8006818 <HAL_RCC_GetSysClockFreq+0x188>)
 80066fc:	fb03 f201 	mul.w	r2, r3, r1
 8006700:	2300      	movs	r3, #0
 8006702:	fb00 f303 	mul.w	r3, r0, r3
 8006706:	4413      	add	r3, r2
 8006708:	4a43      	ldr	r2, [pc, #268]	; (8006818 <HAL_RCC_GetSysClockFreq+0x188>)
 800670a:	fba0 1202 	umull	r1, r2, r0, r2
 800670e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006710:	460a      	mov	r2, r1
 8006712:	62ba      	str	r2, [r7, #40]	; 0x28
 8006714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006716:	4413      	add	r3, r2
 8006718:	62fb      	str	r3, [r7, #44]	; 0x2c
 800671a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800671c:	2200      	movs	r2, #0
 800671e:	61bb      	str	r3, [r7, #24]
 8006720:	61fa      	str	r2, [r7, #28]
 8006722:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006726:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800672a:	f7fa f9a7 	bl	8000a7c <__aeabi_uldivmod>
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	4613      	mov	r3, r2
 8006734:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006736:	e053      	b.n	80067e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006738:	4b35      	ldr	r3, [pc, #212]	; (8006810 <HAL_RCC_GetSysClockFreq+0x180>)
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	099b      	lsrs	r3, r3, #6
 800673e:	2200      	movs	r2, #0
 8006740:	613b      	str	r3, [r7, #16]
 8006742:	617a      	str	r2, [r7, #20]
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800674a:	f04f 0b00 	mov.w	fp, #0
 800674e:	4652      	mov	r2, sl
 8006750:	465b      	mov	r3, fp
 8006752:	f04f 0000 	mov.w	r0, #0
 8006756:	f04f 0100 	mov.w	r1, #0
 800675a:	0159      	lsls	r1, r3, #5
 800675c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006760:	0150      	lsls	r0, r2, #5
 8006762:	4602      	mov	r2, r0
 8006764:	460b      	mov	r3, r1
 8006766:	ebb2 080a 	subs.w	r8, r2, sl
 800676a:	eb63 090b 	sbc.w	r9, r3, fp
 800676e:	f04f 0200 	mov.w	r2, #0
 8006772:	f04f 0300 	mov.w	r3, #0
 8006776:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800677a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800677e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006782:	ebb2 0408 	subs.w	r4, r2, r8
 8006786:	eb63 0509 	sbc.w	r5, r3, r9
 800678a:	f04f 0200 	mov.w	r2, #0
 800678e:	f04f 0300 	mov.w	r3, #0
 8006792:	00eb      	lsls	r3, r5, #3
 8006794:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006798:	00e2      	lsls	r2, r4, #3
 800679a:	4614      	mov	r4, r2
 800679c:	461d      	mov	r5, r3
 800679e:	eb14 030a 	adds.w	r3, r4, sl
 80067a2:	603b      	str	r3, [r7, #0]
 80067a4:	eb45 030b 	adc.w	r3, r5, fp
 80067a8:	607b      	str	r3, [r7, #4]
 80067aa:	f04f 0200 	mov.w	r2, #0
 80067ae:	f04f 0300 	mov.w	r3, #0
 80067b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067b6:	4629      	mov	r1, r5
 80067b8:	028b      	lsls	r3, r1, #10
 80067ba:	4621      	mov	r1, r4
 80067bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067c0:	4621      	mov	r1, r4
 80067c2:	028a      	lsls	r2, r1, #10
 80067c4:	4610      	mov	r0, r2
 80067c6:	4619      	mov	r1, r3
 80067c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ca:	2200      	movs	r2, #0
 80067cc:	60bb      	str	r3, [r7, #8]
 80067ce:	60fa      	str	r2, [r7, #12]
 80067d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067d4:	f7fa f952 	bl	8000a7c <__aeabi_uldivmod>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4613      	mov	r3, r2
 80067de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80067e0:	4b0b      	ldr	r3, [pc, #44]	; (8006810 <HAL_RCC_GetSysClockFreq+0x180>)
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	0c1b      	lsrs	r3, r3, #16
 80067e6:	f003 0303 	and.w	r3, r3, #3
 80067ea:	3301      	adds	r3, #1
 80067ec:	005b      	lsls	r3, r3, #1
 80067ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80067f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80067fa:	e002      	b.n	8006802 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80067fc:	4b05      	ldr	r3, [pc, #20]	; (8006814 <HAL_RCC_GetSysClockFreq+0x184>)
 80067fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006804:	4618      	mov	r0, r3
 8006806:	3740      	adds	r7, #64	; 0x40
 8006808:	46bd      	mov	sp, r7
 800680a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800680e:	bf00      	nop
 8006810:	40023800 	.word	0x40023800
 8006814:	00f42400 	.word	0x00f42400
 8006818:	017d7840 	.word	0x017d7840

0800681c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800681c:	b480      	push	{r7}
 800681e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006820:	4b03      	ldr	r3, [pc, #12]	; (8006830 <HAL_RCC_GetHCLKFreq+0x14>)
 8006822:	681b      	ldr	r3, [r3, #0]
}
 8006824:	4618      	mov	r0, r3
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	20000000 	.word	0x20000000

08006834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006838:	f7ff fff0 	bl	800681c <HAL_RCC_GetHCLKFreq>
 800683c:	4602      	mov	r2, r0
 800683e:	4b05      	ldr	r3, [pc, #20]	; (8006854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	0a9b      	lsrs	r3, r3, #10
 8006844:	f003 0307 	and.w	r3, r3, #7
 8006848:	4903      	ldr	r1, [pc, #12]	; (8006858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800684a:	5ccb      	ldrb	r3, [r1, r3]
 800684c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006850:	4618      	mov	r0, r3
 8006852:	bd80      	pop	{r7, pc}
 8006854:	40023800 	.word	0x40023800
 8006858:	08009674 	.word	0x08009674

0800685c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006860:	f7ff ffdc 	bl	800681c <HAL_RCC_GetHCLKFreq>
 8006864:	4602      	mov	r2, r0
 8006866:	4b05      	ldr	r3, [pc, #20]	; (800687c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	0b5b      	lsrs	r3, r3, #13
 800686c:	f003 0307 	and.w	r3, r3, #7
 8006870:	4903      	ldr	r1, [pc, #12]	; (8006880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006872:	5ccb      	ldrb	r3, [r1, r3]
 8006874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006878:	4618      	mov	r0, r3
 800687a:	bd80      	pop	{r7, pc}
 800687c:	40023800 	.word	0x40023800
 8006880:	08009674 	.word	0x08009674

08006884 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e07b      	b.n	800698e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	2b00      	cmp	r3, #0
 800689c:	d108      	bne.n	80068b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068a6:	d009      	beq.n	80068bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	61da      	str	r2, [r3, #28]
 80068ae:	e005      	b.n	80068bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d106      	bne.n	80068dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7fb feb8 	bl	800264c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006904:	431a      	orrs	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	431a      	orrs	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800692c:	431a      	orrs	r2, r3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	69db      	ldr	r3, [r3, #28]
 8006932:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006936:	431a      	orrs	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006940:	ea42 0103 	orr.w	r1, r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006948:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	0c1b      	lsrs	r3, r3, #16
 800695a:	f003 0104 	and.w	r1, r3, #4
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006962:	f003 0210 	and.w	r2, r3, #16
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69da      	ldr	r2, [r3, #28]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800697c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3708      	adds	r7, #8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b082      	sub	sp, #8
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d101      	bne.n	80069a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e041      	b.n	8006a2c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d106      	bne.n	80069c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f7fb fe8d 	bl	80026dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2202      	movs	r2, #2
 80069c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3304      	adds	r3, #4
 80069d2:	4619      	mov	r1, r3
 80069d4:	4610      	mov	r0, r2
 80069d6:	f000 fd91 	bl	80074fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2201      	movs	r2, #1
 80069de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2201      	movs	r2, #1
 8006a16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3708      	adds	r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d001      	beq.n	8006a4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e044      	b.n	8006ad6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2202      	movs	r2, #2
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68da      	ldr	r2, [r3, #12]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f042 0201 	orr.w	r2, r2, #1
 8006a62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a1e      	ldr	r2, [pc, #120]	; (8006ae4 <HAL_TIM_Base_Start_IT+0xb0>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d018      	beq.n	8006aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a76:	d013      	beq.n	8006aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a1a      	ldr	r2, [pc, #104]	; (8006ae8 <HAL_TIM_Base_Start_IT+0xb4>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00e      	beq.n	8006aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a19      	ldr	r2, [pc, #100]	; (8006aec <HAL_TIM_Base_Start_IT+0xb8>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d009      	beq.n	8006aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a17      	ldr	r2, [pc, #92]	; (8006af0 <HAL_TIM_Base_Start_IT+0xbc>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d004      	beq.n	8006aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a16      	ldr	r2, [pc, #88]	; (8006af4 <HAL_TIM_Base_Start_IT+0xc0>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d111      	bne.n	8006ac4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f003 0307 	and.w	r3, r3, #7
 8006aaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2b06      	cmp	r3, #6
 8006ab0:	d010      	beq.n	8006ad4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f042 0201 	orr.w	r2, r2, #1
 8006ac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ac2:	e007      	b.n	8006ad4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f042 0201 	orr.w	r2, r2, #1
 8006ad2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	40010000 	.word	0x40010000
 8006ae8:	40000400 	.word	0x40000400
 8006aec:	40000800 	.word	0x40000800
 8006af0:	40000c00 	.word	0x40000c00
 8006af4:	40014000 	.word	0x40014000

08006af8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e041      	b.n	8006b8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 f839 	bl	8006b96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	3304      	adds	r3, #4
 8006b34:	4619      	mov	r1, r3
 8006b36:	4610      	mov	r0, r2
 8006b38:	f000 fce0 	bl	80074fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3708      	adds	r7, #8
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b083      	sub	sp, #12
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b9e:	bf00      	nop
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
	...

08006bac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d109      	bne.n	8006bd0 <HAL_TIM_PWM_Start+0x24>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	bf14      	ite	ne
 8006bc8:	2301      	movne	r3, #1
 8006bca:	2300      	moveq	r3, #0
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	e022      	b.n	8006c16 <HAL_TIM_PWM_Start+0x6a>
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	2b04      	cmp	r3, #4
 8006bd4:	d109      	bne.n	8006bea <HAL_TIM_PWM_Start+0x3e>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	bf14      	ite	ne
 8006be2:	2301      	movne	r3, #1
 8006be4:	2300      	moveq	r3, #0
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	e015      	b.n	8006c16 <HAL_TIM_PWM_Start+0x6a>
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	2b08      	cmp	r3, #8
 8006bee:	d109      	bne.n	8006c04 <HAL_TIM_PWM_Start+0x58>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	bf14      	ite	ne
 8006bfc:	2301      	movne	r3, #1
 8006bfe:	2300      	moveq	r3, #0
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	e008      	b.n	8006c16 <HAL_TIM_PWM_Start+0x6a>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	bf14      	ite	ne
 8006c10:	2301      	movne	r3, #1
 8006c12:	2300      	moveq	r3, #0
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d001      	beq.n	8006c1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e068      	b.n	8006cf0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d104      	bne.n	8006c2e <HAL_TIM_PWM_Start+0x82>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2202      	movs	r2, #2
 8006c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c2c:	e013      	b.n	8006c56 <HAL_TIM_PWM_Start+0xaa>
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d104      	bne.n	8006c3e <HAL_TIM_PWM_Start+0x92>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2202      	movs	r2, #2
 8006c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c3c:	e00b      	b.n	8006c56 <HAL_TIM_PWM_Start+0xaa>
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	d104      	bne.n	8006c4e <HAL_TIM_PWM_Start+0xa2>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c4c:	e003      	b.n	8006c56 <HAL_TIM_PWM_Start+0xaa>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2202      	movs	r2, #2
 8006c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	6839      	ldr	r1, [r7, #0]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f000 fef2 	bl	8007a48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a23      	ldr	r2, [pc, #140]	; (8006cf8 <HAL_TIM_PWM_Start+0x14c>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d107      	bne.n	8006c7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1d      	ldr	r2, [pc, #116]	; (8006cf8 <HAL_TIM_PWM_Start+0x14c>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d018      	beq.n	8006cba <HAL_TIM_PWM_Start+0x10e>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c90:	d013      	beq.n	8006cba <HAL_TIM_PWM_Start+0x10e>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a19      	ldr	r2, [pc, #100]	; (8006cfc <HAL_TIM_PWM_Start+0x150>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d00e      	beq.n	8006cba <HAL_TIM_PWM_Start+0x10e>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a17      	ldr	r2, [pc, #92]	; (8006d00 <HAL_TIM_PWM_Start+0x154>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d009      	beq.n	8006cba <HAL_TIM_PWM_Start+0x10e>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a16      	ldr	r2, [pc, #88]	; (8006d04 <HAL_TIM_PWM_Start+0x158>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d004      	beq.n	8006cba <HAL_TIM_PWM_Start+0x10e>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a14      	ldr	r2, [pc, #80]	; (8006d08 <HAL_TIM_PWM_Start+0x15c>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d111      	bne.n	8006cde <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f003 0307 	and.w	r3, r3, #7
 8006cc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b06      	cmp	r3, #6
 8006cca:	d010      	beq.n	8006cee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f042 0201 	orr.w	r2, r2, #1
 8006cda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cdc:	e007      	b.n	8006cee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f042 0201 	orr.w	r2, r2, #1
 8006cec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	40010000 	.word	0x40010000
 8006cfc:	40000400 	.word	0x40000400
 8006d00:	40000800 	.word	0x40000800
 8006d04:	40000c00 	.word	0x40000c00
 8006d08:	40014000 	.word	0x40014000

08006d0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e097      	b.n	8006e50 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d106      	bne.n	8006d3a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f7fb fd2b 	bl	8002790 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d50:	f023 0307 	bic.w	r3, r3, #7
 8006d54:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	3304      	adds	r3, #4
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4610      	mov	r0, r2
 8006d62:	f000 fbcb 	bl	80074fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d8e:	f023 0303 	bic.w	r3, r3, #3
 8006d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	699b      	ldr	r3, [r3, #24]
 8006d9c:	021b      	lsls	r3, r3, #8
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006dac:	f023 030c 	bic.w	r3, r3, #12
 8006db0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006db8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006dbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	68da      	ldr	r2, [r3, #12]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	69db      	ldr	r3, [r3, #28]
 8006dc6:	021b      	lsls	r3, r3, #8
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	693a      	ldr	r2, [r7, #16]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	011a      	lsls	r2, r3, #4
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	031b      	lsls	r3, r3, #12
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006dea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006df2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	685a      	ldr	r2, [r3, #4]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	011b      	lsls	r3, r3, #4
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	693a      	ldr	r2, [r7, #16]
 8006e14:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3718      	adds	r7, #24
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e68:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e70:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e78:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e80:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d110      	bne.n	8006eaa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d102      	bne.n	8006e94 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e8e:	7b7b      	ldrb	r3, [r7, #13]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d001      	beq.n	8006e98 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e069      	b.n	8006f6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ea8:	e031      	b.n	8006f0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d110      	bne.n	8006ed2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006eb0:	7bbb      	ldrb	r3, [r7, #14]
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d102      	bne.n	8006ebc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006eb6:	7b3b      	ldrb	r3, [r7, #12]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d001      	beq.n	8006ec0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e055      	b.n	8006f6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ed0:	e01d      	b.n	8006f0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ed2:	7bfb      	ldrb	r3, [r7, #15]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d108      	bne.n	8006eea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ed8:	7bbb      	ldrb	r3, [r7, #14]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d105      	bne.n	8006eea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ede:	7b7b      	ldrb	r3, [r7, #13]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d102      	bne.n	8006eea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ee4:	7b3b      	ldrb	r3, [r7, #12]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d001      	beq.n	8006eee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e03e      	b.n	8006f6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2202      	movs	r2, #2
 8006efa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2202      	movs	r2, #2
 8006f02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2202      	movs	r2, #2
 8006f0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <HAL_TIM_Encoder_Start+0xc4>
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	2b04      	cmp	r3, #4
 8006f18:	d008      	beq.n	8006f2c <HAL_TIM_Encoder_Start+0xd4>
 8006f1a:	e00f      	b.n	8006f3c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2201      	movs	r2, #1
 8006f22:	2100      	movs	r1, #0
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 fd8f 	bl	8007a48 <TIM_CCxChannelCmd>
      break;
 8006f2a:	e016      	b.n	8006f5a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2201      	movs	r2, #1
 8006f32:	2104      	movs	r1, #4
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 fd87 	bl	8007a48 <TIM_CCxChannelCmd>
      break;
 8006f3a:	e00e      	b.n	8006f5a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2201      	movs	r2, #1
 8006f42:	2100      	movs	r1, #0
 8006f44:	4618      	mov	r0, r3
 8006f46:	f000 fd7f 	bl	8007a48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	2104      	movs	r1, #4
 8006f52:	4618      	mov	r0, r3
 8006f54:	f000 fd78 	bl	8007a48 <TIM_CCxChannelCmd>
      break;
 8006f58:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f042 0201 	orr.w	r2, r2, #1
 8006f68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	f003 0302 	and.w	r3, r3, #2
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d122      	bne.n	8006fd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	d11b      	bne.n	8006fd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f06f 0202 	mvn.w	r2, #2
 8006fa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d003      	beq.n	8006fbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 fa81 	bl	80074be <HAL_TIM_IC_CaptureCallback>
 8006fbc:	e005      	b.n	8006fca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fa73 	bl	80074aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fa84 	bl	80074d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	f003 0304 	and.w	r3, r3, #4
 8006fda:	2b04      	cmp	r3, #4
 8006fdc:	d122      	bne.n	8007024 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	f003 0304 	and.w	r3, r3, #4
 8006fe8:	2b04      	cmp	r3, #4
 8006fea:	d11b      	bne.n	8007024 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f06f 0204 	mvn.w	r2, #4
 8006ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007006:	2b00      	cmp	r3, #0
 8007008:	d003      	beq.n	8007012 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fa57 	bl	80074be <HAL_TIM_IC_CaptureCallback>
 8007010:	e005      	b.n	800701e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fa49 	bl	80074aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fa5a 	bl	80074d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	f003 0308 	and.w	r3, r3, #8
 800702e:	2b08      	cmp	r3, #8
 8007030:	d122      	bne.n	8007078 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b08      	cmp	r3, #8
 800703e:	d11b      	bne.n	8007078 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f06f 0208 	mvn.w	r2, #8
 8007048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2204      	movs	r2, #4
 800704e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	f003 0303 	and.w	r3, r3, #3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fa2d 	bl	80074be <HAL_TIM_IC_CaptureCallback>
 8007064:	e005      	b.n	8007072 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 fa1f 	bl	80074aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 fa30 	bl	80074d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0310 	and.w	r3, r3, #16
 8007082:	2b10      	cmp	r3, #16
 8007084:	d122      	bne.n	80070cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f003 0310 	and.w	r3, r3, #16
 8007090:	2b10      	cmp	r3, #16
 8007092:	d11b      	bne.n	80070cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f06f 0210 	mvn.w	r2, #16
 800709c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2208      	movs	r2, #8
 80070a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	69db      	ldr	r3, [r3, #28]
 80070aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d003      	beq.n	80070ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 fa03 	bl	80074be <HAL_TIM_IC_CaptureCallback>
 80070b8:	e005      	b.n	80070c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f9f5 	bl	80074aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 fa06 	bl	80074d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d10e      	bne.n	80070f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	f003 0301 	and.w	r3, r3, #1
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d107      	bne.n	80070f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f06f 0201 	mvn.w	r2, #1
 80070f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f9cf 	bl	8007496 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	691b      	ldr	r3, [r3, #16]
 80070fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007102:	2b80      	cmp	r3, #128	; 0x80
 8007104:	d10e      	bne.n	8007124 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007110:	2b80      	cmp	r3, #128	; 0x80
 8007112:	d107      	bne.n	8007124 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800711c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fd82 	bl	8007c28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800712e:	2b40      	cmp	r3, #64	; 0x40
 8007130:	d10e      	bne.n	8007150 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800713c:	2b40      	cmp	r3, #64	; 0x40
 800713e:	d107      	bne.n	8007150 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 f9cb 	bl	80074e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	f003 0320 	and.w	r3, r3, #32
 800715a:	2b20      	cmp	r3, #32
 800715c:	d10e      	bne.n	800717c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	f003 0320 	and.w	r3, r3, #32
 8007168:	2b20      	cmp	r3, #32
 800716a:	d107      	bne.n	800717c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f06f 0220 	mvn.w	r2, #32
 8007174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 fd4c 	bl	8007c14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800717c:	bf00      	nop
 800717e:	3708      	adds	r7, #8
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007190:	2300      	movs	r3, #0
 8007192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800719a:	2b01      	cmp	r3, #1
 800719c:	d101      	bne.n	80071a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800719e:	2302      	movs	r3, #2
 80071a0:	e0ae      	b.n	8007300 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2b0c      	cmp	r3, #12
 80071ae:	f200 809f 	bhi.w	80072f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80071b2:	a201      	add	r2, pc, #4	; (adr r2, 80071b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80071b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b8:	080071ed 	.word	0x080071ed
 80071bc:	080072f1 	.word	0x080072f1
 80071c0:	080072f1 	.word	0x080072f1
 80071c4:	080072f1 	.word	0x080072f1
 80071c8:	0800722d 	.word	0x0800722d
 80071cc:	080072f1 	.word	0x080072f1
 80071d0:	080072f1 	.word	0x080072f1
 80071d4:	080072f1 	.word	0x080072f1
 80071d8:	0800726f 	.word	0x0800726f
 80071dc:	080072f1 	.word	0x080072f1
 80071e0:	080072f1 	.word	0x080072f1
 80071e4:	080072f1 	.word	0x080072f1
 80071e8:	080072af 	.word	0x080072af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68b9      	ldr	r1, [r7, #8]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f000 fa02 	bl	80075fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	699a      	ldr	r2, [r3, #24]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f042 0208 	orr.w	r2, r2, #8
 8007206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f022 0204 	bic.w	r2, r2, #4
 8007216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6999      	ldr	r1, [r3, #24]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	691a      	ldr	r2, [r3, #16]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	619a      	str	r2, [r3, #24]
      break;
 800722a:	e064      	b.n	80072f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68b9      	ldr	r1, [r7, #8]
 8007232:	4618      	mov	r0, r3
 8007234:	f000 fa48 	bl	80076c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	699a      	ldr	r2, [r3, #24]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	699a      	ldr	r2, [r3, #24]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	6999      	ldr	r1, [r3, #24]
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	021a      	lsls	r2, r3, #8
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	430a      	orrs	r2, r1
 800726a:	619a      	str	r2, [r3, #24]
      break;
 800726c:	e043      	b.n	80072f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68b9      	ldr	r1, [r7, #8]
 8007274:	4618      	mov	r0, r3
 8007276:	f000 fa93 	bl	80077a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	69da      	ldr	r2, [r3, #28]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f042 0208 	orr.w	r2, r2, #8
 8007288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	69da      	ldr	r2, [r3, #28]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0204 	bic.w	r2, r2, #4
 8007298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	69d9      	ldr	r1, [r3, #28]
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	691a      	ldr	r2, [r3, #16]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	430a      	orrs	r2, r1
 80072aa:	61da      	str	r2, [r3, #28]
      break;
 80072ac:	e023      	b.n	80072f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68b9      	ldr	r1, [r7, #8]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f000 fadd 	bl	8007874 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	69da      	ldr	r2, [r3, #28]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	69da      	ldr	r2, [r3, #28]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	69d9      	ldr	r1, [r3, #28]
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	021a      	lsls	r2, r3, #8
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	430a      	orrs	r2, r1
 80072ec:	61da      	str	r2, [r3, #28]
      break;
 80072ee:	e002      	b.n	80072f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	75fb      	strb	r3, [r7, #23]
      break;
 80072f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80072fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3718      	adds	r7, #24
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007312:	2300      	movs	r3, #0
 8007314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800731c:	2b01      	cmp	r3, #1
 800731e:	d101      	bne.n	8007324 <HAL_TIM_ConfigClockSource+0x1c>
 8007320:	2302      	movs	r3, #2
 8007322:	e0b4      	b.n	800748e <HAL_TIM_ConfigClockSource+0x186>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800734a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800735c:	d03e      	beq.n	80073dc <HAL_TIM_ConfigClockSource+0xd4>
 800735e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007362:	f200 8087 	bhi.w	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 8007366:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800736a:	f000 8086 	beq.w	800747a <HAL_TIM_ConfigClockSource+0x172>
 800736e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007372:	d87f      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 8007374:	2b70      	cmp	r3, #112	; 0x70
 8007376:	d01a      	beq.n	80073ae <HAL_TIM_ConfigClockSource+0xa6>
 8007378:	2b70      	cmp	r3, #112	; 0x70
 800737a:	d87b      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 800737c:	2b60      	cmp	r3, #96	; 0x60
 800737e:	d050      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x11a>
 8007380:	2b60      	cmp	r3, #96	; 0x60
 8007382:	d877      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 8007384:	2b50      	cmp	r3, #80	; 0x50
 8007386:	d03c      	beq.n	8007402 <HAL_TIM_ConfigClockSource+0xfa>
 8007388:	2b50      	cmp	r3, #80	; 0x50
 800738a:	d873      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 800738c:	2b40      	cmp	r3, #64	; 0x40
 800738e:	d058      	beq.n	8007442 <HAL_TIM_ConfigClockSource+0x13a>
 8007390:	2b40      	cmp	r3, #64	; 0x40
 8007392:	d86f      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 8007394:	2b30      	cmp	r3, #48	; 0x30
 8007396:	d064      	beq.n	8007462 <HAL_TIM_ConfigClockSource+0x15a>
 8007398:	2b30      	cmp	r3, #48	; 0x30
 800739a:	d86b      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 800739c:	2b20      	cmp	r3, #32
 800739e:	d060      	beq.n	8007462 <HAL_TIM_ConfigClockSource+0x15a>
 80073a0:	2b20      	cmp	r3, #32
 80073a2:	d867      	bhi.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d05c      	beq.n	8007462 <HAL_TIM_ConfigClockSource+0x15a>
 80073a8:	2b10      	cmp	r3, #16
 80073aa:	d05a      	beq.n	8007462 <HAL_TIM_ConfigClockSource+0x15a>
 80073ac:	e062      	b.n	8007474 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6818      	ldr	r0, [r3, #0]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	6899      	ldr	r1, [r3, #8]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f000 fb23 	bl	8007a08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	609a      	str	r2, [r3, #8]
      break;
 80073da:	e04f      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6818      	ldr	r0, [r3, #0]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	6899      	ldr	r1, [r3, #8]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	f000 fb0c 	bl	8007a08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	689a      	ldr	r2, [r3, #8]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073fe:	609a      	str	r2, [r3, #8]
      break;
 8007400:	e03c      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6818      	ldr	r0, [r3, #0]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	6859      	ldr	r1, [r3, #4]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	461a      	mov	r2, r3
 8007410:	f000 fa80 	bl	8007914 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2150      	movs	r1, #80	; 0x50
 800741a:	4618      	mov	r0, r3
 800741c:	f000 fad9 	bl	80079d2 <TIM_ITRx_SetConfig>
      break;
 8007420:	e02c      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6818      	ldr	r0, [r3, #0]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	6859      	ldr	r1, [r3, #4]
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	461a      	mov	r2, r3
 8007430:	f000 fa9f 	bl	8007972 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2160      	movs	r1, #96	; 0x60
 800743a:	4618      	mov	r0, r3
 800743c:	f000 fac9 	bl	80079d2 <TIM_ITRx_SetConfig>
      break;
 8007440:	e01c      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6818      	ldr	r0, [r3, #0]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	6859      	ldr	r1, [r3, #4]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	461a      	mov	r2, r3
 8007450:	f000 fa60 	bl	8007914 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2140      	movs	r1, #64	; 0x40
 800745a:	4618      	mov	r0, r3
 800745c:	f000 fab9 	bl	80079d2 <TIM_ITRx_SetConfig>
      break;
 8007460:	e00c      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4619      	mov	r1, r3
 800746c:	4610      	mov	r0, r2
 800746e:	f000 fab0 	bl	80079d2 <TIM_ITRx_SetConfig>
      break;
 8007472:	e003      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	73fb      	strb	r3, [r7, #15]
      break;
 8007478:	e000      	b.n	800747c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800747a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800748c:	7bfb      	ldrb	r3, [r7, #15]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007496:	b480      	push	{r7}
 8007498:	b083      	sub	sp, #12
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800749e:	bf00      	nop
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr

080074aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b083      	sub	sp, #12
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80074b2:	bf00      	nop
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr

080074be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80074be:	b480      	push	{r7}
 80074c0:	b083      	sub	sp, #12
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b083      	sub	sp, #12
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074da:	bf00      	nop
 80074dc:	370c      	adds	r7, #12
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074e6:	b480      	push	{r7}
 80074e8:	b083      	sub	sp, #12
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074ee:	bf00      	nop
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
	...

080074fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a34      	ldr	r2, [pc, #208]	; (80075e0 <TIM_Base_SetConfig+0xe4>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d00f      	beq.n	8007534 <TIM_Base_SetConfig+0x38>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800751a:	d00b      	beq.n	8007534 <TIM_Base_SetConfig+0x38>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a31      	ldr	r2, [pc, #196]	; (80075e4 <TIM_Base_SetConfig+0xe8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d007      	beq.n	8007534 <TIM_Base_SetConfig+0x38>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a30      	ldr	r2, [pc, #192]	; (80075e8 <TIM_Base_SetConfig+0xec>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d003      	beq.n	8007534 <TIM_Base_SetConfig+0x38>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a2f      	ldr	r2, [pc, #188]	; (80075ec <TIM_Base_SetConfig+0xf0>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d108      	bne.n	8007546 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800753a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	68fa      	ldr	r2, [r7, #12]
 8007542:	4313      	orrs	r3, r2
 8007544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a25      	ldr	r2, [pc, #148]	; (80075e0 <TIM_Base_SetConfig+0xe4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d01b      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007554:	d017      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a22      	ldr	r2, [pc, #136]	; (80075e4 <TIM_Base_SetConfig+0xe8>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d013      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a21      	ldr	r2, [pc, #132]	; (80075e8 <TIM_Base_SetConfig+0xec>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d00f      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a20      	ldr	r2, [pc, #128]	; (80075ec <TIM_Base_SetConfig+0xf0>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d00b      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a1f      	ldr	r2, [pc, #124]	; (80075f0 <TIM_Base_SetConfig+0xf4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d007      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	4a1e      	ldr	r2, [pc, #120]	; (80075f4 <TIM_Base_SetConfig+0xf8>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d003      	beq.n	8007586 <TIM_Base_SetConfig+0x8a>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a1d      	ldr	r2, [pc, #116]	; (80075f8 <TIM_Base_SetConfig+0xfc>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d108      	bne.n	8007598 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800758c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	4313      	orrs	r3, r2
 8007596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	695b      	ldr	r3, [r3, #20]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	689a      	ldr	r2, [r3, #8]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a08      	ldr	r2, [pc, #32]	; (80075e0 <TIM_Base_SetConfig+0xe4>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d103      	bne.n	80075cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	691a      	ldr	r2, [r3, #16]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	615a      	str	r2, [r3, #20]
}
 80075d2:	bf00      	nop
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	40010000 	.word	0x40010000
 80075e4:	40000400 	.word	0x40000400
 80075e8:	40000800 	.word	0x40000800
 80075ec:	40000c00 	.word	0x40000c00
 80075f0:	40014000 	.word	0x40014000
 80075f4:	40014400 	.word	0x40014400
 80075f8:	40014800 	.word	0x40014800

080075fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b087      	sub	sp, #28
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	f023 0201 	bic.w	r2, r3, #1
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800762a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f023 0303 	bic.w	r3, r3, #3
 8007632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	4313      	orrs	r3, r2
 800763c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f023 0302 	bic.w	r3, r3, #2
 8007644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	697a      	ldr	r2, [r7, #20]
 800764c:	4313      	orrs	r3, r2
 800764e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a1c      	ldr	r2, [pc, #112]	; (80076c4 <TIM_OC1_SetConfig+0xc8>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d10c      	bne.n	8007672 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f023 0308 	bic.w	r3, r3, #8
 800765e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	4313      	orrs	r3, r2
 8007668:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	f023 0304 	bic.w	r3, r3, #4
 8007670:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a13      	ldr	r2, [pc, #76]	; (80076c4 <TIM_OC1_SetConfig+0xc8>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d111      	bne.n	800769e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	693a      	ldr	r2, [r7, #16]
 8007690:	4313      	orrs	r3, r2
 8007692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	699b      	ldr	r3, [r3, #24]
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	4313      	orrs	r3, r2
 800769c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	693a      	ldr	r2, [r7, #16]
 80076a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	685a      	ldr	r2, [r3, #4]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	621a      	str	r2, [r3, #32]
}
 80076b8:	bf00      	nop
 80076ba:	371c      	adds	r7, #28
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	40010000 	.word	0x40010000

080076c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	f023 0210 	bic.w	r2, r3, #16
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	699b      	ldr	r3, [r3, #24]
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	021b      	lsls	r3, r3, #8
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	4313      	orrs	r3, r2
 800770a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	f023 0320 	bic.w	r3, r3, #32
 8007712:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	011b      	lsls	r3, r3, #4
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	4313      	orrs	r3, r2
 800771e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a1e      	ldr	r2, [pc, #120]	; (800779c <TIM_OC2_SetConfig+0xd4>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d10d      	bne.n	8007744 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800772e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	4313      	orrs	r3, r2
 800773a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007742:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a15      	ldr	r2, [pc, #84]	; (800779c <TIM_OC2_SetConfig+0xd4>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d113      	bne.n	8007774 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800775a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	695b      	ldr	r3, [r3, #20]
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	693a      	ldr	r2, [r7, #16]
 8007764:	4313      	orrs	r3, r2
 8007766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	699b      	ldr	r3, [r3, #24]
 800776c:	009b      	lsls	r3, r3, #2
 800776e:	693a      	ldr	r2, [r7, #16]
 8007770:	4313      	orrs	r3, r2
 8007772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68fa      	ldr	r2, [r7, #12]
 800777e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	685a      	ldr	r2, [r3, #4]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	697a      	ldr	r2, [r7, #20]
 800778c:	621a      	str	r2, [r3, #32]
}
 800778e:	bf00      	nop
 8007790:	371c      	adds	r7, #28
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	40010000 	.word	0x40010000

080077a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b087      	sub	sp, #28
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
 80077ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	69db      	ldr	r3, [r3, #28]
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f023 0303 	bic.w	r3, r3, #3
 80077d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	4313      	orrs	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a1d      	ldr	r2, [pc, #116]	; (8007870 <TIM_OC3_SetConfig+0xd0>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d10d      	bne.n	800781a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007804:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	021b      	lsls	r3, r3, #8
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	4313      	orrs	r3, r2
 8007810:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007818:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a14      	ldr	r2, [pc, #80]	; (8007870 <TIM_OC3_SetConfig+0xd0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d113      	bne.n	800784a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	011b      	lsls	r3, r3, #4
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	4313      	orrs	r3, r2
 800783c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	011b      	lsls	r3, r3, #4
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	4313      	orrs	r3, r2
 8007848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	685a      	ldr	r2, [r3, #4]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	621a      	str	r2, [r3, #32]
}
 8007864:	bf00      	nop
 8007866:	371c      	adds	r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr
 8007870:	40010000 	.word	0x40010000

08007874 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	021b      	lsls	r3, r3, #8
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	031b      	lsls	r3, r3, #12
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a10      	ldr	r2, [pc, #64]	; (8007910 <TIM_OC4_SetConfig+0x9c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d109      	bne.n	80078e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	695b      	ldr	r3, [r3, #20]
 80078e0:	019b      	lsls	r3, r3, #6
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	621a      	str	r2, [r3, #32]
}
 8007902:	bf00      	nop
 8007904:	371c      	adds	r7, #28
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr
 800790e:	bf00      	nop
 8007910:	40010000 	.word	0x40010000

08007914 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6a1b      	ldr	r3, [r3, #32]
 8007924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	f023 0201 	bic.w	r2, r3, #1
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800793e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	011b      	lsls	r3, r3, #4
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	4313      	orrs	r3, r2
 8007948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f023 030a 	bic.w	r3, r3, #10
 8007950:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	4313      	orrs	r3, r2
 8007958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	697a      	ldr	r2, [r7, #20]
 8007964:	621a      	str	r2, [r3, #32]
}
 8007966:	bf00      	nop
 8007968:	371c      	adds	r7, #28
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr

08007972 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007972:	b480      	push	{r7}
 8007974:	b087      	sub	sp, #28
 8007976:	af00      	add	r7, sp, #0
 8007978:	60f8      	str	r0, [r7, #12]
 800797a:	60b9      	str	r1, [r7, #8]
 800797c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	6a1b      	ldr	r3, [r3, #32]
 8007982:	f023 0210 	bic.w	r2, r3, #16
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800799c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	031b      	lsls	r3, r3, #12
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	011b      	lsls	r3, r3, #4
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	697a      	ldr	r2, [r7, #20]
 80079be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	621a      	str	r2, [r3, #32]
}
 80079c6:	bf00      	nop
 80079c8:	371c      	adds	r7, #28
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr

080079d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079d2:	b480      	push	{r7}
 80079d4:	b085      	sub	sp, #20
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079ea:	683a      	ldr	r2, [r7, #0]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	f043 0307 	orr.w	r3, r3, #7
 80079f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	609a      	str	r2, [r3, #8]
}
 80079fc:	bf00      	nop
 80079fe:	3714      	adds	r7, #20
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b087      	sub	sp, #28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]
 8007a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	021a      	lsls	r2, r3, #8
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	431a      	orrs	r2, r3
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	697a      	ldr	r2, [r7, #20]
 8007a3a:	609a      	str	r2, [r3, #8]
}
 8007a3c:	bf00      	nop
 8007a3e:	371c      	adds	r7, #28
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b087      	sub	sp, #28
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	f003 031f 	and.w	r3, r3, #31
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6a1a      	ldr	r2, [r3, #32]
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	43db      	mvns	r3, r3
 8007a6a:	401a      	ands	r2, r3
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6a1a      	ldr	r2, [r3, #32]
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	f003 031f 	and.w	r3, r3, #31
 8007a7a:	6879      	ldr	r1, [r7, #4]
 8007a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a80:	431a      	orrs	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	621a      	str	r2, [r3, #32]
}
 8007a86:	bf00      	nop
 8007a88:	371c      	adds	r7, #28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
	...

08007a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d101      	bne.n	8007aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007aa8:	2302      	movs	r3, #2
 8007aaa:	e050      	b.n	8007b4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2202      	movs	r2, #2
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ad2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a1c      	ldr	r2, [pc, #112]	; (8007b5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d018      	beq.n	8007b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007af8:	d013      	beq.n	8007b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a18      	ldr	r2, [pc, #96]	; (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d00e      	beq.n	8007b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a16      	ldr	r2, [pc, #88]	; (8007b64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d009      	beq.n	8007b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a15      	ldr	r2, [pc, #84]	; (8007b68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d004      	beq.n	8007b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a13      	ldr	r2, [pc, #76]	; (8007b6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d10c      	bne.n	8007b3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	68ba      	ldr	r2, [r7, #8]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b4c:	2300      	movs	r3, #0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	40010000 	.word	0x40010000
 8007b60:	40000400 	.word	0x40000400
 8007b64:	40000800 	.word	0x40000800
 8007b68:	40000c00 	.word	0x40000c00
 8007b6c:	40014000 	.word	0x40014000

08007b70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b085      	sub	sp, #20
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d101      	bne.n	8007b8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b88:	2302      	movs	r3, #2
 8007b8a:	e03d      	b.n	8007c08 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	695b      	ldr	r3, [r3, #20]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	69db      	ldr	r3, [r3, #28]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3714      	adds	r7, #20
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c1c:	bf00      	nop
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d101      	bne.n	8007c4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e03f      	b.n	8007cce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d106      	bne.n	8007c68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f7fa feb0 	bl	80029c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2224      	movs	r2, #36	; 0x24
 8007c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68da      	ldr	r2, [r3, #12]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 fd23 	bl	80086cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	691a      	ldr	r2, [r3, #16]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	695a      	ldr	r2, [r3, #20]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ca4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68da      	ldr	r2, [r3, #12]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ccc:	2300      	movs	r3, #0
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3708      	adds	r7, #8
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}

08007cd6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007cd6:	b480      	push	{r7}
 8007cd8:	b085      	sub	sp, #20
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	60f8      	str	r0, [r7, #12]
 8007cde:	60b9      	str	r1, [r7, #8]
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	d130      	bne.n	8007d52 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <HAL_UART_Transmit_IT+0x26>
 8007cf6:	88fb      	ldrh	r3, [r7, #6]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d101      	bne.n	8007d00 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e029      	b.n	8007d54 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d101      	bne.n	8007d0e <HAL_UART_Transmit_IT+0x38>
 8007d0a:	2302      	movs	r3, #2
 8007d0c:	e022      	b.n	8007d54 <HAL_UART_Transmit_IT+0x7e>
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2201      	movs	r2, #1
 8007d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	68ba      	ldr	r2, [r7, #8]
 8007d1a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	88fa      	ldrh	r2, [r7, #6]
 8007d20:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	88fa      	ldrh	r2, [r7, #6]
 8007d26:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2221      	movs	r2, #33	; 0x21
 8007d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68da      	ldr	r2, [r3, #12]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d4c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e000      	b.n	8007d54 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007d52:	2302      	movs	r3, #2
  }
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3714      	adds	r7, #20
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	2b20      	cmp	r3, #32
 8007d78:	d11d      	bne.n	8007db6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <HAL_UART_Receive_IT+0x26>
 8007d80:	88fb      	ldrh	r3, [r7, #6]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d101      	bne.n	8007d8a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e016      	b.n	8007db8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d101      	bne.n	8007d98 <HAL_UART_Receive_IT+0x38>
 8007d94:	2302      	movs	r3, #2
 8007d96:	e00f      	b.n	8007db8 <HAL_UART_Receive_IT+0x58>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007da6:	88fb      	ldrh	r3, [r7, #6]
 8007da8:	461a      	mov	r2, r3
 8007daa:	68b9      	ldr	r1, [r7, #8]
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f000 fab5 	bl	800831c <UART_Start_Receive_IT>
 8007db2:	4603      	mov	r3, r0
 8007db4:	e000      	b.n	8007db8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007db6:	2302      	movs	r3, #2
  }
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3710      	adds	r7, #16
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b0ba      	sub	sp, #232	; 0xe8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007de6:	2300      	movs	r3, #0
 8007de8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df6:	f003 030f 	and.w	r3, r3, #15
 8007dfa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007dfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10f      	bne.n	8007e26 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e0a:	f003 0320 	and.w	r3, r3, #32
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d009      	beq.n	8007e26 <HAL_UART_IRQHandler+0x66>
 8007e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 fb99 	bl	8008556 <UART_Receive_IT>
      return;
 8007e24:	e256      	b.n	80082d4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007e26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f000 80de 	beq.w	8007fec <HAL_UART_IRQHandler+0x22c>
 8007e30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e34:	f003 0301 	and.w	r3, r3, #1
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d106      	bne.n	8007e4a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e40:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f000 80d1 	beq.w	8007fec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e4e:	f003 0301 	and.w	r3, r3, #1
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00b      	beq.n	8007e6e <HAL_UART_IRQHandler+0xae>
 8007e56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d005      	beq.n	8007e6e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e66:	f043 0201 	orr.w	r2, r3, #1
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e72:	f003 0304 	and.w	r3, r3, #4
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d00b      	beq.n	8007e92 <HAL_UART_IRQHandler+0xd2>
 8007e7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e7e:	f003 0301 	and.w	r3, r3, #1
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d005      	beq.n	8007e92 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	f043 0202 	orr.w	r2, r3, #2
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00b      	beq.n	8007eb6 <HAL_UART_IRQHandler+0xf6>
 8007e9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ea2:	f003 0301 	and.w	r3, r3, #1
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d005      	beq.n	8007eb6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	f043 0204 	orr.w	r2, r3, #4
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eba:	f003 0308 	and.w	r3, r3, #8
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d011      	beq.n	8007ee6 <HAL_UART_IRQHandler+0x126>
 8007ec2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ec6:	f003 0320 	and.w	r3, r3, #32
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d105      	bne.n	8007eda <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ed2:	f003 0301 	and.w	r3, r3, #1
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d005      	beq.n	8007ee6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	f043 0208 	orr.w	r2, r3, #8
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f000 81ed 	beq.w	80082ca <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ef4:	f003 0320 	and.w	r3, r3, #32
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d008      	beq.n	8007f0e <HAL_UART_IRQHandler+0x14e>
 8007efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f00:	f003 0320 	and.w	r3, r3, #32
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d002      	beq.n	8007f0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 fb24 	bl	8008556 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	695b      	ldr	r3, [r3, #20]
 8007f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f18:	2b40      	cmp	r3, #64	; 0x40
 8007f1a:	bf0c      	ite	eq
 8007f1c:	2301      	moveq	r3, #1
 8007f1e:	2300      	movne	r3, #0
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d103      	bne.n	8007f3a <HAL_UART_IRQHandler+0x17a>
 8007f32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d04f      	beq.n	8007fda <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 fa2c 	bl	8008398 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f4a:	2b40      	cmp	r3, #64	; 0x40
 8007f4c:	d141      	bne.n	8007fd2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	3314      	adds	r3, #20
 8007f54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f5c:	e853 3f00 	ldrex	r3, [r3]
 8007f60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	3314      	adds	r3, #20
 8007f76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f7a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f8a:	e841 2300 	strex	r3, r2, [r1]
 8007f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d1d9      	bne.n	8007f4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d013      	beq.n	8007fca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa6:	4a7d      	ldr	r2, [pc, #500]	; (800819c <HAL_UART_IRQHandler+0x3dc>)
 8007fa8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7fb fb81 	bl	80036b6 <HAL_DMA_Abort_IT>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d016      	beq.n	8007fe8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007fc4:	4610      	mov	r0, r2
 8007fc6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fc8:	e00e      	b.n	8007fe8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 f990 	bl	80082f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd0:	e00a      	b.n	8007fe8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f98c 	bl	80082f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd8:	e006      	b.n	8007fe8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 f988 	bl	80082f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007fe6:	e170      	b.n	80082ca <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fe8:	bf00      	nop
    return;
 8007fea:	e16e      	b.n	80082ca <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	f040 814a 	bne.w	800828a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ffa:	f003 0310 	and.w	r3, r3, #16
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f000 8143 	beq.w	800828a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008008:	f003 0310 	and.w	r3, r3, #16
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 813c 	beq.w	800828a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008012:	2300      	movs	r3, #0
 8008014:	60bb      	str	r3, [r7, #8]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60bb      	str	r3, [r7, #8]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	60bb      	str	r3, [r7, #8]
 8008026:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	695b      	ldr	r3, [r3, #20]
 800802e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008032:	2b40      	cmp	r3, #64	; 0x40
 8008034:	f040 80b4 	bne.w	80081a0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008044:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 8140 	beq.w	80082ce <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008052:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008056:	429a      	cmp	r2, r3
 8008058:	f080 8139 	bcs.w	80082ce <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008062:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008068:	69db      	ldr	r3, [r3, #28]
 800806a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800806e:	f000 8088 	beq.w	8008182 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	330c      	adds	r3, #12
 8008078:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008080:	e853 3f00 	ldrex	r3, [r3]
 8008084:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008088:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800808c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008090:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	330c      	adds	r3, #12
 800809a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800809e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80080a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80080aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80080ae:	e841 2300 	strex	r3, r2, [r1]
 80080b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80080b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d1d9      	bne.n	8008072 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	3314      	adds	r3, #20
 80080c4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080c8:	e853 3f00 	ldrex	r3, [r3]
 80080cc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80080ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80080d0:	f023 0301 	bic.w	r3, r3, #1
 80080d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	3314      	adds	r3, #20
 80080de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80080e2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80080e6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80080ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80080f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e1      	bne.n	80080be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	3314      	adds	r3, #20
 8008100:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008102:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008104:	e853 3f00 	ldrex	r3, [r3]
 8008108:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800810a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800810c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008110:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	3314      	adds	r3, #20
 800811a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800811e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008120:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008124:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008126:	e841 2300 	strex	r3, r2, [r1]
 800812a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800812c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1e3      	bne.n	80080fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2220      	movs	r2, #32
 8008136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	330c      	adds	r3, #12
 8008146:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800814a:	e853 3f00 	ldrex	r3, [r3]
 800814e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008150:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008152:	f023 0310 	bic.w	r3, r3, #16
 8008156:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	330c      	adds	r3, #12
 8008160:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008164:	65ba      	str	r2, [r7, #88]	; 0x58
 8008166:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008168:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800816a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800816c:	e841 2300 	strex	r3, r2, [r1]
 8008170:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008172:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e3      	bne.n	8008140 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817c:	4618      	mov	r0, r3
 800817e:	f7fb fa2a 	bl	80035d6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800818a:	b29b      	uxth	r3, r3
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	b29b      	uxth	r3, r3
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f8b6 	bl	8008304 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008198:	e099      	b.n	80082ce <HAL_UART_IRQHandler+0x50e>
 800819a:	bf00      	nop
 800819c:	0800845f 	.word	0x0800845f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 808b 	beq.w	80082d2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80081bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f000 8086 	beq.w	80082d2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	330c      	adds	r3, #12
 80081cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d0:	e853 3f00 	ldrex	r3, [r3]
 80081d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80081d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	330c      	adds	r3, #12
 80081e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80081ea:	647a      	str	r2, [r7, #68]	; 0x44
 80081ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081f2:	e841 2300 	strex	r3, r2, [r1]
 80081f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1e3      	bne.n	80081c6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	3314      	adds	r3, #20
 8008204:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008208:	e853 3f00 	ldrex	r3, [r3]
 800820c:	623b      	str	r3, [r7, #32]
   return(result);
 800820e:	6a3b      	ldr	r3, [r7, #32]
 8008210:	f023 0301 	bic.w	r3, r3, #1
 8008214:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3314      	adds	r3, #20
 800821e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008222:	633a      	str	r2, [r7, #48]	; 0x30
 8008224:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008226:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008228:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800822a:	e841 2300 	strex	r3, r2, [r1]
 800822e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008232:	2b00      	cmp	r3, #0
 8008234:	d1e3      	bne.n	80081fe <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2220      	movs	r2, #32
 800823a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	330c      	adds	r3, #12
 800824a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	e853 3f00 	ldrex	r3, [r3]
 8008252:	60fb      	str	r3, [r7, #12]
   return(result);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f023 0310 	bic.w	r3, r3, #16
 800825a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	330c      	adds	r3, #12
 8008264:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008268:	61fa      	str	r2, [r7, #28]
 800826a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826c:	69b9      	ldr	r1, [r7, #24]
 800826e:	69fa      	ldr	r2, [r7, #28]
 8008270:	e841 2300 	strex	r3, r2, [r1]
 8008274:	617b      	str	r3, [r7, #20]
   return(result);
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e3      	bne.n	8008244 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800827c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008280:	4619      	mov	r1, r3
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f83e 	bl	8008304 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008288:	e023      	b.n	80082d2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800828a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800828e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008292:	2b00      	cmp	r3, #0
 8008294:	d009      	beq.n	80082aa <HAL_UART_IRQHandler+0x4ea>
 8008296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800829a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f8ef 	bl	8008486 <UART_Transmit_IT>
    return;
 80082a8:	e014      	b.n	80082d4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80082aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00e      	beq.n	80082d4 <HAL_UART_IRQHandler+0x514>
 80082b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d008      	beq.n	80082d4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f92f 	bl	8008526 <UART_EndTransmit_IT>
    return;
 80082c8:	e004      	b.n	80082d4 <HAL_UART_IRQHandler+0x514>
    return;
 80082ca:	bf00      	nop
 80082cc:	e002      	b.n	80082d4 <HAL_UART_IRQHandler+0x514>
      return;
 80082ce:	bf00      	nop
 80082d0:	e000      	b.n	80082d4 <HAL_UART_IRQHandler+0x514>
      return;
 80082d2:	bf00      	nop
  }
}
 80082d4:	37e8      	adds	r7, #232	; 0xe8
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop

080082dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80082e4:	bf00      	nop
 80082e6:	370c      	adds	r7, #12
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	460b      	mov	r3, r1
 800830e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008310:	bf00      	nop
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800831c:	b480      	push	{r7}
 800831e:	b085      	sub	sp, #20
 8008320:	af00      	add	r7, sp, #0
 8008322:	60f8      	str	r0, [r7, #12]
 8008324:	60b9      	str	r1, [r7, #8]
 8008326:	4613      	mov	r3, r2
 8008328:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	88fa      	ldrh	r2, [r7, #6]
 8008334:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	88fa      	ldrh	r2, [r7, #6]
 800833a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2222      	movs	r2, #34	; 0x22
 8008346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d007      	beq.n	800836a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	68da      	ldr	r2, [r3, #12]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008368:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	695a      	ldr	r2, [r3, #20]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f042 0201 	orr.w	r2, r2, #1
 8008378:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	68da      	ldr	r2, [r3, #12]
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f042 0220 	orr.w	r2, r2, #32
 8008388:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008398:	b480      	push	{r7}
 800839a:	b095      	sub	sp, #84	; 0x54
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	330c      	adds	r3, #12
 80083a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083aa:	e853 3f00 	ldrex	r3, [r3]
 80083ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80083b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	330c      	adds	r3, #12
 80083be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80083c0:	643a      	str	r2, [r7, #64]	; 0x40
 80083c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80083c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083c8:	e841 2300 	strex	r3, r2, [r1]
 80083cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d1e5      	bne.n	80083a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3314      	adds	r3, #20
 80083da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083dc:	6a3b      	ldr	r3, [r7, #32]
 80083de:	e853 3f00 	ldrex	r3, [r3]
 80083e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	f023 0301 	bic.w	r3, r3, #1
 80083ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	3314      	adds	r3, #20
 80083f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083fc:	e841 2300 	strex	r3, r2, [r1]
 8008400:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1e5      	bne.n	80083d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800840c:	2b01      	cmp	r3, #1
 800840e:	d119      	bne.n	8008444 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	330c      	adds	r3, #12
 8008416:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	f023 0310 	bic.w	r3, r3, #16
 8008426:	647b      	str	r3, [r7, #68]	; 0x44
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	330c      	adds	r3, #12
 800842e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008430:	61ba      	str	r2, [r7, #24]
 8008432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6979      	ldr	r1, [r7, #20]
 8008436:	69ba      	ldr	r2, [r7, #24]
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	613b      	str	r3, [r7, #16]
   return(result);
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e5      	bne.n	8008410 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2220      	movs	r2, #32
 8008448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008452:	bf00      	nop
 8008454:	3754      	adds	r7, #84	; 0x54
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b084      	sub	sp, #16
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f7ff ff39 	bl	80082f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800847e:	bf00      	nop
 8008480:	3710      	adds	r7, #16
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008486:	b480      	push	{r7}
 8008488:	b085      	sub	sp, #20
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008494:	b2db      	uxtb	r3, r3
 8008496:	2b21      	cmp	r3, #33	; 0x21
 8008498:	d13e      	bne.n	8008518 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084a2:	d114      	bne.n	80084ce <UART_Transmit_IT+0x48>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	691b      	ldr	r3, [r3, #16]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d110      	bne.n	80084ce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6a1b      	ldr	r3, [r3, #32]
 80084b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	881b      	ldrh	r3, [r3, #0]
 80084b6:	461a      	mov	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	1c9a      	adds	r2, r3, #2
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	621a      	str	r2, [r3, #32]
 80084cc:	e008      	b.n	80084e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a1b      	ldr	r3, [r3, #32]
 80084d2:	1c59      	adds	r1, r3, #1
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	6211      	str	r1, [r2, #32]
 80084d8:	781a      	ldrb	r2, [r3, #0]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	4619      	mov	r1, r3
 80084ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d10f      	bne.n	8008514 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68da      	ldr	r2, [r3, #12]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008502:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68da      	ldr	r2, [r3, #12]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008512:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008514:	2300      	movs	r3, #0
 8008516:	e000      	b.n	800851a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008518:	2302      	movs	r3, #2
  }
}
 800851a:	4618      	mov	r0, r3
 800851c:	3714      	adds	r7, #20
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr

08008526 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b082      	sub	sp, #8
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68da      	ldr	r2, [r3, #12]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800853c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f7ff fec8 	bl	80082dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3708      	adds	r7, #8
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b08c      	sub	sp, #48	; 0x30
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008564:	b2db      	uxtb	r3, r3
 8008566:	2b22      	cmp	r3, #34	; 0x22
 8008568:	f040 80ab 	bne.w	80086c2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008574:	d117      	bne.n	80085a6 <UART_Receive_IT+0x50>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d113      	bne.n	80085a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800857e:	2300      	movs	r3, #0
 8008580:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008586:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	b29b      	uxth	r3, r3
 8008590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008594:	b29a      	uxth	r2, r3
 8008596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008598:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800859e:	1c9a      	adds	r2, r3, #2
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	629a      	str	r2, [r3, #40]	; 0x28
 80085a4:	e026      	b.n	80085f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80085ac:	2300      	movs	r3, #0
 80085ae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085b8:	d007      	beq.n	80085ca <UART_Receive_IT+0x74>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d10a      	bne.n	80085d8 <UART_Receive_IT+0x82>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d106      	bne.n	80085d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	b2da      	uxtb	r2, r3
 80085d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d4:	701a      	strb	r2, [r3, #0]
 80085d6:	e008      	b.n	80085ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ee:	1c5a      	adds	r2, r3, #1
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	3b01      	subs	r3, #1
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	4619      	mov	r1, r3
 8008602:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008604:	2b00      	cmp	r3, #0
 8008606:	d15a      	bne.n	80086be <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	68da      	ldr	r2, [r3, #12]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f022 0220 	bic.w	r2, r2, #32
 8008616:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68da      	ldr	r2, [r3, #12]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008626:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	695a      	ldr	r2, [r3, #20]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f022 0201 	bic.w	r2, r2, #1
 8008636:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2220      	movs	r2, #32
 800863c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008644:	2b01      	cmp	r3, #1
 8008646:	d135      	bne.n	80086b4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	330c      	adds	r3, #12
 8008654:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	e853 3f00 	ldrex	r3, [r3]
 800865c:	613b      	str	r3, [r7, #16]
   return(result);
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	f023 0310 	bic.w	r3, r3, #16
 8008664:	627b      	str	r3, [r7, #36]	; 0x24
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	330c      	adds	r3, #12
 800866c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800866e:	623a      	str	r2, [r7, #32]
 8008670:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	69f9      	ldr	r1, [r7, #28]
 8008674:	6a3a      	ldr	r2, [r7, #32]
 8008676:	e841 2300 	strex	r3, r2, [r1]
 800867a:	61bb      	str	r3, [r7, #24]
   return(result);
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1e5      	bne.n	800864e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 0310 	and.w	r3, r3, #16
 800868c:	2b10      	cmp	r3, #16
 800868e:	d10a      	bne.n	80086a6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008690:	2300      	movs	r3, #0
 8008692:	60fb      	str	r3, [r7, #12]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	60fb      	str	r3, [r7, #12]
 80086a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f7ff fe29 	bl	8008304 <HAL_UARTEx_RxEventCallback>
 80086b2:	e002      	b.n	80086ba <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7fa fb13 	bl	8002ce0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	e002      	b.n	80086c4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80086be:	2300      	movs	r3, #0
 80086c0:	e000      	b.n	80086c4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80086c2:	2302      	movs	r3, #2
  }
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3730      	adds	r7, #48	; 0x30
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086d0:	b0c0      	sub	sp, #256	; 0x100
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80086e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e8:	68d9      	ldr	r1, [r3, #12]
 80086ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	ea40 0301 	orr.w	r3, r0, r1
 80086f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086fa:	689a      	ldr	r2, [r3, #8]
 80086fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	431a      	orrs	r2, r3
 8008704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	431a      	orrs	r2, r3
 800870c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008710:	69db      	ldr	r3, [r3, #28]
 8008712:	4313      	orrs	r3, r2
 8008714:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008724:	f021 010c 	bic.w	r1, r1, #12
 8008728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008732:	430b      	orrs	r3, r1
 8008734:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008746:	6999      	ldr	r1, [r3, #24]
 8008748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	ea40 0301 	orr.w	r3, r0, r1
 8008752:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	4b8f      	ldr	r3, [pc, #572]	; (8008998 <UART_SetConfig+0x2cc>)
 800875c:	429a      	cmp	r2, r3
 800875e:	d005      	beq.n	800876c <UART_SetConfig+0xa0>
 8008760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	4b8d      	ldr	r3, [pc, #564]	; (800899c <UART_SetConfig+0x2d0>)
 8008768:	429a      	cmp	r2, r3
 800876a:	d104      	bne.n	8008776 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800876c:	f7fe f876 	bl	800685c <HAL_RCC_GetPCLK2Freq>
 8008770:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008774:	e003      	b.n	800877e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008776:	f7fe f85d 	bl	8006834 <HAL_RCC_GetPCLK1Freq>
 800877a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800877e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008782:	69db      	ldr	r3, [r3, #28]
 8008784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008788:	f040 810c 	bne.w	80089a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800878c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008790:	2200      	movs	r2, #0
 8008792:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008796:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800879a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800879e:	4622      	mov	r2, r4
 80087a0:	462b      	mov	r3, r5
 80087a2:	1891      	adds	r1, r2, r2
 80087a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80087a6:	415b      	adcs	r3, r3
 80087a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80087ae:	4621      	mov	r1, r4
 80087b0:	eb12 0801 	adds.w	r8, r2, r1
 80087b4:	4629      	mov	r1, r5
 80087b6:	eb43 0901 	adc.w	r9, r3, r1
 80087ba:	f04f 0200 	mov.w	r2, #0
 80087be:	f04f 0300 	mov.w	r3, #0
 80087c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80087c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80087ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80087ce:	4690      	mov	r8, r2
 80087d0:	4699      	mov	r9, r3
 80087d2:	4623      	mov	r3, r4
 80087d4:	eb18 0303 	adds.w	r3, r8, r3
 80087d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80087dc:	462b      	mov	r3, r5
 80087de:	eb49 0303 	adc.w	r3, r9, r3
 80087e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80087e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80087f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80087f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80087fa:	460b      	mov	r3, r1
 80087fc:	18db      	adds	r3, r3, r3
 80087fe:	653b      	str	r3, [r7, #80]	; 0x50
 8008800:	4613      	mov	r3, r2
 8008802:	eb42 0303 	adc.w	r3, r2, r3
 8008806:	657b      	str	r3, [r7, #84]	; 0x54
 8008808:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800880c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008810:	f7f8 f934 	bl	8000a7c <__aeabi_uldivmod>
 8008814:	4602      	mov	r2, r0
 8008816:	460b      	mov	r3, r1
 8008818:	4b61      	ldr	r3, [pc, #388]	; (80089a0 <UART_SetConfig+0x2d4>)
 800881a:	fba3 2302 	umull	r2, r3, r3, r2
 800881e:	095b      	lsrs	r3, r3, #5
 8008820:	011c      	lsls	r4, r3, #4
 8008822:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008826:	2200      	movs	r2, #0
 8008828:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800882c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008830:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008834:	4642      	mov	r2, r8
 8008836:	464b      	mov	r3, r9
 8008838:	1891      	adds	r1, r2, r2
 800883a:	64b9      	str	r1, [r7, #72]	; 0x48
 800883c:	415b      	adcs	r3, r3
 800883e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008840:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008844:	4641      	mov	r1, r8
 8008846:	eb12 0a01 	adds.w	sl, r2, r1
 800884a:	4649      	mov	r1, r9
 800884c:	eb43 0b01 	adc.w	fp, r3, r1
 8008850:	f04f 0200 	mov.w	r2, #0
 8008854:	f04f 0300 	mov.w	r3, #0
 8008858:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800885c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008860:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008864:	4692      	mov	sl, r2
 8008866:	469b      	mov	fp, r3
 8008868:	4643      	mov	r3, r8
 800886a:	eb1a 0303 	adds.w	r3, sl, r3
 800886e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008872:	464b      	mov	r3, r9
 8008874:	eb4b 0303 	adc.w	r3, fp, r3
 8008878:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800887c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008888:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800888c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008890:	460b      	mov	r3, r1
 8008892:	18db      	adds	r3, r3, r3
 8008894:	643b      	str	r3, [r7, #64]	; 0x40
 8008896:	4613      	mov	r3, r2
 8008898:	eb42 0303 	adc.w	r3, r2, r3
 800889c:	647b      	str	r3, [r7, #68]	; 0x44
 800889e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80088a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80088a6:	f7f8 f8e9 	bl	8000a7c <__aeabi_uldivmod>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	4611      	mov	r1, r2
 80088b0:	4b3b      	ldr	r3, [pc, #236]	; (80089a0 <UART_SetConfig+0x2d4>)
 80088b2:	fba3 2301 	umull	r2, r3, r3, r1
 80088b6:	095b      	lsrs	r3, r3, #5
 80088b8:	2264      	movs	r2, #100	; 0x64
 80088ba:	fb02 f303 	mul.w	r3, r2, r3
 80088be:	1acb      	subs	r3, r1, r3
 80088c0:	00db      	lsls	r3, r3, #3
 80088c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80088c6:	4b36      	ldr	r3, [pc, #216]	; (80089a0 <UART_SetConfig+0x2d4>)
 80088c8:	fba3 2302 	umull	r2, r3, r3, r2
 80088cc:	095b      	lsrs	r3, r3, #5
 80088ce:	005b      	lsls	r3, r3, #1
 80088d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80088d4:	441c      	add	r4, r3
 80088d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088da:	2200      	movs	r2, #0
 80088dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80088e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80088e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80088e8:	4642      	mov	r2, r8
 80088ea:	464b      	mov	r3, r9
 80088ec:	1891      	adds	r1, r2, r2
 80088ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80088f0:	415b      	adcs	r3, r3
 80088f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80088f8:	4641      	mov	r1, r8
 80088fa:	1851      	adds	r1, r2, r1
 80088fc:	6339      	str	r1, [r7, #48]	; 0x30
 80088fe:	4649      	mov	r1, r9
 8008900:	414b      	adcs	r3, r1
 8008902:	637b      	str	r3, [r7, #52]	; 0x34
 8008904:	f04f 0200 	mov.w	r2, #0
 8008908:	f04f 0300 	mov.w	r3, #0
 800890c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008910:	4659      	mov	r1, fp
 8008912:	00cb      	lsls	r3, r1, #3
 8008914:	4651      	mov	r1, sl
 8008916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800891a:	4651      	mov	r1, sl
 800891c:	00ca      	lsls	r2, r1, #3
 800891e:	4610      	mov	r0, r2
 8008920:	4619      	mov	r1, r3
 8008922:	4603      	mov	r3, r0
 8008924:	4642      	mov	r2, r8
 8008926:	189b      	adds	r3, r3, r2
 8008928:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800892c:	464b      	mov	r3, r9
 800892e:	460a      	mov	r2, r1
 8008930:	eb42 0303 	adc.w	r3, r2, r3
 8008934:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008944:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008948:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800894c:	460b      	mov	r3, r1
 800894e:	18db      	adds	r3, r3, r3
 8008950:	62bb      	str	r3, [r7, #40]	; 0x28
 8008952:	4613      	mov	r3, r2
 8008954:	eb42 0303 	adc.w	r3, r2, r3
 8008958:	62fb      	str	r3, [r7, #44]	; 0x2c
 800895a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800895e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008962:	f7f8 f88b 	bl	8000a7c <__aeabi_uldivmod>
 8008966:	4602      	mov	r2, r0
 8008968:	460b      	mov	r3, r1
 800896a:	4b0d      	ldr	r3, [pc, #52]	; (80089a0 <UART_SetConfig+0x2d4>)
 800896c:	fba3 1302 	umull	r1, r3, r3, r2
 8008970:	095b      	lsrs	r3, r3, #5
 8008972:	2164      	movs	r1, #100	; 0x64
 8008974:	fb01 f303 	mul.w	r3, r1, r3
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	00db      	lsls	r3, r3, #3
 800897c:	3332      	adds	r3, #50	; 0x32
 800897e:	4a08      	ldr	r2, [pc, #32]	; (80089a0 <UART_SetConfig+0x2d4>)
 8008980:	fba2 2303 	umull	r2, r3, r2, r3
 8008984:	095b      	lsrs	r3, r3, #5
 8008986:	f003 0207 	and.w	r2, r3, #7
 800898a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4422      	add	r2, r4
 8008992:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008994:	e105      	b.n	8008ba2 <UART_SetConfig+0x4d6>
 8008996:	bf00      	nop
 8008998:	40011000 	.word	0x40011000
 800899c:	40011400 	.word	0x40011400
 80089a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80089a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089a8:	2200      	movs	r2, #0
 80089aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80089ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80089b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80089b6:	4642      	mov	r2, r8
 80089b8:	464b      	mov	r3, r9
 80089ba:	1891      	adds	r1, r2, r2
 80089bc:	6239      	str	r1, [r7, #32]
 80089be:	415b      	adcs	r3, r3
 80089c0:	627b      	str	r3, [r7, #36]	; 0x24
 80089c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80089c6:	4641      	mov	r1, r8
 80089c8:	1854      	adds	r4, r2, r1
 80089ca:	4649      	mov	r1, r9
 80089cc:	eb43 0501 	adc.w	r5, r3, r1
 80089d0:	f04f 0200 	mov.w	r2, #0
 80089d4:	f04f 0300 	mov.w	r3, #0
 80089d8:	00eb      	lsls	r3, r5, #3
 80089da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80089de:	00e2      	lsls	r2, r4, #3
 80089e0:	4614      	mov	r4, r2
 80089e2:	461d      	mov	r5, r3
 80089e4:	4643      	mov	r3, r8
 80089e6:	18e3      	adds	r3, r4, r3
 80089e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80089ec:	464b      	mov	r3, r9
 80089ee:	eb45 0303 	adc.w	r3, r5, r3
 80089f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80089f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008a02:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008a06:	f04f 0200 	mov.w	r2, #0
 8008a0a:	f04f 0300 	mov.w	r3, #0
 8008a0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008a12:	4629      	mov	r1, r5
 8008a14:	008b      	lsls	r3, r1, #2
 8008a16:	4621      	mov	r1, r4
 8008a18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	008a      	lsls	r2, r1, #2
 8008a20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008a24:	f7f8 f82a 	bl	8000a7c <__aeabi_uldivmod>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4b60      	ldr	r3, [pc, #384]	; (8008bb0 <UART_SetConfig+0x4e4>)
 8008a2e:	fba3 2302 	umull	r2, r3, r3, r2
 8008a32:	095b      	lsrs	r3, r3, #5
 8008a34:	011c      	lsls	r4, r3, #4
 8008a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008a40:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008a44:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008a48:	4642      	mov	r2, r8
 8008a4a:	464b      	mov	r3, r9
 8008a4c:	1891      	adds	r1, r2, r2
 8008a4e:	61b9      	str	r1, [r7, #24]
 8008a50:	415b      	adcs	r3, r3
 8008a52:	61fb      	str	r3, [r7, #28]
 8008a54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008a58:	4641      	mov	r1, r8
 8008a5a:	1851      	adds	r1, r2, r1
 8008a5c:	6139      	str	r1, [r7, #16]
 8008a5e:	4649      	mov	r1, r9
 8008a60:	414b      	adcs	r3, r1
 8008a62:	617b      	str	r3, [r7, #20]
 8008a64:	f04f 0200 	mov.w	r2, #0
 8008a68:	f04f 0300 	mov.w	r3, #0
 8008a6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008a70:	4659      	mov	r1, fp
 8008a72:	00cb      	lsls	r3, r1, #3
 8008a74:	4651      	mov	r1, sl
 8008a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a7a:	4651      	mov	r1, sl
 8008a7c:	00ca      	lsls	r2, r1, #3
 8008a7e:	4610      	mov	r0, r2
 8008a80:	4619      	mov	r1, r3
 8008a82:	4603      	mov	r3, r0
 8008a84:	4642      	mov	r2, r8
 8008a86:	189b      	adds	r3, r3, r2
 8008a88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008a8c:	464b      	mov	r3, r9
 8008a8e:	460a      	mov	r2, r1
 8008a90:	eb42 0303 	adc.w	r3, r2, r3
 8008a94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	67bb      	str	r3, [r7, #120]	; 0x78
 8008aa2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008aa4:	f04f 0200 	mov.w	r2, #0
 8008aa8:	f04f 0300 	mov.w	r3, #0
 8008aac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008ab0:	4649      	mov	r1, r9
 8008ab2:	008b      	lsls	r3, r1, #2
 8008ab4:	4641      	mov	r1, r8
 8008ab6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008aba:	4641      	mov	r1, r8
 8008abc:	008a      	lsls	r2, r1, #2
 8008abe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008ac2:	f7f7 ffdb 	bl	8000a7c <__aeabi_uldivmod>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	4b39      	ldr	r3, [pc, #228]	; (8008bb0 <UART_SetConfig+0x4e4>)
 8008acc:	fba3 1302 	umull	r1, r3, r3, r2
 8008ad0:	095b      	lsrs	r3, r3, #5
 8008ad2:	2164      	movs	r1, #100	; 0x64
 8008ad4:	fb01 f303 	mul.w	r3, r1, r3
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	011b      	lsls	r3, r3, #4
 8008adc:	3332      	adds	r3, #50	; 0x32
 8008ade:	4a34      	ldr	r2, [pc, #208]	; (8008bb0 <UART_SetConfig+0x4e4>)
 8008ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ae4:	095b      	lsrs	r3, r3, #5
 8008ae6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008aea:	441c      	add	r4, r3
 8008aec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008af0:	2200      	movs	r2, #0
 8008af2:	673b      	str	r3, [r7, #112]	; 0x70
 8008af4:	677a      	str	r2, [r7, #116]	; 0x74
 8008af6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008afa:	4642      	mov	r2, r8
 8008afc:	464b      	mov	r3, r9
 8008afe:	1891      	adds	r1, r2, r2
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	415b      	adcs	r3, r3
 8008b04:	60fb      	str	r3, [r7, #12]
 8008b06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008b0a:	4641      	mov	r1, r8
 8008b0c:	1851      	adds	r1, r2, r1
 8008b0e:	6039      	str	r1, [r7, #0]
 8008b10:	4649      	mov	r1, r9
 8008b12:	414b      	adcs	r3, r1
 8008b14:	607b      	str	r3, [r7, #4]
 8008b16:	f04f 0200 	mov.w	r2, #0
 8008b1a:	f04f 0300 	mov.w	r3, #0
 8008b1e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008b22:	4659      	mov	r1, fp
 8008b24:	00cb      	lsls	r3, r1, #3
 8008b26:	4651      	mov	r1, sl
 8008b28:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b2c:	4651      	mov	r1, sl
 8008b2e:	00ca      	lsls	r2, r1, #3
 8008b30:	4610      	mov	r0, r2
 8008b32:	4619      	mov	r1, r3
 8008b34:	4603      	mov	r3, r0
 8008b36:	4642      	mov	r2, r8
 8008b38:	189b      	adds	r3, r3, r2
 8008b3a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008b3c:	464b      	mov	r3, r9
 8008b3e:	460a      	mov	r2, r1
 8008b40:	eb42 0303 	adc.w	r3, r2, r3
 8008b44:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	663b      	str	r3, [r7, #96]	; 0x60
 8008b50:	667a      	str	r2, [r7, #100]	; 0x64
 8008b52:	f04f 0200 	mov.w	r2, #0
 8008b56:	f04f 0300 	mov.w	r3, #0
 8008b5a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008b5e:	4649      	mov	r1, r9
 8008b60:	008b      	lsls	r3, r1, #2
 8008b62:	4641      	mov	r1, r8
 8008b64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b68:	4641      	mov	r1, r8
 8008b6a:	008a      	lsls	r2, r1, #2
 8008b6c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008b70:	f7f7 ff84 	bl	8000a7c <__aeabi_uldivmod>
 8008b74:	4602      	mov	r2, r0
 8008b76:	460b      	mov	r3, r1
 8008b78:	4b0d      	ldr	r3, [pc, #52]	; (8008bb0 <UART_SetConfig+0x4e4>)
 8008b7a:	fba3 1302 	umull	r1, r3, r3, r2
 8008b7e:	095b      	lsrs	r3, r3, #5
 8008b80:	2164      	movs	r1, #100	; 0x64
 8008b82:	fb01 f303 	mul.w	r3, r1, r3
 8008b86:	1ad3      	subs	r3, r2, r3
 8008b88:	011b      	lsls	r3, r3, #4
 8008b8a:	3332      	adds	r3, #50	; 0x32
 8008b8c:	4a08      	ldr	r2, [pc, #32]	; (8008bb0 <UART_SetConfig+0x4e4>)
 8008b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b92:	095b      	lsrs	r3, r3, #5
 8008b94:	f003 020f 	and.w	r2, r3, #15
 8008b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4422      	add	r2, r4
 8008ba0:	609a      	str	r2, [r3, #8]
}
 8008ba2:	bf00      	nop
 8008ba4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008bae:	bf00      	nop
 8008bb0:	51eb851f 	.word	0x51eb851f

08008bb4 <atoi>:
 8008bb4:	220a      	movs	r2, #10
 8008bb6:	2100      	movs	r1, #0
 8008bb8:	f000 b8ea 	b.w	8008d90 <strtol>

08008bbc <__errno>:
 8008bbc:	4b01      	ldr	r3, [pc, #4]	; (8008bc4 <__errno+0x8>)
 8008bbe:	6818      	ldr	r0, [r3, #0]
 8008bc0:	4770      	bx	lr
 8008bc2:	bf00      	nop
 8008bc4:	2000000c 	.word	0x2000000c

08008bc8 <__libc_init_array>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	4d0d      	ldr	r5, [pc, #52]	; (8008c00 <__libc_init_array+0x38>)
 8008bcc:	4c0d      	ldr	r4, [pc, #52]	; (8008c04 <__libc_init_array+0x3c>)
 8008bce:	1b64      	subs	r4, r4, r5
 8008bd0:	10a4      	asrs	r4, r4, #2
 8008bd2:	2600      	movs	r6, #0
 8008bd4:	42a6      	cmp	r6, r4
 8008bd6:	d109      	bne.n	8008bec <__libc_init_array+0x24>
 8008bd8:	4d0b      	ldr	r5, [pc, #44]	; (8008c08 <__libc_init_array+0x40>)
 8008bda:	4c0c      	ldr	r4, [pc, #48]	; (8008c0c <__libc_init_array+0x44>)
 8008bdc:	f000 fd22 	bl	8009624 <_init>
 8008be0:	1b64      	subs	r4, r4, r5
 8008be2:	10a4      	asrs	r4, r4, #2
 8008be4:	2600      	movs	r6, #0
 8008be6:	42a6      	cmp	r6, r4
 8008be8:	d105      	bne.n	8008bf6 <__libc_init_array+0x2e>
 8008bea:	bd70      	pop	{r4, r5, r6, pc}
 8008bec:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bf0:	4798      	blx	r3
 8008bf2:	3601      	adds	r6, #1
 8008bf4:	e7ee      	b.n	8008bd4 <__libc_init_array+0xc>
 8008bf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bfa:	4798      	blx	r3
 8008bfc:	3601      	adds	r6, #1
 8008bfe:	e7f2      	b.n	8008be6 <__libc_init_array+0x1e>
 8008c00:	080097b8 	.word	0x080097b8
 8008c04:	080097b8 	.word	0x080097b8
 8008c08:	080097b8 	.word	0x080097b8
 8008c0c:	080097bc 	.word	0x080097bc

08008c10 <memcpy>:
 8008c10:	440a      	add	r2, r1
 8008c12:	4291      	cmp	r1, r2
 8008c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c18:	d100      	bne.n	8008c1c <memcpy+0xc>
 8008c1a:	4770      	bx	lr
 8008c1c:	b510      	push	{r4, lr}
 8008c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c26:	4291      	cmp	r1, r2
 8008c28:	d1f9      	bne.n	8008c1e <memcpy+0xe>
 8008c2a:	bd10      	pop	{r4, pc}

08008c2c <memset>:
 8008c2c:	4402      	add	r2, r0
 8008c2e:	4603      	mov	r3, r0
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d100      	bne.n	8008c36 <memset+0xa>
 8008c34:	4770      	bx	lr
 8008c36:	f803 1b01 	strb.w	r1, [r3], #1
 8008c3a:	e7f9      	b.n	8008c30 <memset+0x4>

08008c3c <siprintf>:
 8008c3c:	b40e      	push	{r1, r2, r3}
 8008c3e:	b500      	push	{lr}
 8008c40:	b09c      	sub	sp, #112	; 0x70
 8008c42:	ab1d      	add	r3, sp, #116	; 0x74
 8008c44:	9002      	str	r0, [sp, #8]
 8008c46:	9006      	str	r0, [sp, #24]
 8008c48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c4c:	4809      	ldr	r0, [pc, #36]	; (8008c74 <siprintf+0x38>)
 8008c4e:	9107      	str	r1, [sp, #28]
 8008c50:	9104      	str	r1, [sp, #16]
 8008c52:	4909      	ldr	r1, [pc, #36]	; (8008c78 <siprintf+0x3c>)
 8008c54:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c58:	9105      	str	r1, [sp, #20]
 8008c5a:	6800      	ldr	r0, [r0, #0]
 8008c5c:	9301      	str	r3, [sp, #4]
 8008c5e:	a902      	add	r1, sp, #8
 8008c60:	f000 f8fc 	bl	8008e5c <_svfiprintf_r>
 8008c64:	9b02      	ldr	r3, [sp, #8]
 8008c66:	2200      	movs	r2, #0
 8008c68:	701a      	strb	r2, [r3, #0]
 8008c6a:	b01c      	add	sp, #112	; 0x70
 8008c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c70:	b003      	add	sp, #12
 8008c72:	4770      	bx	lr
 8008c74:	2000000c 	.word	0x2000000c
 8008c78:	ffff0208 	.word	0xffff0208

08008c7c <strcpy>:
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c82:	f803 2b01 	strb.w	r2, [r3], #1
 8008c86:	2a00      	cmp	r2, #0
 8008c88:	d1f9      	bne.n	8008c7e <strcpy+0x2>
 8008c8a:	4770      	bx	lr

08008c8c <_strtol_l.constprop.0>:
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c92:	d001      	beq.n	8008c98 <_strtol_l.constprop.0+0xc>
 8008c94:	2b24      	cmp	r3, #36	; 0x24
 8008c96:	d906      	bls.n	8008ca6 <_strtol_l.constprop.0+0x1a>
 8008c98:	f7ff ff90 	bl	8008bbc <__errno>
 8008c9c:	2316      	movs	r3, #22
 8008c9e:	6003      	str	r3, [r0, #0]
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ca6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008d8c <_strtol_l.constprop.0+0x100>
 8008caa:	460d      	mov	r5, r1
 8008cac:	462e      	mov	r6, r5
 8008cae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cb2:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008cb6:	f017 0708 	ands.w	r7, r7, #8
 8008cba:	d1f7      	bne.n	8008cac <_strtol_l.constprop.0+0x20>
 8008cbc:	2c2d      	cmp	r4, #45	; 0x2d
 8008cbe:	d132      	bne.n	8008d26 <_strtol_l.constprop.0+0x9a>
 8008cc0:	782c      	ldrb	r4, [r5, #0]
 8008cc2:	2701      	movs	r7, #1
 8008cc4:	1cb5      	adds	r5, r6, #2
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d05b      	beq.n	8008d82 <_strtol_l.constprop.0+0xf6>
 8008cca:	2b10      	cmp	r3, #16
 8008ccc:	d109      	bne.n	8008ce2 <_strtol_l.constprop.0+0x56>
 8008cce:	2c30      	cmp	r4, #48	; 0x30
 8008cd0:	d107      	bne.n	8008ce2 <_strtol_l.constprop.0+0x56>
 8008cd2:	782c      	ldrb	r4, [r5, #0]
 8008cd4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008cd8:	2c58      	cmp	r4, #88	; 0x58
 8008cda:	d14d      	bne.n	8008d78 <_strtol_l.constprop.0+0xec>
 8008cdc:	786c      	ldrb	r4, [r5, #1]
 8008cde:	2310      	movs	r3, #16
 8008ce0:	3502      	adds	r5, #2
 8008ce2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008ce6:	f108 38ff 	add.w	r8, r8, #4294967295
 8008cea:	f04f 0c00 	mov.w	ip, #0
 8008cee:	fbb8 f9f3 	udiv	r9, r8, r3
 8008cf2:	4666      	mov	r6, ip
 8008cf4:	fb03 8a19 	mls	sl, r3, r9, r8
 8008cf8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008cfc:	f1be 0f09 	cmp.w	lr, #9
 8008d00:	d816      	bhi.n	8008d30 <_strtol_l.constprop.0+0xa4>
 8008d02:	4674      	mov	r4, lr
 8008d04:	42a3      	cmp	r3, r4
 8008d06:	dd24      	ble.n	8008d52 <_strtol_l.constprop.0+0xc6>
 8008d08:	f1bc 0f00 	cmp.w	ip, #0
 8008d0c:	db1e      	blt.n	8008d4c <_strtol_l.constprop.0+0xc0>
 8008d0e:	45b1      	cmp	r9, r6
 8008d10:	d31c      	bcc.n	8008d4c <_strtol_l.constprop.0+0xc0>
 8008d12:	d101      	bne.n	8008d18 <_strtol_l.constprop.0+0x8c>
 8008d14:	45a2      	cmp	sl, r4
 8008d16:	db19      	blt.n	8008d4c <_strtol_l.constprop.0+0xc0>
 8008d18:	fb06 4603 	mla	r6, r6, r3, r4
 8008d1c:	f04f 0c01 	mov.w	ip, #1
 8008d20:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d24:	e7e8      	b.n	8008cf8 <_strtol_l.constprop.0+0x6c>
 8008d26:	2c2b      	cmp	r4, #43	; 0x2b
 8008d28:	bf04      	itt	eq
 8008d2a:	782c      	ldrbeq	r4, [r5, #0]
 8008d2c:	1cb5      	addeq	r5, r6, #2
 8008d2e:	e7ca      	b.n	8008cc6 <_strtol_l.constprop.0+0x3a>
 8008d30:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008d34:	f1be 0f19 	cmp.w	lr, #25
 8008d38:	d801      	bhi.n	8008d3e <_strtol_l.constprop.0+0xb2>
 8008d3a:	3c37      	subs	r4, #55	; 0x37
 8008d3c:	e7e2      	b.n	8008d04 <_strtol_l.constprop.0+0x78>
 8008d3e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008d42:	f1be 0f19 	cmp.w	lr, #25
 8008d46:	d804      	bhi.n	8008d52 <_strtol_l.constprop.0+0xc6>
 8008d48:	3c57      	subs	r4, #87	; 0x57
 8008d4a:	e7db      	b.n	8008d04 <_strtol_l.constprop.0+0x78>
 8008d4c:	f04f 3cff 	mov.w	ip, #4294967295
 8008d50:	e7e6      	b.n	8008d20 <_strtol_l.constprop.0+0x94>
 8008d52:	f1bc 0f00 	cmp.w	ip, #0
 8008d56:	da05      	bge.n	8008d64 <_strtol_l.constprop.0+0xd8>
 8008d58:	2322      	movs	r3, #34	; 0x22
 8008d5a:	6003      	str	r3, [r0, #0]
 8008d5c:	4646      	mov	r6, r8
 8008d5e:	b942      	cbnz	r2, 8008d72 <_strtol_l.constprop.0+0xe6>
 8008d60:	4630      	mov	r0, r6
 8008d62:	e79e      	b.n	8008ca2 <_strtol_l.constprop.0+0x16>
 8008d64:	b107      	cbz	r7, 8008d68 <_strtol_l.constprop.0+0xdc>
 8008d66:	4276      	negs	r6, r6
 8008d68:	2a00      	cmp	r2, #0
 8008d6a:	d0f9      	beq.n	8008d60 <_strtol_l.constprop.0+0xd4>
 8008d6c:	f1bc 0f00 	cmp.w	ip, #0
 8008d70:	d000      	beq.n	8008d74 <_strtol_l.constprop.0+0xe8>
 8008d72:	1e69      	subs	r1, r5, #1
 8008d74:	6011      	str	r1, [r2, #0]
 8008d76:	e7f3      	b.n	8008d60 <_strtol_l.constprop.0+0xd4>
 8008d78:	2430      	movs	r4, #48	; 0x30
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1b1      	bne.n	8008ce2 <_strtol_l.constprop.0+0x56>
 8008d7e:	2308      	movs	r3, #8
 8008d80:	e7af      	b.n	8008ce2 <_strtol_l.constprop.0+0x56>
 8008d82:	2c30      	cmp	r4, #48	; 0x30
 8008d84:	d0a5      	beq.n	8008cd2 <_strtol_l.constprop.0+0x46>
 8008d86:	230a      	movs	r3, #10
 8008d88:	e7ab      	b.n	8008ce2 <_strtol_l.constprop.0+0x56>
 8008d8a:	bf00      	nop
 8008d8c:	0800967d 	.word	0x0800967d

08008d90 <strtol>:
 8008d90:	4613      	mov	r3, r2
 8008d92:	460a      	mov	r2, r1
 8008d94:	4601      	mov	r1, r0
 8008d96:	4802      	ldr	r0, [pc, #8]	; (8008da0 <strtol+0x10>)
 8008d98:	6800      	ldr	r0, [r0, #0]
 8008d9a:	f7ff bf77 	b.w	8008c8c <_strtol_l.constprop.0>
 8008d9e:	bf00      	nop
 8008da0:	2000000c 	.word	0x2000000c

08008da4 <__ssputs_r>:
 8008da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008da8:	688e      	ldr	r6, [r1, #8]
 8008daa:	429e      	cmp	r6, r3
 8008dac:	4682      	mov	sl, r0
 8008dae:	460c      	mov	r4, r1
 8008db0:	4690      	mov	r8, r2
 8008db2:	461f      	mov	r7, r3
 8008db4:	d838      	bhi.n	8008e28 <__ssputs_r+0x84>
 8008db6:	898a      	ldrh	r2, [r1, #12]
 8008db8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008dbc:	d032      	beq.n	8008e24 <__ssputs_r+0x80>
 8008dbe:	6825      	ldr	r5, [r4, #0]
 8008dc0:	6909      	ldr	r1, [r1, #16]
 8008dc2:	eba5 0901 	sub.w	r9, r5, r1
 8008dc6:	6965      	ldr	r5, [r4, #20]
 8008dc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008dcc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	444b      	add	r3, r9
 8008dd4:	106d      	asrs	r5, r5, #1
 8008dd6:	429d      	cmp	r5, r3
 8008dd8:	bf38      	it	cc
 8008dda:	461d      	movcc	r5, r3
 8008ddc:	0553      	lsls	r3, r2, #21
 8008dde:	d531      	bpl.n	8008e44 <__ssputs_r+0xa0>
 8008de0:	4629      	mov	r1, r5
 8008de2:	f000 fb55 	bl	8009490 <_malloc_r>
 8008de6:	4606      	mov	r6, r0
 8008de8:	b950      	cbnz	r0, 8008e00 <__ssputs_r+0x5c>
 8008dea:	230c      	movs	r3, #12
 8008dec:	f8ca 3000 	str.w	r3, [sl]
 8008df0:	89a3      	ldrh	r3, [r4, #12]
 8008df2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008df6:	81a3      	strh	r3, [r4, #12]
 8008df8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e00:	6921      	ldr	r1, [r4, #16]
 8008e02:	464a      	mov	r2, r9
 8008e04:	f7ff ff04 	bl	8008c10 <memcpy>
 8008e08:	89a3      	ldrh	r3, [r4, #12]
 8008e0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e12:	81a3      	strh	r3, [r4, #12]
 8008e14:	6126      	str	r6, [r4, #16]
 8008e16:	6165      	str	r5, [r4, #20]
 8008e18:	444e      	add	r6, r9
 8008e1a:	eba5 0509 	sub.w	r5, r5, r9
 8008e1e:	6026      	str	r6, [r4, #0]
 8008e20:	60a5      	str	r5, [r4, #8]
 8008e22:	463e      	mov	r6, r7
 8008e24:	42be      	cmp	r6, r7
 8008e26:	d900      	bls.n	8008e2a <__ssputs_r+0x86>
 8008e28:	463e      	mov	r6, r7
 8008e2a:	6820      	ldr	r0, [r4, #0]
 8008e2c:	4632      	mov	r2, r6
 8008e2e:	4641      	mov	r1, r8
 8008e30:	f000 faa8 	bl	8009384 <memmove>
 8008e34:	68a3      	ldr	r3, [r4, #8]
 8008e36:	1b9b      	subs	r3, r3, r6
 8008e38:	60a3      	str	r3, [r4, #8]
 8008e3a:	6823      	ldr	r3, [r4, #0]
 8008e3c:	4433      	add	r3, r6
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	2000      	movs	r0, #0
 8008e42:	e7db      	b.n	8008dfc <__ssputs_r+0x58>
 8008e44:	462a      	mov	r2, r5
 8008e46:	f000 fb97 	bl	8009578 <_realloc_r>
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d1e1      	bne.n	8008e14 <__ssputs_r+0x70>
 8008e50:	6921      	ldr	r1, [r4, #16]
 8008e52:	4650      	mov	r0, sl
 8008e54:	f000 fab0 	bl	80093b8 <_free_r>
 8008e58:	e7c7      	b.n	8008dea <__ssputs_r+0x46>
	...

08008e5c <_svfiprintf_r>:
 8008e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e60:	4698      	mov	r8, r3
 8008e62:	898b      	ldrh	r3, [r1, #12]
 8008e64:	061b      	lsls	r3, r3, #24
 8008e66:	b09d      	sub	sp, #116	; 0x74
 8008e68:	4607      	mov	r7, r0
 8008e6a:	460d      	mov	r5, r1
 8008e6c:	4614      	mov	r4, r2
 8008e6e:	d50e      	bpl.n	8008e8e <_svfiprintf_r+0x32>
 8008e70:	690b      	ldr	r3, [r1, #16]
 8008e72:	b963      	cbnz	r3, 8008e8e <_svfiprintf_r+0x32>
 8008e74:	2140      	movs	r1, #64	; 0x40
 8008e76:	f000 fb0b 	bl	8009490 <_malloc_r>
 8008e7a:	6028      	str	r0, [r5, #0]
 8008e7c:	6128      	str	r0, [r5, #16]
 8008e7e:	b920      	cbnz	r0, 8008e8a <_svfiprintf_r+0x2e>
 8008e80:	230c      	movs	r3, #12
 8008e82:	603b      	str	r3, [r7, #0]
 8008e84:	f04f 30ff 	mov.w	r0, #4294967295
 8008e88:	e0d1      	b.n	800902e <_svfiprintf_r+0x1d2>
 8008e8a:	2340      	movs	r3, #64	; 0x40
 8008e8c:	616b      	str	r3, [r5, #20]
 8008e8e:	2300      	movs	r3, #0
 8008e90:	9309      	str	r3, [sp, #36]	; 0x24
 8008e92:	2320      	movs	r3, #32
 8008e94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e98:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e9c:	2330      	movs	r3, #48	; 0x30
 8008e9e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009048 <_svfiprintf_r+0x1ec>
 8008ea2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ea6:	f04f 0901 	mov.w	r9, #1
 8008eaa:	4623      	mov	r3, r4
 8008eac:	469a      	mov	sl, r3
 8008eae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008eb2:	b10a      	cbz	r2, 8008eb8 <_svfiprintf_r+0x5c>
 8008eb4:	2a25      	cmp	r2, #37	; 0x25
 8008eb6:	d1f9      	bne.n	8008eac <_svfiprintf_r+0x50>
 8008eb8:	ebba 0b04 	subs.w	fp, sl, r4
 8008ebc:	d00b      	beq.n	8008ed6 <_svfiprintf_r+0x7a>
 8008ebe:	465b      	mov	r3, fp
 8008ec0:	4622      	mov	r2, r4
 8008ec2:	4629      	mov	r1, r5
 8008ec4:	4638      	mov	r0, r7
 8008ec6:	f7ff ff6d 	bl	8008da4 <__ssputs_r>
 8008eca:	3001      	adds	r0, #1
 8008ecc:	f000 80aa 	beq.w	8009024 <_svfiprintf_r+0x1c8>
 8008ed0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ed2:	445a      	add	r2, fp
 8008ed4:	9209      	str	r2, [sp, #36]	; 0x24
 8008ed6:	f89a 3000 	ldrb.w	r3, [sl]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f000 80a2 	beq.w	8009024 <_svfiprintf_r+0x1c8>
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ee6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008eea:	f10a 0a01 	add.w	sl, sl, #1
 8008eee:	9304      	str	r3, [sp, #16]
 8008ef0:	9307      	str	r3, [sp, #28]
 8008ef2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008ef6:	931a      	str	r3, [sp, #104]	; 0x68
 8008ef8:	4654      	mov	r4, sl
 8008efa:	2205      	movs	r2, #5
 8008efc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f00:	4851      	ldr	r0, [pc, #324]	; (8009048 <_svfiprintf_r+0x1ec>)
 8008f02:	f7f7 f975 	bl	80001f0 <memchr>
 8008f06:	9a04      	ldr	r2, [sp, #16]
 8008f08:	b9d8      	cbnz	r0, 8008f42 <_svfiprintf_r+0xe6>
 8008f0a:	06d0      	lsls	r0, r2, #27
 8008f0c:	bf44      	itt	mi
 8008f0e:	2320      	movmi	r3, #32
 8008f10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f14:	0711      	lsls	r1, r2, #28
 8008f16:	bf44      	itt	mi
 8008f18:	232b      	movmi	r3, #43	; 0x2b
 8008f1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f1e:	f89a 3000 	ldrb.w	r3, [sl]
 8008f22:	2b2a      	cmp	r3, #42	; 0x2a
 8008f24:	d015      	beq.n	8008f52 <_svfiprintf_r+0xf6>
 8008f26:	9a07      	ldr	r2, [sp, #28]
 8008f28:	4654      	mov	r4, sl
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	f04f 0c0a 	mov.w	ip, #10
 8008f30:	4621      	mov	r1, r4
 8008f32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f36:	3b30      	subs	r3, #48	; 0x30
 8008f38:	2b09      	cmp	r3, #9
 8008f3a:	d94e      	bls.n	8008fda <_svfiprintf_r+0x17e>
 8008f3c:	b1b0      	cbz	r0, 8008f6c <_svfiprintf_r+0x110>
 8008f3e:	9207      	str	r2, [sp, #28]
 8008f40:	e014      	b.n	8008f6c <_svfiprintf_r+0x110>
 8008f42:	eba0 0308 	sub.w	r3, r0, r8
 8008f46:	fa09 f303 	lsl.w	r3, r9, r3
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	9304      	str	r3, [sp, #16]
 8008f4e:	46a2      	mov	sl, r4
 8008f50:	e7d2      	b.n	8008ef8 <_svfiprintf_r+0x9c>
 8008f52:	9b03      	ldr	r3, [sp, #12]
 8008f54:	1d19      	adds	r1, r3, #4
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	9103      	str	r1, [sp, #12]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	bfbb      	ittet	lt
 8008f5e:	425b      	neglt	r3, r3
 8008f60:	f042 0202 	orrlt.w	r2, r2, #2
 8008f64:	9307      	strge	r3, [sp, #28]
 8008f66:	9307      	strlt	r3, [sp, #28]
 8008f68:	bfb8      	it	lt
 8008f6a:	9204      	strlt	r2, [sp, #16]
 8008f6c:	7823      	ldrb	r3, [r4, #0]
 8008f6e:	2b2e      	cmp	r3, #46	; 0x2e
 8008f70:	d10c      	bne.n	8008f8c <_svfiprintf_r+0x130>
 8008f72:	7863      	ldrb	r3, [r4, #1]
 8008f74:	2b2a      	cmp	r3, #42	; 0x2a
 8008f76:	d135      	bne.n	8008fe4 <_svfiprintf_r+0x188>
 8008f78:	9b03      	ldr	r3, [sp, #12]
 8008f7a:	1d1a      	adds	r2, r3, #4
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	9203      	str	r2, [sp, #12]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	bfb8      	it	lt
 8008f84:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f88:	3402      	adds	r4, #2
 8008f8a:	9305      	str	r3, [sp, #20]
 8008f8c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009058 <_svfiprintf_r+0x1fc>
 8008f90:	7821      	ldrb	r1, [r4, #0]
 8008f92:	2203      	movs	r2, #3
 8008f94:	4650      	mov	r0, sl
 8008f96:	f7f7 f92b 	bl	80001f0 <memchr>
 8008f9a:	b140      	cbz	r0, 8008fae <_svfiprintf_r+0x152>
 8008f9c:	2340      	movs	r3, #64	; 0x40
 8008f9e:	eba0 000a 	sub.w	r0, r0, sl
 8008fa2:	fa03 f000 	lsl.w	r0, r3, r0
 8008fa6:	9b04      	ldr	r3, [sp, #16]
 8008fa8:	4303      	orrs	r3, r0
 8008faa:	3401      	adds	r4, #1
 8008fac:	9304      	str	r3, [sp, #16]
 8008fae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fb2:	4826      	ldr	r0, [pc, #152]	; (800904c <_svfiprintf_r+0x1f0>)
 8008fb4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fb8:	2206      	movs	r2, #6
 8008fba:	f7f7 f919 	bl	80001f0 <memchr>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d038      	beq.n	8009034 <_svfiprintf_r+0x1d8>
 8008fc2:	4b23      	ldr	r3, [pc, #140]	; (8009050 <_svfiprintf_r+0x1f4>)
 8008fc4:	bb1b      	cbnz	r3, 800900e <_svfiprintf_r+0x1b2>
 8008fc6:	9b03      	ldr	r3, [sp, #12]
 8008fc8:	3307      	adds	r3, #7
 8008fca:	f023 0307 	bic.w	r3, r3, #7
 8008fce:	3308      	adds	r3, #8
 8008fd0:	9303      	str	r3, [sp, #12]
 8008fd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd4:	4433      	add	r3, r6
 8008fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8008fd8:	e767      	b.n	8008eaa <_svfiprintf_r+0x4e>
 8008fda:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fde:	460c      	mov	r4, r1
 8008fe0:	2001      	movs	r0, #1
 8008fe2:	e7a5      	b.n	8008f30 <_svfiprintf_r+0xd4>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	3401      	adds	r4, #1
 8008fe8:	9305      	str	r3, [sp, #20]
 8008fea:	4619      	mov	r1, r3
 8008fec:	f04f 0c0a 	mov.w	ip, #10
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ff6:	3a30      	subs	r2, #48	; 0x30
 8008ff8:	2a09      	cmp	r2, #9
 8008ffa:	d903      	bls.n	8009004 <_svfiprintf_r+0x1a8>
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d0c5      	beq.n	8008f8c <_svfiprintf_r+0x130>
 8009000:	9105      	str	r1, [sp, #20]
 8009002:	e7c3      	b.n	8008f8c <_svfiprintf_r+0x130>
 8009004:	fb0c 2101 	mla	r1, ip, r1, r2
 8009008:	4604      	mov	r4, r0
 800900a:	2301      	movs	r3, #1
 800900c:	e7f0      	b.n	8008ff0 <_svfiprintf_r+0x194>
 800900e:	ab03      	add	r3, sp, #12
 8009010:	9300      	str	r3, [sp, #0]
 8009012:	462a      	mov	r2, r5
 8009014:	4b0f      	ldr	r3, [pc, #60]	; (8009054 <_svfiprintf_r+0x1f8>)
 8009016:	a904      	add	r1, sp, #16
 8009018:	4638      	mov	r0, r7
 800901a:	f3af 8000 	nop.w
 800901e:	1c42      	adds	r2, r0, #1
 8009020:	4606      	mov	r6, r0
 8009022:	d1d6      	bne.n	8008fd2 <_svfiprintf_r+0x176>
 8009024:	89ab      	ldrh	r3, [r5, #12]
 8009026:	065b      	lsls	r3, r3, #25
 8009028:	f53f af2c 	bmi.w	8008e84 <_svfiprintf_r+0x28>
 800902c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800902e:	b01d      	add	sp, #116	; 0x74
 8009030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009034:	ab03      	add	r3, sp, #12
 8009036:	9300      	str	r3, [sp, #0]
 8009038:	462a      	mov	r2, r5
 800903a:	4b06      	ldr	r3, [pc, #24]	; (8009054 <_svfiprintf_r+0x1f8>)
 800903c:	a904      	add	r1, sp, #16
 800903e:	4638      	mov	r0, r7
 8009040:	f000 f87a 	bl	8009138 <_printf_i>
 8009044:	e7eb      	b.n	800901e <_svfiprintf_r+0x1c2>
 8009046:	bf00      	nop
 8009048:	0800977d 	.word	0x0800977d
 800904c:	08009787 	.word	0x08009787
 8009050:	00000000 	.word	0x00000000
 8009054:	08008da5 	.word	0x08008da5
 8009058:	08009783 	.word	0x08009783

0800905c <_printf_common>:
 800905c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009060:	4616      	mov	r6, r2
 8009062:	4699      	mov	r9, r3
 8009064:	688a      	ldr	r2, [r1, #8]
 8009066:	690b      	ldr	r3, [r1, #16]
 8009068:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800906c:	4293      	cmp	r3, r2
 800906e:	bfb8      	it	lt
 8009070:	4613      	movlt	r3, r2
 8009072:	6033      	str	r3, [r6, #0]
 8009074:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009078:	4607      	mov	r7, r0
 800907a:	460c      	mov	r4, r1
 800907c:	b10a      	cbz	r2, 8009082 <_printf_common+0x26>
 800907e:	3301      	adds	r3, #1
 8009080:	6033      	str	r3, [r6, #0]
 8009082:	6823      	ldr	r3, [r4, #0]
 8009084:	0699      	lsls	r1, r3, #26
 8009086:	bf42      	ittt	mi
 8009088:	6833      	ldrmi	r3, [r6, #0]
 800908a:	3302      	addmi	r3, #2
 800908c:	6033      	strmi	r3, [r6, #0]
 800908e:	6825      	ldr	r5, [r4, #0]
 8009090:	f015 0506 	ands.w	r5, r5, #6
 8009094:	d106      	bne.n	80090a4 <_printf_common+0x48>
 8009096:	f104 0a19 	add.w	sl, r4, #25
 800909a:	68e3      	ldr	r3, [r4, #12]
 800909c:	6832      	ldr	r2, [r6, #0]
 800909e:	1a9b      	subs	r3, r3, r2
 80090a0:	42ab      	cmp	r3, r5
 80090a2:	dc26      	bgt.n	80090f2 <_printf_common+0x96>
 80090a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090a8:	1e13      	subs	r3, r2, #0
 80090aa:	6822      	ldr	r2, [r4, #0]
 80090ac:	bf18      	it	ne
 80090ae:	2301      	movne	r3, #1
 80090b0:	0692      	lsls	r2, r2, #26
 80090b2:	d42b      	bmi.n	800910c <_printf_common+0xb0>
 80090b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090b8:	4649      	mov	r1, r9
 80090ba:	4638      	mov	r0, r7
 80090bc:	47c0      	blx	r8
 80090be:	3001      	adds	r0, #1
 80090c0:	d01e      	beq.n	8009100 <_printf_common+0xa4>
 80090c2:	6823      	ldr	r3, [r4, #0]
 80090c4:	68e5      	ldr	r5, [r4, #12]
 80090c6:	6832      	ldr	r2, [r6, #0]
 80090c8:	f003 0306 	and.w	r3, r3, #6
 80090cc:	2b04      	cmp	r3, #4
 80090ce:	bf08      	it	eq
 80090d0:	1aad      	subeq	r5, r5, r2
 80090d2:	68a3      	ldr	r3, [r4, #8]
 80090d4:	6922      	ldr	r2, [r4, #16]
 80090d6:	bf0c      	ite	eq
 80090d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090dc:	2500      	movne	r5, #0
 80090de:	4293      	cmp	r3, r2
 80090e0:	bfc4      	itt	gt
 80090e2:	1a9b      	subgt	r3, r3, r2
 80090e4:	18ed      	addgt	r5, r5, r3
 80090e6:	2600      	movs	r6, #0
 80090e8:	341a      	adds	r4, #26
 80090ea:	42b5      	cmp	r5, r6
 80090ec:	d11a      	bne.n	8009124 <_printf_common+0xc8>
 80090ee:	2000      	movs	r0, #0
 80090f0:	e008      	b.n	8009104 <_printf_common+0xa8>
 80090f2:	2301      	movs	r3, #1
 80090f4:	4652      	mov	r2, sl
 80090f6:	4649      	mov	r1, r9
 80090f8:	4638      	mov	r0, r7
 80090fa:	47c0      	blx	r8
 80090fc:	3001      	adds	r0, #1
 80090fe:	d103      	bne.n	8009108 <_printf_common+0xac>
 8009100:	f04f 30ff 	mov.w	r0, #4294967295
 8009104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009108:	3501      	adds	r5, #1
 800910a:	e7c6      	b.n	800909a <_printf_common+0x3e>
 800910c:	18e1      	adds	r1, r4, r3
 800910e:	1c5a      	adds	r2, r3, #1
 8009110:	2030      	movs	r0, #48	; 0x30
 8009112:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009116:	4422      	add	r2, r4
 8009118:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800911c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009120:	3302      	adds	r3, #2
 8009122:	e7c7      	b.n	80090b4 <_printf_common+0x58>
 8009124:	2301      	movs	r3, #1
 8009126:	4622      	mov	r2, r4
 8009128:	4649      	mov	r1, r9
 800912a:	4638      	mov	r0, r7
 800912c:	47c0      	blx	r8
 800912e:	3001      	adds	r0, #1
 8009130:	d0e6      	beq.n	8009100 <_printf_common+0xa4>
 8009132:	3601      	adds	r6, #1
 8009134:	e7d9      	b.n	80090ea <_printf_common+0x8e>
	...

08009138 <_printf_i>:
 8009138:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800913c:	7e0f      	ldrb	r7, [r1, #24]
 800913e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009140:	2f78      	cmp	r7, #120	; 0x78
 8009142:	4691      	mov	r9, r2
 8009144:	4680      	mov	r8, r0
 8009146:	460c      	mov	r4, r1
 8009148:	469a      	mov	sl, r3
 800914a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800914e:	d807      	bhi.n	8009160 <_printf_i+0x28>
 8009150:	2f62      	cmp	r7, #98	; 0x62
 8009152:	d80a      	bhi.n	800916a <_printf_i+0x32>
 8009154:	2f00      	cmp	r7, #0
 8009156:	f000 80d8 	beq.w	800930a <_printf_i+0x1d2>
 800915a:	2f58      	cmp	r7, #88	; 0x58
 800915c:	f000 80a3 	beq.w	80092a6 <_printf_i+0x16e>
 8009160:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009164:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009168:	e03a      	b.n	80091e0 <_printf_i+0xa8>
 800916a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800916e:	2b15      	cmp	r3, #21
 8009170:	d8f6      	bhi.n	8009160 <_printf_i+0x28>
 8009172:	a101      	add	r1, pc, #4	; (adr r1, 8009178 <_printf_i+0x40>)
 8009174:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009178:	080091d1 	.word	0x080091d1
 800917c:	080091e5 	.word	0x080091e5
 8009180:	08009161 	.word	0x08009161
 8009184:	08009161 	.word	0x08009161
 8009188:	08009161 	.word	0x08009161
 800918c:	08009161 	.word	0x08009161
 8009190:	080091e5 	.word	0x080091e5
 8009194:	08009161 	.word	0x08009161
 8009198:	08009161 	.word	0x08009161
 800919c:	08009161 	.word	0x08009161
 80091a0:	08009161 	.word	0x08009161
 80091a4:	080092f1 	.word	0x080092f1
 80091a8:	08009215 	.word	0x08009215
 80091ac:	080092d3 	.word	0x080092d3
 80091b0:	08009161 	.word	0x08009161
 80091b4:	08009161 	.word	0x08009161
 80091b8:	08009313 	.word	0x08009313
 80091bc:	08009161 	.word	0x08009161
 80091c0:	08009215 	.word	0x08009215
 80091c4:	08009161 	.word	0x08009161
 80091c8:	08009161 	.word	0x08009161
 80091cc:	080092db 	.word	0x080092db
 80091d0:	682b      	ldr	r3, [r5, #0]
 80091d2:	1d1a      	adds	r2, r3, #4
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	602a      	str	r2, [r5, #0]
 80091d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80091e0:	2301      	movs	r3, #1
 80091e2:	e0a3      	b.n	800932c <_printf_i+0x1f4>
 80091e4:	6820      	ldr	r0, [r4, #0]
 80091e6:	6829      	ldr	r1, [r5, #0]
 80091e8:	0606      	lsls	r6, r0, #24
 80091ea:	f101 0304 	add.w	r3, r1, #4
 80091ee:	d50a      	bpl.n	8009206 <_printf_i+0xce>
 80091f0:	680e      	ldr	r6, [r1, #0]
 80091f2:	602b      	str	r3, [r5, #0]
 80091f4:	2e00      	cmp	r6, #0
 80091f6:	da03      	bge.n	8009200 <_printf_i+0xc8>
 80091f8:	232d      	movs	r3, #45	; 0x2d
 80091fa:	4276      	negs	r6, r6
 80091fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009200:	485e      	ldr	r0, [pc, #376]	; (800937c <_printf_i+0x244>)
 8009202:	230a      	movs	r3, #10
 8009204:	e019      	b.n	800923a <_printf_i+0x102>
 8009206:	680e      	ldr	r6, [r1, #0]
 8009208:	602b      	str	r3, [r5, #0]
 800920a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800920e:	bf18      	it	ne
 8009210:	b236      	sxthne	r6, r6
 8009212:	e7ef      	b.n	80091f4 <_printf_i+0xbc>
 8009214:	682b      	ldr	r3, [r5, #0]
 8009216:	6820      	ldr	r0, [r4, #0]
 8009218:	1d19      	adds	r1, r3, #4
 800921a:	6029      	str	r1, [r5, #0]
 800921c:	0601      	lsls	r1, r0, #24
 800921e:	d501      	bpl.n	8009224 <_printf_i+0xec>
 8009220:	681e      	ldr	r6, [r3, #0]
 8009222:	e002      	b.n	800922a <_printf_i+0xf2>
 8009224:	0646      	lsls	r6, r0, #25
 8009226:	d5fb      	bpl.n	8009220 <_printf_i+0xe8>
 8009228:	881e      	ldrh	r6, [r3, #0]
 800922a:	4854      	ldr	r0, [pc, #336]	; (800937c <_printf_i+0x244>)
 800922c:	2f6f      	cmp	r7, #111	; 0x6f
 800922e:	bf0c      	ite	eq
 8009230:	2308      	moveq	r3, #8
 8009232:	230a      	movne	r3, #10
 8009234:	2100      	movs	r1, #0
 8009236:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800923a:	6865      	ldr	r5, [r4, #4]
 800923c:	60a5      	str	r5, [r4, #8]
 800923e:	2d00      	cmp	r5, #0
 8009240:	bfa2      	ittt	ge
 8009242:	6821      	ldrge	r1, [r4, #0]
 8009244:	f021 0104 	bicge.w	r1, r1, #4
 8009248:	6021      	strge	r1, [r4, #0]
 800924a:	b90e      	cbnz	r6, 8009250 <_printf_i+0x118>
 800924c:	2d00      	cmp	r5, #0
 800924e:	d04d      	beq.n	80092ec <_printf_i+0x1b4>
 8009250:	4615      	mov	r5, r2
 8009252:	fbb6 f1f3 	udiv	r1, r6, r3
 8009256:	fb03 6711 	mls	r7, r3, r1, r6
 800925a:	5dc7      	ldrb	r7, [r0, r7]
 800925c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009260:	4637      	mov	r7, r6
 8009262:	42bb      	cmp	r3, r7
 8009264:	460e      	mov	r6, r1
 8009266:	d9f4      	bls.n	8009252 <_printf_i+0x11a>
 8009268:	2b08      	cmp	r3, #8
 800926a:	d10b      	bne.n	8009284 <_printf_i+0x14c>
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	07de      	lsls	r6, r3, #31
 8009270:	d508      	bpl.n	8009284 <_printf_i+0x14c>
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	6861      	ldr	r1, [r4, #4]
 8009276:	4299      	cmp	r1, r3
 8009278:	bfde      	ittt	le
 800927a:	2330      	movle	r3, #48	; 0x30
 800927c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009280:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009284:	1b52      	subs	r2, r2, r5
 8009286:	6122      	str	r2, [r4, #16]
 8009288:	f8cd a000 	str.w	sl, [sp]
 800928c:	464b      	mov	r3, r9
 800928e:	aa03      	add	r2, sp, #12
 8009290:	4621      	mov	r1, r4
 8009292:	4640      	mov	r0, r8
 8009294:	f7ff fee2 	bl	800905c <_printf_common>
 8009298:	3001      	adds	r0, #1
 800929a:	d14c      	bne.n	8009336 <_printf_i+0x1fe>
 800929c:	f04f 30ff 	mov.w	r0, #4294967295
 80092a0:	b004      	add	sp, #16
 80092a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092a6:	4835      	ldr	r0, [pc, #212]	; (800937c <_printf_i+0x244>)
 80092a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80092ac:	6829      	ldr	r1, [r5, #0]
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80092b4:	6029      	str	r1, [r5, #0]
 80092b6:	061d      	lsls	r5, r3, #24
 80092b8:	d514      	bpl.n	80092e4 <_printf_i+0x1ac>
 80092ba:	07df      	lsls	r7, r3, #31
 80092bc:	bf44      	itt	mi
 80092be:	f043 0320 	orrmi.w	r3, r3, #32
 80092c2:	6023      	strmi	r3, [r4, #0]
 80092c4:	b91e      	cbnz	r6, 80092ce <_printf_i+0x196>
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	f023 0320 	bic.w	r3, r3, #32
 80092cc:	6023      	str	r3, [r4, #0]
 80092ce:	2310      	movs	r3, #16
 80092d0:	e7b0      	b.n	8009234 <_printf_i+0xfc>
 80092d2:	6823      	ldr	r3, [r4, #0]
 80092d4:	f043 0320 	orr.w	r3, r3, #32
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	2378      	movs	r3, #120	; 0x78
 80092dc:	4828      	ldr	r0, [pc, #160]	; (8009380 <_printf_i+0x248>)
 80092de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80092e2:	e7e3      	b.n	80092ac <_printf_i+0x174>
 80092e4:	0659      	lsls	r1, r3, #25
 80092e6:	bf48      	it	mi
 80092e8:	b2b6      	uxthmi	r6, r6
 80092ea:	e7e6      	b.n	80092ba <_printf_i+0x182>
 80092ec:	4615      	mov	r5, r2
 80092ee:	e7bb      	b.n	8009268 <_printf_i+0x130>
 80092f0:	682b      	ldr	r3, [r5, #0]
 80092f2:	6826      	ldr	r6, [r4, #0]
 80092f4:	6961      	ldr	r1, [r4, #20]
 80092f6:	1d18      	adds	r0, r3, #4
 80092f8:	6028      	str	r0, [r5, #0]
 80092fa:	0635      	lsls	r5, r6, #24
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	d501      	bpl.n	8009304 <_printf_i+0x1cc>
 8009300:	6019      	str	r1, [r3, #0]
 8009302:	e002      	b.n	800930a <_printf_i+0x1d2>
 8009304:	0670      	lsls	r0, r6, #25
 8009306:	d5fb      	bpl.n	8009300 <_printf_i+0x1c8>
 8009308:	8019      	strh	r1, [r3, #0]
 800930a:	2300      	movs	r3, #0
 800930c:	6123      	str	r3, [r4, #16]
 800930e:	4615      	mov	r5, r2
 8009310:	e7ba      	b.n	8009288 <_printf_i+0x150>
 8009312:	682b      	ldr	r3, [r5, #0]
 8009314:	1d1a      	adds	r2, r3, #4
 8009316:	602a      	str	r2, [r5, #0]
 8009318:	681d      	ldr	r5, [r3, #0]
 800931a:	6862      	ldr	r2, [r4, #4]
 800931c:	2100      	movs	r1, #0
 800931e:	4628      	mov	r0, r5
 8009320:	f7f6 ff66 	bl	80001f0 <memchr>
 8009324:	b108      	cbz	r0, 800932a <_printf_i+0x1f2>
 8009326:	1b40      	subs	r0, r0, r5
 8009328:	6060      	str	r0, [r4, #4]
 800932a:	6863      	ldr	r3, [r4, #4]
 800932c:	6123      	str	r3, [r4, #16]
 800932e:	2300      	movs	r3, #0
 8009330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009334:	e7a8      	b.n	8009288 <_printf_i+0x150>
 8009336:	6923      	ldr	r3, [r4, #16]
 8009338:	462a      	mov	r2, r5
 800933a:	4649      	mov	r1, r9
 800933c:	4640      	mov	r0, r8
 800933e:	47d0      	blx	sl
 8009340:	3001      	adds	r0, #1
 8009342:	d0ab      	beq.n	800929c <_printf_i+0x164>
 8009344:	6823      	ldr	r3, [r4, #0]
 8009346:	079b      	lsls	r3, r3, #30
 8009348:	d413      	bmi.n	8009372 <_printf_i+0x23a>
 800934a:	68e0      	ldr	r0, [r4, #12]
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	4298      	cmp	r0, r3
 8009350:	bfb8      	it	lt
 8009352:	4618      	movlt	r0, r3
 8009354:	e7a4      	b.n	80092a0 <_printf_i+0x168>
 8009356:	2301      	movs	r3, #1
 8009358:	4632      	mov	r2, r6
 800935a:	4649      	mov	r1, r9
 800935c:	4640      	mov	r0, r8
 800935e:	47d0      	blx	sl
 8009360:	3001      	adds	r0, #1
 8009362:	d09b      	beq.n	800929c <_printf_i+0x164>
 8009364:	3501      	adds	r5, #1
 8009366:	68e3      	ldr	r3, [r4, #12]
 8009368:	9903      	ldr	r1, [sp, #12]
 800936a:	1a5b      	subs	r3, r3, r1
 800936c:	42ab      	cmp	r3, r5
 800936e:	dcf2      	bgt.n	8009356 <_printf_i+0x21e>
 8009370:	e7eb      	b.n	800934a <_printf_i+0x212>
 8009372:	2500      	movs	r5, #0
 8009374:	f104 0619 	add.w	r6, r4, #25
 8009378:	e7f5      	b.n	8009366 <_printf_i+0x22e>
 800937a:	bf00      	nop
 800937c:	0800978e 	.word	0x0800978e
 8009380:	0800979f 	.word	0x0800979f

08009384 <memmove>:
 8009384:	4288      	cmp	r0, r1
 8009386:	b510      	push	{r4, lr}
 8009388:	eb01 0402 	add.w	r4, r1, r2
 800938c:	d902      	bls.n	8009394 <memmove+0x10>
 800938e:	4284      	cmp	r4, r0
 8009390:	4623      	mov	r3, r4
 8009392:	d807      	bhi.n	80093a4 <memmove+0x20>
 8009394:	1e43      	subs	r3, r0, #1
 8009396:	42a1      	cmp	r1, r4
 8009398:	d008      	beq.n	80093ac <memmove+0x28>
 800939a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800939e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093a2:	e7f8      	b.n	8009396 <memmove+0x12>
 80093a4:	4402      	add	r2, r0
 80093a6:	4601      	mov	r1, r0
 80093a8:	428a      	cmp	r2, r1
 80093aa:	d100      	bne.n	80093ae <memmove+0x2a>
 80093ac:	bd10      	pop	{r4, pc}
 80093ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093b6:	e7f7      	b.n	80093a8 <memmove+0x24>

080093b8 <_free_r>:
 80093b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093ba:	2900      	cmp	r1, #0
 80093bc:	d044      	beq.n	8009448 <_free_r+0x90>
 80093be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093c2:	9001      	str	r0, [sp, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f1a1 0404 	sub.w	r4, r1, #4
 80093ca:	bfb8      	it	lt
 80093cc:	18e4      	addlt	r4, r4, r3
 80093ce:	f000 f913 	bl	80095f8 <__malloc_lock>
 80093d2:	4a1e      	ldr	r2, [pc, #120]	; (800944c <_free_r+0x94>)
 80093d4:	9801      	ldr	r0, [sp, #4]
 80093d6:	6813      	ldr	r3, [r2, #0]
 80093d8:	b933      	cbnz	r3, 80093e8 <_free_r+0x30>
 80093da:	6063      	str	r3, [r4, #4]
 80093dc:	6014      	str	r4, [r2, #0]
 80093de:	b003      	add	sp, #12
 80093e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093e4:	f000 b90e 	b.w	8009604 <__malloc_unlock>
 80093e8:	42a3      	cmp	r3, r4
 80093ea:	d908      	bls.n	80093fe <_free_r+0x46>
 80093ec:	6825      	ldr	r5, [r4, #0]
 80093ee:	1961      	adds	r1, r4, r5
 80093f0:	428b      	cmp	r3, r1
 80093f2:	bf01      	itttt	eq
 80093f4:	6819      	ldreq	r1, [r3, #0]
 80093f6:	685b      	ldreq	r3, [r3, #4]
 80093f8:	1949      	addeq	r1, r1, r5
 80093fa:	6021      	streq	r1, [r4, #0]
 80093fc:	e7ed      	b.n	80093da <_free_r+0x22>
 80093fe:	461a      	mov	r2, r3
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	b10b      	cbz	r3, 8009408 <_free_r+0x50>
 8009404:	42a3      	cmp	r3, r4
 8009406:	d9fa      	bls.n	80093fe <_free_r+0x46>
 8009408:	6811      	ldr	r1, [r2, #0]
 800940a:	1855      	adds	r5, r2, r1
 800940c:	42a5      	cmp	r5, r4
 800940e:	d10b      	bne.n	8009428 <_free_r+0x70>
 8009410:	6824      	ldr	r4, [r4, #0]
 8009412:	4421      	add	r1, r4
 8009414:	1854      	adds	r4, r2, r1
 8009416:	42a3      	cmp	r3, r4
 8009418:	6011      	str	r1, [r2, #0]
 800941a:	d1e0      	bne.n	80093de <_free_r+0x26>
 800941c:	681c      	ldr	r4, [r3, #0]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	6053      	str	r3, [r2, #4]
 8009422:	4421      	add	r1, r4
 8009424:	6011      	str	r1, [r2, #0]
 8009426:	e7da      	b.n	80093de <_free_r+0x26>
 8009428:	d902      	bls.n	8009430 <_free_r+0x78>
 800942a:	230c      	movs	r3, #12
 800942c:	6003      	str	r3, [r0, #0]
 800942e:	e7d6      	b.n	80093de <_free_r+0x26>
 8009430:	6825      	ldr	r5, [r4, #0]
 8009432:	1961      	adds	r1, r4, r5
 8009434:	428b      	cmp	r3, r1
 8009436:	bf04      	itt	eq
 8009438:	6819      	ldreq	r1, [r3, #0]
 800943a:	685b      	ldreq	r3, [r3, #4]
 800943c:	6063      	str	r3, [r4, #4]
 800943e:	bf04      	itt	eq
 8009440:	1949      	addeq	r1, r1, r5
 8009442:	6021      	streq	r1, [r4, #0]
 8009444:	6054      	str	r4, [r2, #4]
 8009446:	e7ca      	b.n	80093de <_free_r+0x26>
 8009448:	b003      	add	sp, #12
 800944a:	bd30      	pop	{r4, r5, pc}
 800944c:	20000480 	.word	0x20000480

08009450 <sbrk_aligned>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	4e0e      	ldr	r6, [pc, #56]	; (800948c <sbrk_aligned+0x3c>)
 8009454:	460c      	mov	r4, r1
 8009456:	6831      	ldr	r1, [r6, #0]
 8009458:	4605      	mov	r5, r0
 800945a:	b911      	cbnz	r1, 8009462 <sbrk_aligned+0x12>
 800945c:	f000 f8bc 	bl	80095d8 <_sbrk_r>
 8009460:	6030      	str	r0, [r6, #0]
 8009462:	4621      	mov	r1, r4
 8009464:	4628      	mov	r0, r5
 8009466:	f000 f8b7 	bl	80095d8 <_sbrk_r>
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	d00a      	beq.n	8009484 <sbrk_aligned+0x34>
 800946e:	1cc4      	adds	r4, r0, #3
 8009470:	f024 0403 	bic.w	r4, r4, #3
 8009474:	42a0      	cmp	r0, r4
 8009476:	d007      	beq.n	8009488 <sbrk_aligned+0x38>
 8009478:	1a21      	subs	r1, r4, r0
 800947a:	4628      	mov	r0, r5
 800947c:	f000 f8ac 	bl	80095d8 <_sbrk_r>
 8009480:	3001      	adds	r0, #1
 8009482:	d101      	bne.n	8009488 <sbrk_aligned+0x38>
 8009484:	f04f 34ff 	mov.w	r4, #4294967295
 8009488:	4620      	mov	r0, r4
 800948a:	bd70      	pop	{r4, r5, r6, pc}
 800948c:	20000484 	.word	0x20000484

08009490 <_malloc_r>:
 8009490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009494:	1ccd      	adds	r5, r1, #3
 8009496:	f025 0503 	bic.w	r5, r5, #3
 800949a:	3508      	adds	r5, #8
 800949c:	2d0c      	cmp	r5, #12
 800949e:	bf38      	it	cc
 80094a0:	250c      	movcc	r5, #12
 80094a2:	2d00      	cmp	r5, #0
 80094a4:	4607      	mov	r7, r0
 80094a6:	db01      	blt.n	80094ac <_malloc_r+0x1c>
 80094a8:	42a9      	cmp	r1, r5
 80094aa:	d905      	bls.n	80094b8 <_malloc_r+0x28>
 80094ac:	230c      	movs	r3, #12
 80094ae:	603b      	str	r3, [r7, #0]
 80094b0:	2600      	movs	r6, #0
 80094b2:	4630      	mov	r0, r6
 80094b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094b8:	4e2e      	ldr	r6, [pc, #184]	; (8009574 <_malloc_r+0xe4>)
 80094ba:	f000 f89d 	bl	80095f8 <__malloc_lock>
 80094be:	6833      	ldr	r3, [r6, #0]
 80094c0:	461c      	mov	r4, r3
 80094c2:	bb34      	cbnz	r4, 8009512 <_malloc_r+0x82>
 80094c4:	4629      	mov	r1, r5
 80094c6:	4638      	mov	r0, r7
 80094c8:	f7ff ffc2 	bl	8009450 <sbrk_aligned>
 80094cc:	1c43      	adds	r3, r0, #1
 80094ce:	4604      	mov	r4, r0
 80094d0:	d14d      	bne.n	800956e <_malloc_r+0xde>
 80094d2:	6834      	ldr	r4, [r6, #0]
 80094d4:	4626      	mov	r6, r4
 80094d6:	2e00      	cmp	r6, #0
 80094d8:	d140      	bne.n	800955c <_malloc_r+0xcc>
 80094da:	6823      	ldr	r3, [r4, #0]
 80094dc:	4631      	mov	r1, r6
 80094de:	4638      	mov	r0, r7
 80094e0:	eb04 0803 	add.w	r8, r4, r3
 80094e4:	f000 f878 	bl	80095d8 <_sbrk_r>
 80094e8:	4580      	cmp	r8, r0
 80094ea:	d13a      	bne.n	8009562 <_malloc_r+0xd2>
 80094ec:	6821      	ldr	r1, [r4, #0]
 80094ee:	3503      	adds	r5, #3
 80094f0:	1a6d      	subs	r5, r5, r1
 80094f2:	f025 0503 	bic.w	r5, r5, #3
 80094f6:	3508      	adds	r5, #8
 80094f8:	2d0c      	cmp	r5, #12
 80094fa:	bf38      	it	cc
 80094fc:	250c      	movcc	r5, #12
 80094fe:	4629      	mov	r1, r5
 8009500:	4638      	mov	r0, r7
 8009502:	f7ff ffa5 	bl	8009450 <sbrk_aligned>
 8009506:	3001      	adds	r0, #1
 8009508:	d02b      	beq.n	8009562 <_malloc_r+0xd2>
 800950a:	6823      	ldr	r3, [r4, #0]
 800950c:	442b      	add	r3, r5
 800950e:	6023      	str	r3, [r4, #0]
 8009510:	e00e      	b.n	8009530 <_malloc_r+0xa0>
 8009512:	6822      	ldr	r2, [r4, #0]
 8009514:	1b52      	subs	r2, r2, r5
 8009516:	d41e      	bmi.n	8009556 <_malloc_r+0xc6>
 8009518:	2a0b      	cmp	r2, #11
 800951a:	d916      	bls.n	800954a <_malloc_r+0xba>
 800951c:	1961      	adds	r1, r4, r5
 800951e:	42a3      	cmp	r3, r4
 8009520:	6025      	str	r5, [r4, #0]
 8009522:	bf18      	it	ne
 8009524:	6059      	strne	r1, [r3, #4]
 8009526:	6863      	ldr	r3, [r4, #4]
 8009528:	bf08      	it	eq
 800952a:	6031      	streq	r1, [r6, #0]
 800952c:	5162      	str	r2, [r4, r5]
 800952e:	604b      	str	r3, [r1, #4]
 8009530:	4638      	mov	r0, r7
 8009532:	f104 060b 	add.w	r6, r4, #11
 8009536:	f000 f865 	bl	8009604 <__malloc_unlock>
 800953a:	f026 0607 	bic.w	r6, r6, #7
 800953e:	1d23      	adds	r3, r4, #4
 8009540:	1af2      	subs	r2, r6, r3
 8009542:	d0b6      	beq.n	80094b2 <_malloc_r+0x22>
 8009544:	1b9b      	subs	r3, r3, r6
 8009546:	50a3      	str	r3, [r4, r2]
 8009548:	e7b3      	b.n	80094b2 <_malloc_r+0x22>
 800954a:	6862      	ldr	r2, [r4, #4]
 800954c:	42a3      	cmp	r3, r4
 800954e:	bf0c      	ite	eq
 8009550:	6032      	streq	r2, [r6, #0]
 8009552:	605a      	strne	r2, [r3, #4]
 8009554:	e7ec      	b.n	8009530 <_malloc_r+0xa0>
 8009556:	4623      	mov	r3, r4
 8009558:	6864      	ldr	r4, [r4, #4]
 800955a:	e7b2      	b.n	80094c2 <_malloc_r+0x32>
 800955c:	4634      	mov	r4, r6
 800955e:	6876      	ldr	r6, [r6, #4]
 8009560:	e7b9      	b.n	80094d6 <_malloc_r+0x46>
 8009562:	230c      	movs	r3, #12
 8009564:	603b      	str	r3, [r7, #0]
 8009566:	4638      	mov	r0, r7
 8009568:	f000 f84c 	bl	8009604 <__malloc_unlock>
 800956c:	e7a1      	b.n	80094b2 <_malloc_r+0x22>
 800956e:	6025      	str	r5, [r4, #0]
 8009570:	e7de      	b.n	8009530 <_malloc_r+0xa0>
 8009572:	bf00      	nop
 8009574:	20000480 	.word	0x20000480

08009578 <_realloc_r>:
 8009578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800957c:	4680      	mov	r8, r0
 800957e:	4614      	mov	r4, r2
 8009580:	460e      	mov	r6, r1
 8009582:	b921      	cbnz	r1, 800958e <_realloc_r+0x16>
 8009584:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009588:	4611      	mov	r1, r2
 800958a:	f7ff bf81 	b.w	8009490 <_malloc_r>
 800958e:	b92a      	cbnz	r2, 800959c <_realloc_r+0x24>
 8009590:	f7ff ff12 	bl	80093b8 <_free_r>
 8009594:	4625      	mov	r5, r4
 8009596:	4628      	mov	r0, r5
 8009598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800959c:	f000 f838 	bl	8009610 <_malloc_usable_size_r>
 80095a0:	4284      	cmp	r4, r0
 80095a2:	4607      	mov	r7, r0
 80095a4:	d802      	bhi.n	80095ac <_realloc_r+0x34>
 80095a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80095aa:	d812      	bhi.n	80095d2 <_realloc_r+0x5a>
 80095ac:	4621      	mov	r1, r4
 80095ae:	4640      	mov	r0, r8
 80095b0:	f7ff ff6e 	bl	8009490 <_malloc_r>
 80095b4:	4605      	mov	r5, r0
 80095b6:	2800      	cmp	r0, #0
 80095b8:	d0ed      	beq.n	8009596 <_realloc_r+0x1e>
 80095ba:	42bc      	cmp	r4, r7
 80095bc:	4622      	mov	r2, r4
 80095be:	4631      	mov	r1, r6
 80095c0:	bf28      	it	cs
 80095c2:	463a      	movcs	r2, r7
 80095c4:	f7ff fb24 	bl	8008c10 <memcpy>
 80095c8:	4631      	mov	r1, r6
 80095ca:	4640      	mov	r0, r8
 80095cc:	f7ff fef4 	bl	80093b8 <_free_r>
 80095d0:	e7e1      	b.n	8009596 <_realloc_r+0x1e>
 80095d2:	4635      	mov	r5, r6
 80095d4:	e7df      	b.n	8009596 <_realloc_r+0x1e>
	...

080095d8 <_sbrk_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d06      	ldr	r5, [pc, #24]	; (80095f4 <_sbrk_r+0x1c>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	f7f9 fad6 	bl	8002b94 <_sbrk>
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d102      	bne.n	80095f2 <_sbrk_r+0x1a>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	b103      	cbz	r3, 80095f2 <_sbrk_r+0x1a>
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	bd38      	pop	{r3, r4, r5, pc}
 80095f4:	20000488 	.word	0x20000488

080095f8 <__malloc_lock>:
 80095f8:	4801      	ldr	r0, [pc, #4]	; (8009600 <__malloc_lock+0x8>)
 80095fa:	f000 b811 	b.w	8009620 <__retarget_lock_acquire_recursive>
 80095fe:	bf00      	nop
 8009600:	2000048c 	.word	0x2000048c

08009604 <__malloc_unlock>:
 8009604:	4801      	ldr	r0, [pc, #4]	; (800960c <__malloc_unlock+0x8>)
 8009606:	f000 b80c 	b.w	8009622 <__retarget_lock_release_recursive>
 800960a:	bf00      	nop
 800960c:	2000048c 	.word	0x2000048c

08009610 <_malloc_usable_size_r>:
 8009610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009614:	1f18      	subs	r0, r3, #4
 8009616:	2b00      	cmp	r3, #0
 8009618:	bfbc      	itt	lt
 800961a:	580b      	ldrlt	r3, [r1, r0]
 800961c:	18c0      	addlt	r0, r0, r3
 800961e:	4770      	bx	lr

08009620 <__retarget_lock_acquire_recursive>:
 8009620:	4770      	bx	lr

08009622 <__retarget_lock_release_recursive>:
 8009622:	4770      	bx	lr

08009624 <_init>:
 8009624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009626:	bf00      	nop
 8009628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800962a:	bc08      	pop	{r3}
 800962c:	469e      	mov	lr, r3
 800962e:	4770      	bx	lr

08009630 <_fini>:
 8009630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009632:	bf00      	nop
 8009634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009636:	bc08      	pop	{r3}
 8009638:	469e      	mov	lr, r3
 800963a:	4770      	bx	lr
