TimeQuest Timing Analyzer report for DE2_Board_top_level
Tue Sep 09 09:53:09 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'Clock'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'
 29. Fast Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'
 30. Fast Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'
 32. Fast Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'
 33. Fast Model Minimum Pulse Width: 'Clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Multicorner Timing Analysis Summary
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths
 51. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_Board_top_level                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; lab3_sdc.sdc                                               ; OK     ; Tue Sep 09 09:53:08 2014 ;
; Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Sep 09 09:53:08 2014 ;
; Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.sdc      ; OK     ; Tue Sep 09 09:53:08 2014 ;
+------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+
; altera_reserved_tck                       ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                             ; { altera_reserved_tck }                       ;
; Clock                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                             ; { CLOCK_50 }                                  ;
; clockPLL_inst|altpll_component|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clock  ; clockPLL_inst|altpll_component|pll|inclk[0] ; { clockPLL_inst|altpll_component|pll|clk[0] } ;
; clockPLL_inst|altpll_component|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; Clock  ; clockPLL_inst|altpll_component|pll|inclk[0] ; { clockPLL_inst|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+----------+-----------------+-------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                ; Note ;
+----------+-----------------+-------------------------------------------+------+
; 90.9 MHz ; 90.9 MHz        ; clockPLL_inst|altpll_component|pll|clk[0] ;      ;
+----------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 8.999 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow Model Recovery Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 15.654 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 3.668 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 7.873  ; 0.000         ;
; Clock                                     ; 10.000 ; 0.000         ;
; altera_reserved_tck                       ; 97.778 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 8.999  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 11.046     ;
; 9.033  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 11.012     ;
; 9.120  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.179     ; 10.625     ;
; 9.181  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 10.565     ;
; 9.244  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 10.526     ;
; 9.270  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 10.775     ;
; 9.274  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 10.771     ;
; 9.274  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 10.771     ;
; 9.304  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 10.741     ;
; 9.358  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.179     ; 10.387     ;
; 9.404  ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 10.638     ;
; 9.411  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.635     ;
; 9.417  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.189     ; 10.318     ;
; 9.420  ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.593     ;
; 9.443  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.574     ;
; 9.445  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.601     ;
; 9.447  ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 10.595     ;
; 9.463  ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.550     ;
; 9.469  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.160     ; 10.295     ;
; 9.477  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.540     ;
; 9.545  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 10.500     ;
; 9.545  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 10.500     ;
; 9.546  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.471     ;
; 9.552  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.461     ;
; 9.558  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.179     ; 10.187     ;
; 9.580  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.437     ;
; 9.586  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.427     ;
; 9.606  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[18]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.407     ;
; 9.640  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[18]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.373     ;
; 9.685  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.189     ; 10.050     ;
; 9.686  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.360     ;
; 9.686  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.360     ;
; 9.708  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.160     ; 10.056     ;
; 9.713  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 10.043     ;
; 9.718  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.299     ;
; 9.718  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.299     ;
; 9.722  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[9]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.291     ;
; 9.744  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[19]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.269     ;
; 9.756  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[9]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.257     ;
; 9.778  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[19]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.235     ;
; 9.813  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[12]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.200     ;
; 9.821  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.196     ;
; 9.821  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.196     ;
; 9.827  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.186     ;
; 9.827  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.186     ;
; 9.844  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[21]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.169     ;
; 9.847  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[12]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.166     ;
; 9.859  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[3]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.187     ;
; 9.878  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[21]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.135     ;
; 9.880  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 9.890      ;
; 9.881  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[18]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.132     ;
; 9.881  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[18]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.132     ;
; 9.893  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[3]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.153     ;
; 9.897  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[20]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.116     ;
; 9.907  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[6]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.110     ;
; 9.910  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 9.846      ;
; 9.931  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[20]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.082     ;
; 9.941  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[6]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 10.076     ;
; 9.946  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 9.810      ;
; 9.964  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[12]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.028     ; 10.044     ;
; 9.967  ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.141     ; 9.816      ;
; 9.977  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[19]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 10.060     ;
; 9.987  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[22]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.026     ;
; 9.992  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[6]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.054     ;
; 9.997  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[9]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.016     ;
; 9.997  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[9]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 10.016     ;
; 9.998  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[12]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.028     ; 10.010     ;
; 10.011 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[19]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 10.026     ;
; 10.014 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[18]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 10.023     ;
; 10.019 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[19]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 9.994      ;
; 10.019 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[19]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 9.994      ;
; 10.021 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[22]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 9.992      ;
; 10.026 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.149     ; 9.749      ;
; 10.026 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[6]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 10.020     ;
; 10.044 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[13]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 9.998      ;
; 10.048 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[18]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.001      ; 9.989      ;
; 10.054 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[28]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.027      ; 10.009     ;
; 10.054 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[31]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.027      ; 10.009     ;
; 10.054 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[15]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.027      ; 10.009     ;
; 10.054 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[0]                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.027      ; 10.009     ;
; 10.054 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[12]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.027      ; 10.009     ;
; 10.064 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 9.706      ;
; 10.068 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 9.702      ;
; 10.069 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[5]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.009      ; 9.976      ;
; 10.070 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[28]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 9.964      ;
; 10.070 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[31]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 9.964      ;
; 10.070 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[15]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 9.964      ;
; 10.070 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[0]                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 9.964      ;
; 10.070 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[12]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.002     ; 9.964      ;
; 10.076 ; Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator|altera_merlin_master_translator:cpu_nios_instruction_master_translator|read_accepted                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 9.959      ;
; 10.076 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[7]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 9.966      ;
; 10.078 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[13]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 9.964      ;
; 10.080 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[14]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 9.962      ;
; 10.088 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[12]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 9.925      ;
; 10.088 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[12]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.023     ; 9.925      ;
; 10.092 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[21]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.022      ; 9.966      ;
; 10.092 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[10]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.006      ; 9.950      ;
; 10.098 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[24]                                                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.026     ; 9.912      ;
; 10.102 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[14]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.023      ; 9.957      ;
; 10.102 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[18]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.023      ; 9.957      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.000                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.000                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[2]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[2]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.101                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.101                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|hbreak_pending                                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|hbreak_pending                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                        ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]  ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|active_cs_n                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|active_cs_n                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[0]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[0]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[1]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[1]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_aligning_data                                                                                                                                                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_aligning_data                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_ienable_reg[0]                                                                                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_ienable_reg[0]                                                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000001                                                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000001                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_request                                                                                                                                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_request                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                   ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                           ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]  ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                        ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                   ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator|altera_merlin_master_translator:cpu_nios_instruction_master_translator|read_accepted                                                                                                             ; Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator|altera_merlin_master_translator:cpu_nios_instruction_master_translator|read_accepted                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_read                                                                                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_read                                                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.149     ; 4.121      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 4.126      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.149     ; 4.121      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.149     ; 4.121      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 4.126      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.149     ; 4.121      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 4.126      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 4.126      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.130      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 4.096      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 4.096      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 4.096      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.184     ; 4.086      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.184     ; 4.086      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.184     ; 4.086      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.184     ; 4.086      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 4.097      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[8]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 4.097      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 4.097      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[10]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 4.097      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.130      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.130      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.130      ;
; 15.654 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 4.136      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.155     ; 4.114      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 4.106      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.155     ; 4.114      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.155     ; 4.114      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 4.106      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 4.106      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.155     ; 4.114      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[11]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 4.106      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 4.133      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 4.133      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 4.133      ;
; 15.655 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 4.133      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.145     ; 4.119      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.124      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.160     ; 4.104      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.145     ; 4.119      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.165     ; 4.099      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.145     ; 4.119      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.165     ; 4.099      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.124      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.160     ; 4.104      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.145     ; 4.119      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.165     ; 4.099      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.165     ; 4.099      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.124      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.160     ; 4.104      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.140     ; 4.124      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.160     ; 4.104      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.136     ; 4.128      ;
; 15.660 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.156     ; 4.108      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.112      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 4.092      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 4.104      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.179     ; 4.084      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.112      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 4.092      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.112      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 4.092      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 4.104      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.179     ; 4.084      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 4.104      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.179     ; 4.084      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.112      ;
; 15.661 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 4.092      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.782 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 4.257      ;
; 15.790 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 4.246      ;
; 15.790 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 4.246      ;
; 15.790 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 4.246      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.926      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|R_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.004      ; 3.938      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_new_inst                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.009     ; 3.925      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.009     ; 3.925      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.004      ; 3.938      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 3.919      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 3.919      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 3.919      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 3.919      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.012     ; 3.922      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.012     ; 3.922      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.015     ; 3.919      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.921      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.013     ; 3.921      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.012     ; 3.922      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.012     ; 3.922      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.014      ; 3.948      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 3.926      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 3.944      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 3.944      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.005      ; 3.939      ;
; 16.102 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 3.944      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.926      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|R_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.938      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_new_inst                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 3.925      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 3.925      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 3.938      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.921      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.921      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 3.926      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.944      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.944      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.939      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.944      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[0]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.943      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[1]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.943      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[2]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.943      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.943      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[5]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[6]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[11]                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 3.942      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.001                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.010                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.010                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[2]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.111                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.111                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.011                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 3.931      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.101                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.940      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.951      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|R_ctrl_jmp_direct                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[30]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[29]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[28]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[27]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[26]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[25]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|hbreak_pending                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.950      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_writedata[3]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.952      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.950      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.950      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[1]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.921      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.921      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.951      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 3.919      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.921      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 3.921      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.922      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000010                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.936      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.948      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.939      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.000001000                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.936      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000001000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.937      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.935      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[0]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.935      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 3.935      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000100                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.937      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.933      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.010000000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.933      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.000010000                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 3.936      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.937      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.100000000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 3.937      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|f_pop                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.939      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.939      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_byteenable[2]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.953      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.953      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.953      ;
; 3.668 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_writedata[14]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.950      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a2~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; Clock ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; 1.162 ; 1.162 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; 1.158 ; 1.158 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; 1.149 ; 1.149 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; 6.975 ; 6.975 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; 2.656 ; 2.656 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; 2.409 ; 2.409 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; 2.459 ; 2.459 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; 3.101 ; 3.101 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; 2.660 ; 2.660 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; 3.074 ; 3.074 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; 3.207 ; 3.207 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; 2.746 ; 2.746 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; 2.801 ; 2.801 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; 2.471 ; 2.471 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; 2.338 ; 2.338 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; 2.556 ; 2.556 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; 2.183 ; 2.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; 6.562 ; 6.562 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; 6.795 ; 6.795 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; 6.975 ; 6.975 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; 6.566 ; 6.566 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; 6.779 ; 6.779 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; -0.985 ; -0.985 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; -0.998 ; -0.998 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; -1.028 ; -1.028 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; -1.028 ; -1.028 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; -1.000 ; -1.000 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; -1.024 ; -1.024 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; -0.994 ; -0.994 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; -1.024 ; -1.024 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; -1.024 ; -1.024 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; -1.009 ; -1.009 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; -1.009 ; -1.009 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; -1.019 ; -1.019 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; -1.019 ; -1.019 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; -0.985 ; -0.985 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; -1.953 ; -1.953 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; -2.426 ; -2.426 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; -2.179 ; -2.179 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; -2.229 ; -2.229 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; -2.871 ; -2.871 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; -2.430 ; -2.430 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; -2.844 ; -2.844 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; -2.977 ; -2.977 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; -2.516 ; -2.516 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; -2.571 ; -2.571 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; -2.241 ; -2.241 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; -2.108 ; -2.108 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; -2.326 ; -2.326 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; -1.953 ; -1.953 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; -6.332 ; -6.332 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; -6.565 ; -6.565 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; -6.745 ; -6.745 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; -6.336 ; -6.336 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; -6.549 ; -6.549 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 2.606  ; 2.606  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 2.616  ; 2.616  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 2.597  ; 2.597  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 2.631  ; 2.631  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 7.737  ; 7.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 5.909  ; 5.909  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 6.189  ; 6.189  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 7.370  ; 7.370  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 7.405  ; 7.405  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 6.159  ; 6.159  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 5.690  ; 5.690  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 7.737  ; 7.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 5.575  ; 5.575  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 5.655  ; 5.655  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 6.216  ; 6.216  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 5.893  ; 5.893  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 5.719  ; 5.719  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 5.693  ; 5.693  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 5.771  ; 5.771  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 5.072  ; 5.072  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 5.528  ; 5.528  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 5.304  ; 5.304  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 5.511  ; 5.511  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.132 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.132 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 2.606  ; 2.606  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 2.616  ; 2.616  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 2.597  ; 2.597  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 2.604  ; 2.604  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 2.604  ; 2.604  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 2.634  ; 2.634  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 2.634  ; 2.634  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 2.622  ; 2.622  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 2.658  ; 2.658  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 2.628  ; 2.628  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 2.658  ; 2.658  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 2.658  ; 2.658  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 2.653  ; 2.653  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 2.653  ; 2.653  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 2.663  ; 2.663  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 2.663  ; 2.663  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 5.072  ; 5.072  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 5.909  ; 5.909  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 6.189  ; 6.189  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 7.370  ; 7.370  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 7.405  ; 7.405  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 6.159  ; 6.159  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 5.690  ; 5.690  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 7.737  ; 7.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 5.575  ; 5.575  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 5.655  ; 5.655  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 6.216  ; 6.216  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 5.893  ; 5.893  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 5.719  ; 5.719  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 5.693  ; 5.693  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 5.771  ; 5.771  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 5.072  ; 5.072  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 5.528  ; 5.528  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 5.304  ; 5.304  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 5.511  ; 5.511  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.132 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.132 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------+
; Fast Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 14.878 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast Model Recovery Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 17.464 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 2.099 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clockPLL_inst|altpll_component|pll|clk[0] ; 7.873  ; 0.000         ;
; Clock                                     ; 10.000 ; 0.000         ;
; altera_reserved_tck                       ; 97.778 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 14.878 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 4.913      ;
; 14.890 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 4.902      ;
; 14.929 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.885      ;
; 15.011 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 4.780      ;
; 15.021 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.183     ; 4.761      ;
; 15.024 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.157     ; 4.784      ;
; 15.061 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.979      ;
; 15.064 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.976      ;
; 15.085 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 4.706      ;
; 15.119 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.164     ; 4.682      ;
; 15.128 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.157     ; 4.680      ;
; 15.140 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.183     ; 4.642      ;
; 15.182 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.858      ;
; 15.182 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.858      ;
; 15.192 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.848      ;
; 15.195 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.845      ;
; 15.203 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.611      ;
; 15.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.164     ; 4.586      ;
; 15.218 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.005      ; 4.819      ;
; 15.221 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.005      ; 4.816      ;
; 15.221 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 4.792      ;
; 15.223 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.164     ; 4.578      ;
; 15.224 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.019     ; 4.789      ;
; 15.251 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.767      ;
; 15.254 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.764      ;
; 15.268 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.139     ; 4.558      ;
; 15.269 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.545      ;
; 15.275 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 4.544      ;
; 15.276 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 4.766      ;
; 15.279 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 4.763      ;
; 15.289 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.142     ; 4.534      ;
; 15.298 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 4.516      ;
; 15.302 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.139     ; 4.524      ;
; 15.310 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.157     ; 4.498      ;
; 15.311 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.703      ;
; 15.313 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.727      ;
; 15.313 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[1]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 4.727      ;
; 15.314 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.157     ; 4.494      ;
; 15.314 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.700      ;
; 15.320 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.698      ;
; 15.323 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.695      ;
; 15.330 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.142     ; 4.493      ;
; 15.336 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.183     ; 4.446      ;
; 15.357 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.183     ; 4.425      ;
; 15.362 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[28]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 4.691      ;
; 15.362 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[31]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 4.691      ;
; 15.362 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[15]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 4.691      ;
; 15.362 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[0]                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 4.691      ;
; 15.362 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[12]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.021      ; 4.691      ;
; 15.365 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[28]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 4.664      ;
; 15.365 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[31]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 4.664      ;
; 15.365 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[15]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 4.664      ;
; 15.365 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[0]                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 4.664      ;
; 15.365 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[12]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.003     ; 4.664      ;
; 15.366 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[18]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.648      ;
; 15.369 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[21]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.016      ; 4.679      ;
; 15.369 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[19]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.645      ;
; 15.369 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[18]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.645      ;
; 15.372 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.646      ;
; 15.372 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[4]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.646      ;
; 15.372 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[19]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.642      ;
; 15.372 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[21]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 4.652      ;
; 15.375 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[14]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.017      ; 4.674      ;
; 15.375 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[18]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.017      ; 4.674      ;
; 15.375 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[17]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.017      ; 4.674      ;
; 15.375 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[11]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.017      ; 4.674      ;
; 15.378 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[14]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 4.647      ;
; 15.378 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[18]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 4.647      ;
; 15.378 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[17]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 4.647      ;
; 15.378 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[11]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 4.647      ;
; 15.394 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 4.425      ;
; 15.396 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[13]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 4.654      ;
; 15.396 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[7]                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 4.654      ;
; 15.396 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[16]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.018      ; 4.654      ;
; 15.397 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 4.645      ;
; 15.397 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_alu_result[4]                                                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.010      ; 4.645      ;
; 15.399 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[13]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 4.627      ;
; 15.399 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[7]                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 4.627      ;
; 15.399 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_iw[16]                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.006     ; 4.627      ;
; 15.405 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 4.414      ;
; 15.422 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[9]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.592      ;
; 15.425 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.142     ; 4.398      ;
; 15.425 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[9]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.589      ;
; 15.427 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[12]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.587      ;
; 15.430 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[12]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.584      ;
; 15.432 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.582      ;
; 15.432 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[17]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.582      ;
; 15.438 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[21]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.576      ;
; 15.441 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|write_accepted ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.577      ;
; 15.441 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[3]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.014     ; 4.577      ;
; 15.441 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[21]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.573      ;
; 15.447 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 4.372      ;
; 15.456 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[20]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.558      ;
; 15.459 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[20]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.555      ;
; 15.464 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[21]                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.029      ; 4.597      ;
; 15.474 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.030      ; 4.588      ;
; 15.474 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.030      ; 4.588      ;
; 15.474 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[2]                                                                                                                                                                                                                                    ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.030      ; 4.588      ;
; 15.484 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[22]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.530      ;
; 15.487 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|F_pc[22]                                                                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_valid                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.018     ; 4.527      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                    ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|read                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.000                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.000                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[2]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[2]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[0]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[1]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_refs[2]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.101                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.101                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|hbreak_pending                                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|hbreak_pending                                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                        ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]  ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|active_cs_n                                                                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|active_cs_n                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[0]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[0]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[1]                                                                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_align_cycle[1]                                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_aligning_data                                                                                                                                                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|av_ld_aligning_data                                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_ienable_reg[0]                                                                                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|W_ienable_reg[0]                                                                                                                                                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                           ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000001                                                                                                                                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000001                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|ack_refresh_request                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_request                                                                                                                                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_request                                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                   ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]               ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready                                                                                               ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                           ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]  ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                        ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                    ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                   ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator|altera_merlin_master_translator:cpu_nios_instruction_master_translator|read_accepted                                                                                                             ; Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator|altera_merlin_master_translator:cpu_nios_instruction_master_translator|read_accepted                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_read                                                                                                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_read                                                                                                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 2.355      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.141     ; 2.360      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 2.355      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 2.355      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.141     ; 2.360      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.146     ; 2.355      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.141     ; 2.360      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.141     ; 2.360      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.367      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.367      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.367      ;
; 17.464 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.134     ; 2.367      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.152     ; 2.348      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 2.341      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.152     ; 2.348      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.152     ; 2.348      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 2.341      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.137     ; 2.363      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 2.341      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.152     ; 2.348      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[11]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.159     ; 2.341      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.137     ; 2.363      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.137     ; 2.363      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.137     ; 2.363      ;
; 17.465 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.131     ; 2.369      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.169     ; 2.330      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.169     ; 2.330      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.169     ; 2.330      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 2.321      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 2.321      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 2.321      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 2.321      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 2.331      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[8]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 2.331      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 2.331      ;
; 17.466 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_addr[10]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 2.331      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.138     ; 2.353      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 2.358      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.138     ; 2.353      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.138     ; 2.353      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 2.358      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.138     ; 2.353      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 2.358      ;
; 17.474 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.133     ; 2.358      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.346      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 2.339      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.346      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.346      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 2.339      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.129     ; 2.361      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.151     ; 2.339      ;
; 17.475 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.144     ; 2.346      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.344      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.148     ; 2.339      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.148     ; 2.339      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.344      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.148     ; 2.339      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.148     ; 2.339      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.344      ;
; 17.478 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.143     ; 2.344      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 2.332      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 2.325      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 2.332      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 2.332      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 2.325      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.139     ; 2.347      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 2.325      ;
; 17.479 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.154     ; 2.332      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.633 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                       ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.401      ;
; 17.636 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.395      ;
; 17.636 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.395      ;
; 17.636 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.001     ; 2.395      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 2.246      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|R_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.004      ; 2.255      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_new_inst                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 2.246      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 2.246      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.003      ; 2.254      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.010     ; 2.241      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.010     ; 2.241      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.010     ; 2.241      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.010     ; 2.241      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 2.243      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.008     ; 2.243      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.010     ; 2.241      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.009     ; 2.242      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.009     ; 2.242      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.244      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.244      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.014      ; 2.265      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -0.005     ; 2.246      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 2.259      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 2.259      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.004      ; 2.255      ;
; 17.781 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 20.000       ; 0.008      ; 2.259      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|D_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.246      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|R_valid                                                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.255      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_new_inst                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.246      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench|d_write                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.246      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.254      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.243      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.243      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.242      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.242      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.244      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.244      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.265      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.246      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.259      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.259      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.255      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2] ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.259      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.000                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[0]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.258      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[1]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.258      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[2]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.258      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.258      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[5]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[6]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                         ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[11]                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                        ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.257      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.001                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.010                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.010                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_count[2]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.000                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.111                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.111                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.011                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.248      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_next.101                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|init_done                                                                                                                                                                                                                  ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.267      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|R_ctrl_jmp_direct                                                                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[30]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[29]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[28]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[27]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[26]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[25]                                                                                                                                                                                                                                     ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|hbreak_pending                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.266      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_writedata[3]                                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 2.268      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.266      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                                                                                                                                                                                    ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 2.266      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|E_src1[1]                                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.264      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.243      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.243      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.242      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.242      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.244      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.244      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.265      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                            ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.267      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.243      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.243      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.241      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.242      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.242      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.244      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.244      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.265      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000010                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.252      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|wr_address                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.265      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|rd_address                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.000001000                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.252      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000001000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.254      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.251      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[0]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.251      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                 ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.251      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000000100                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.254      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.250      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.010000000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.250      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_next.000010000                                                                                                                                                                                                           ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.252      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.254      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|m_state.100000000                                                                                                                                                                                                          ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.254      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|f_pop                                                                                                                                                                                                                      ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_sdram_controller_0:sdram_controller_0|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                             ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.256      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_byteenable[2]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 2.269      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 2.269      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|nios_qsys_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                              ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 2.269      ;
; 2.099 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|d_writedata[14]                                                                                                                                                                                                                                ; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.267      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clockPLL_inst|altpll_component|pll|clk[0] ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_nios:cpu_nios|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j681:auto_generated|ram_block1a2~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; CLOCK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clockPLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; Clock ; Rise       ; CLOCK_50                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; 0.860 ; 0.860 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; 0.830 ; 0.830 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; 0.860 ; 0.860 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; 0.860 ; 0.860 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; 0.833 ; 0.833 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; 0.857 ; 0.857 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; 0.827 ; 0.827 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; 0.857 ; 0.857 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; 0.857 ; 0.857 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; 0.842 ; 0.842 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; 0.842 ; 0.842 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; 0.852 ; 0.852 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; 0.852 ; 0.852 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; 0.818 ; 0.818 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; 4.084 ; 4.084 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; 1.450 ; 1.450 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; 1.336 ; 1.336 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; 1.357 ; 1.357 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; 1.703 ; 1.703 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; 1.465 ; 1.465 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; 1.659 ; 1.659 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; 1.753 ; 1.753 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; 1.502 ; 1.502 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; 1.546 ; 1.546 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; 1.349 ; 1.349 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; 1.287 ; 1.287 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; 1.384 ; 1.384 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; 1.200 ; 1.200 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; 3.856 ; 3.856 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; 4.002 ; 4.002 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; 4.084 ; 4.084 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; 3.863 ; 3.863 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; 3.951 ; 3.951 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; -0.744 ; -0.744 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; -0.741 ; -0.741 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; -1.080 ; -1.080 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; -1.330 ; -1.330 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; -1.216 ; -1.216 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; -1.237 ; -1.237 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; -1.583 ; -1.583 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; -1.345 ; -1.345 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; -1.539 ; -1.539 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; -1.633 ; -1.633 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; -1.382 ; -1.382 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; -1.426 ; -1.426 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; -1.229 ; -1.229 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; -1.167 ; -1.167 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; -1.264 ; -1.264 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; -1.080 ; -1.080 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; -3.736 ; -3.736 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; -3.882 ; -3.882 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; -3.964 ; -3.964 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; -3.743 ; -3.743 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; -3.831 ; -3.831 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 1.225  ; 1.225  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 1.286  ; 1.286  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 1.228  ; 1.228  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 1.258  ; 1.258  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 1.258  ; 1.258  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 1.281  ; 1.281  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 1.251  ; 1.251  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 1.281  ; 1.281  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 1.281  ; 1.281  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 1.276  ; 1.276  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 1.276  ; 1.276  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 1.286  ; 1.286  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 1.286  ; 1.286  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 1.260  ; 1.260  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 3.902  ; 3.902  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 3.059  ; 3.059  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 3.145  ; 3.145  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 3.624  ; 3.624  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 3.644  ; 3.644  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 3.158  ; 3.158  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 2.955  ; 2.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 3.902  ; 3.902  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 2.885  ; 2.885  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 2.831  ; 2.831  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 3.159  ; 3.159  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 2.937  ; 2.937  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 2.867  ; 2.867  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 2.857  ; 2.857  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 2.906  ; 2.906  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 2.601  ; 2.601  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 2.797  ; 2.797  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 2.711  ; 2.711  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 2.788  ; 2.788  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.846 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.846 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 1.225  ; 1.225  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 1.238  ; 1.238  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 2.601  ; 2.601  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 3.059  ; 3.059  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 3.145  ; 3.145  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 3.624  ; 3.624  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 3.644  ; 3.644  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 3.158  ; 3.158  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 2.955  ; 2.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 3.902  ; 3.902  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 2.885  ; 2.885  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 2.831  ; 2.831  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 3.159  ; 3.159  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 2.937  ; 2.937  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 2.867  ; 2.867  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 2.857  ; 2.857  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 2.906  ; 2.906  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 2.601  ; 2.601  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 2.797  ; 2.797  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 2.711  ; 2.711  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 2.788  ; 2.788  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.846 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.846 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+--------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                      ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                           ; 8.999 ; 0.215 ; 15.654   ; 2.099   ; 7.873               ;
;  Clock                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  altera_reserved_tck                       ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clockPLL_inst|altpll_component|pll|clk[0] ; 8.999 ; 0.215 ; 15.654   ; 2.099   ; 7.873               ;
; Design-wide TNS                            ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                       ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clockPLL_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; 1.162 ; 1.162 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; 1.192 ; 1.192 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; 1.164 ; 1.164 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; 1.158 ; 1.158 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; 1.188 ; 1.188 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; 1.173 ; 1.173 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; 1.183 ; 1.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; 1.149 ; 1.149 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; 6.975 ; 6.975 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; 2.656 ; 2.656 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; 2.409 ; 2.409 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; 2.459 ; 2.459 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; 3.101 ; 3.101 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; 2.660 ; 2.660 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; 3.074 ; 3.074 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; 3.207 ; 3.207 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; 2.746 ; 2.746 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; 2.801 ; 2.801 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; 2.471 ; 2.471 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; 2.338 ; 2.338 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; 2.556 ; 2.556 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; 2.183 ; 2.183 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; 6.562 ; 6.562 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; 6.795 ; 6.795 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; 6.975 ; 6.975 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; 6.566 ; 6.566 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; 6.779 ; 6.779 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; Clock      ; -0.744 ; -0.744 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; Clock      ; -0.774 ; -0.774 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; Clock      ; -0.747 ; -0.747 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; Clock      ; -0.741 ; -0.741 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; Clock      ; -0.771 ; -0.771 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; Clock      ; -0.756 ; -0.756 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; Clock      ; -0.766 ; -0.766 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; Clock      ; -0.732 ; -0.732 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; SW[*]        ; Clock      ; -1.080 ; -1.080 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]       ; Clock      ; -1.330 ; -1.330 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]       ; Clock      ; -1.216 ; -1.216 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]       ; Clock      ; -1.237 ; -1.237 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]       ; Clock      ; -1.583 ; -1.583 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]       ; Clock      ; -1.345 ; -1.345 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]       ; Clock      ; -1.539 ; -1.539 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]       ; Clock      ; -1.633 ; -1.633 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]       ; Clock      ; -1.382 ; -1.382 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]       ; Clock      ; -1.426 ; -1.426 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]       ; Clock      ; -1.229 ; -1.229 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[10]      ; Clock      ; -1.167 ; -1.167 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[11]      ; Clock      ; -1.264 ; -1.264 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[12]      ; Clock      ; -1.080 ; -1.080 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[13]      ; Clock      ; -3.736 ; -3.736 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[14]      ; Clock      ; -3.882 ; -3.882 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[15]      ; Clock      ; -3.964 ; -3.964 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[16]      ; Clock      ; -3.743 ; -3.743 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  SW[17]      ; Clock      ; -3.831 ; -3.831 ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 2.606  ; 2.606  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 2.616  ; 2.616  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 2.626  ; 2.626  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 2.596  ; 2.596  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 2.597  ; 2.597  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 2.617  ; 2.617  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 2.627  ; 2.627  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 2.684  ; 2.684  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 2.607  ; 2.607  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 2.637  ; 2.637  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 2.625  ; 2.625  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 2.631  ; 2.631  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 2.661  ; 2.661  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 2.656  ; 2.656  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 2.666  ; 2.666  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 2.664  ; 2.664  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 2.640  ; 2.640  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 2.680  ; 2.680  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 7.737  ; 7.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 5.909  ; 5.909  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 6.189  ; 6.189  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 7.370  ; 7.370  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 7.405  ; 7.405  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 6.159  ; 6.159  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 5.690  ; 5.690  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 7.737  ; 7.737  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 5.575  ; 5.575  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 5.655  ; 5.655  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 6.216  ; 6.216  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 5.893  ; 5.893  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 5.719  ; 5.719  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 5.693  ; 5.693  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 5.771  ; 5.771  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 5.072  ; 5.072  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 5.528  ; 5.528  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 5.304  ; 5.304  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 5.511  ; 5.511  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.132 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.132 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_ADDR[*]   ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; Clock      ; 1.205  ; 1.205  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; Clock      ; 1.225  ; 1.225  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; Clock      ; 1.206  ; 1.206  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; Clock      ; 1.226  ; 1.226  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; Clock      ; 1.236  ; 1.236  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; Clock      ; 1.290  ; 1.290  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; Clock      ; 1.215  ; 1.215  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; Clock      ; 1.245  ; 1.245  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; Clock      ; 1.232  ; 1.232  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; Clock      ; 1.238  ; 1.238  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; Clock      ; 1.268  ; 1.268  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; Clock      ; 1.263  ; 1.263  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; Clock      ; 1.273  ; 1.273  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; Clock      ; 1.270  ; 1.270  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; Clock      ; 1.247  ; 1.247  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; Clock      ; 1.287  ; 1.287  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]        ; Clock      ; 2.601  ; 2.601  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; Clock      ; 3.059  ; 3.059  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; Clock      ; 3.145  ; 3.145  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; Clock      ; 3.624  ; 3.624  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; Clock      ; 3.644  ; 3.644  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; Clock      ; 3.158  ; 3.158  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; Clock      ; 2.955  ; 2.955  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; Clock      ; 3.902  ; 3.902  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; Clock      ; 2.885  ; 2.885  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; Clock      ; 2.831  ; 2.831  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; Clock      ; 3.159  ; 3.159  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; Clock      ; 2.937  ; 2.937  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; Clock      ; 2.867  ; 2.867  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; Clock      ; 2.857  ; 2.857  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; Clock      ; 2.906  ; 2.906  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; Clock      ; 2.601  ; 2.601  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; Clock      ; 2.797  ; 2.797  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[16]      ; Clock      ; 2.711  ; 2.711  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[17]      ; Clock      ; 2.788  ; 2.788  ; Rise       ; clockPLL_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; Clock      ; -2.846 ;        ; Rise       ; clockPLL_inst|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; Clock      ;        ; -2.846 ; Fall       ; clockPLL_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 147851   ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 147851   ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 858      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clockPLL_inst|altpll_component|pll|clk[0] ; clockPLL_inst|altpll_component|pll|clk[0] ; 858      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Sep 09 09:53:07 2014
Info: Command: quartus_sta DE2_System -c DE2_Board_top_level
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab3_sdc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clockPLL_inst|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {clockPLL_inst|altpll_component|pll|clk[0]} {clockPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {clockPLL_inst|altpll_component|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {clockPLL_inst|altpll_component|pll|clk[1]} {clockPLL_inst|altpll_component|pll|clk[1]}
Info (332104): Reading SDC File: 'Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 8.999
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.999         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 15.654
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.654         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 3.668
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.668         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 Clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 14.878
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.878         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 17.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.464         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.099
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.099         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clockPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 Clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Tue Sep 09 09:53:09 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


