module traffic_light(
    input clk,
    input rst,
    output reg [2:0] light
);

parameter RED    = 3'b100;
parameter GREEN  = 3'b001;
parameter YELLOW = 3'b010;

reg [1:0] state;

always @(posedge clk or posedge rst)
begin
    if (rst)
    begin
        state <= 0;
        light <= RED;
    end
    else
    begin
        case(state)
            0: begin
                light <= RED;
                state <= 1;
            end

            1: begin
                light <= GREEN;
                state <= 2;
            end

            2: begin
                light <= YELLOW;
                state <= 0;
            end
        endcase
    end
end

endmodule