INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Vivado/2020.2/examples/RTL_DESIGN.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Vivado/2020.2/examples/RTL_DESIGN.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Vivado/2020.2/examples/RTL_DESIGN.srcs/sources_1/new/top_design_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/Vivado/2020.2/examples/RTL_DESIGN.srcs/sim_1/new/top_design_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_file_TB
