<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='54' type='llvm::SUnit *'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='57' u='w' c='_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE'/>
<offset>64</offset>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='956' u='r' c='_ZN4llvm17ScheduleDAGMILive15collectVRegUsesERNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1110' u='r' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1142' u='r' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1339' u='r' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='420' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='457' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='475' u='w' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='508' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='511' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
