--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9468 paths analyzed, 804 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.844ns.
--------------------------------------------------------------------------------

Paths for end point cntr_10 (SLICE_X12Y30.CE), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 (FF)
  Destination:          cntr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 to cntr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.YQ       Tcko                  0.511   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1
    SLICE_X2Y34.G2       net (fanout=2)        0.463   wr_data_count<1>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y30.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y30.CLK     Tceck                 0.483   cntr<10>
                                                       cntr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (2.974ns logic, 3.948ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2 (FF)
  Destination:          cntr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2 to cntr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.XQ       Tcko                  0.514   wr_data_count<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2
    SLICE_X2Y34.G1       net (fanout=2)        0.458   wr_data_count<2>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y30.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y30.CLK     Tceck                 0.483   cntr<10>
                                                       cntr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.977ns logic, 3.943ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 (FF)
  Destination:          cntr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 to cntr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.XQ       Tcko                  0.514   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0
    SLICE_X2Y34.G4       net (fanout=2)        0.426   wr_data_count<0>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y30.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y30.CLK     Tceck                 0.483   cntr<10>
                                                       cntr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (2.977ns logic, 3.911ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point cntr_11 (SLICE_X12Y30.CE), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 (FF)
  Destination:          cntr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 to cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.YQ       Tcko                  0.511   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1
    SLICE_X2Y34.G2       net (fanout=2)        0.463   wr_data_count<1>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y30.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y30.CLK     Tceck                 0.483   cntr<10>
                                                       cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (2.974ns logic, 3.948ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2 (FF)
  Destination:          cntr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2 to cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.XQ       Tcko                  0.514   wr_data_count<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2
    SLICE_X2Y34.G1       net (fanout=2)        0.458   wr_data_count<2>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y30.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y30.CLK     Tceck                 0.483   cntr<10>
                                                       cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.977ns logic, 3.943ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 (FF)
  Destination:          cntr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 to cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.XQ       Tcko                  0.514   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0
    SLICE_X2Y34.G4       net (fanout=2)        0.426   wr_data_count<0>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y30.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y30.CLK     Tceck                 0.483   cntr<10>
                                                       cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (2.977ns logic, 3.911ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point cntr_8 (SLICE_X12Y31.CE), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 (FF)
  Destination:          cntr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1 to cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.YQ       Tcko                  0.511   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1
    SLICE_X2Y34.G2       net (fanout=2)        0.463   wr_data_count<1>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y31.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y31.CLK     Tceck                 0.483   cntr<8>
                                                       cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (2.974ns logic, 3.948ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2 (FF)
  Destination:          cntr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2 to cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.XQ       Tcko                  0.514   wr_data_count<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2
    SLICE_X2Y34.G1       net (fanout=2)        0.458   wr_data_count<2>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y31.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y31.CLK     Tceck                 0.483   cntr<8>
                                                       cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (2.977ns logic, 3.943ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 (FF)
  Destination:          cntr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0 to cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.XQ       Tcko                  0.514   wr_data_count<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0
    SLICE_X2Y34.G4       net (fanout=2)        0.426   wr_data_count<0>
    SLICE_X2Y34.Y        Tilo                  0.660   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<5>
                                                       cntr_cmp_gt0000219_SW0
    SLICE_X2Y36.G1       net (fanout=1)        0.358   N131
    SLICE_X2Y36.Y        Tilo                  0.660   cntr_or0000
                                                       cntr_cmp_gt0000219
    SLICE_X14Y27.F3      net (fanout=5)        1.073   cntr_cmp_gt0000
    SLICE_X14Y27.X       Tilo                  0.660   cntr_not0001
                                                       cntr_not00011
    SLICE_X12Y31.CE      net (fanout=22)       2.054   cntr_not0001
    SLICE_X12Y31.CLK     Tceck                 0.483   cntr<8>
                                                       cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (2.977ns logic, 3.911ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y3.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y33.XQ       Tcko                  0.411   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_1
    RAMB16_X0Y3.ADDRA5   net (fanout=4)        0.488   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
    RAMB16_X0Y3.CLKA     Tbcka       (-Th)     0.114   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.297ns logic, 0.488ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X3Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.XQ       Tcko                  0.411   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X3Y22.BX       net (fanout=1)        0.329   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X3Y22.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<0>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.491ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y3.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y33.YQ       Tcko                  0.409   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3
    RAMB16_X0Y3.ADDRA7   net (fanout=4)        0.536   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<3>
    RAMB16_X0Y3.CLKA     Tbcka       (-Th)     0.114   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.295ns logic, 0.536ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKB
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3200 paths analyzed, 832 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Paths for end point tube4A6/cntr_2 (SLICE_X13Y12.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_4 (FF)
  Destination:          tube4A6/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_4 to tube4A6/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.514   tube4A6/cntr<4>
                                                       tube4A6/cntr_4
    SLICE_X13Y15.F2      net (fanout=3)        1.140   tube4A6/cntr<4>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y12.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y12.CLK     Tceck                 0.483   tube4A6/cntr<2>
                                                       tube4A6/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (2.269ns logic, 2.414ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_6 (FF)
  Destination:          tube4A6/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_6 to tube4A6/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.XQ      Tcko                  0.514   tube4A6/cntr<6>
                                                       tube4A6/cntr_6
    SLICE_X13Y15.F3      net (fanout=3)        0.671   tube4A6/cntr<6>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y12.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y12.CLK     Tceck                 0.483   tube4A6/cntr<2>
                                                       tube4A6/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (2.269ns logic, 1.945ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_7 (FF)
  Destination:          tube4A6/cntr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_7 to tube4A6/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.YQ      Tcko                  0.511   tube4A6/cntr<6>
                                                       tube4A6/cntr_7
    SLICE_X13Y15.F1      net (fanout=3)        0.531   tube4A6/cntr<7>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y12.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y12.CLK     Tceck                 0.483   tube4A6/cntr<2>
                                                       tube4A6/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (2.266ns logic, 1.805ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point tube4A6/cntr_3 (SLICE_X13Y12.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_4 (FF)
  Destination:          tube4A6/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_4 to tube4A6/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.514   tube4A6/cntr<4>
                                                       tube4A6/cntr_4
    SLICE_X13Y15.F2      net (fanout=3)        1.140   tube4A6/cntr<4>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y12.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y12.CLK     Tceck                 0.483   tube4A6/cntr<2>
                                                       tube4A6/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (2.269ns logic, 2.414ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_6 (FF)
  Destination:          tube4A6/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_6 to tube4A6/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.XQ      Tcko                  0.514   tube4A6/cntr<6>
                                                       tube4A6/cntr_6
    SLICE_X13Y15.F3      net (fanout=3)        0.671   tube4A6/cntr<6>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y12.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y12.CLK     Tceck                 0.483   tube4A6/cntr<2>
                                                       tube4A6/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (2.269ns logic, 1.945ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_7 (FF)
  Destination:          tube4A6/cntr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_7 to tube4A6/cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.YQ      Tcko                  0.511   tube4A6/cntr<6>
                                                       tube4A6/cntr_7
    SLICE_X13Y15.F1      net (fanout=3)        0.531   tube4A6/cntr<7>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y12.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y12.CLK     Tceck                 0.483   tube4A6/cntr<2>
                                                       tube4A6/cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (2.266ns logic, 1.805ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point tube4A6/cntr_4 (SLICE_X13Y13.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_4 (FF)
  Destination:          tube4A6/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_4 to tube4A6/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.514   tube4A6/cntr<4>
                                                       tube4A6/cntr_4
    SLICE_X13Y15.F2      net (fanout=3)        1.140   tube4A6/cntr<4>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y13.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y13.CLK     Tceck                 0.483   tube4A6/cntr<4>
                                                       tube4A6/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (2.269ns logic, 2.414ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_6 (FF)
  Destination:          tube4A6/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_6 to tube4A6/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.XQ      Tcko                  0.514   tube4A6/cntr<6>
                                                       tube4A6/cntr_6
    SLICE_X13Y15.F3      net (fanout=3)        0.671   tube4A6/cntr<6>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y13.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y13.CLK     Tceck                 0.483   tube4A6/cntr<4>
                                                       tube4A6/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (2.269ns logic, 1.945ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A6/cntr_7 (FF)
  Destination:          tube4A6/cntr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A6/cntr_7 to tube4A6/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.YQ      Tcko                  0.511   tube4A6/cntr<6>
                                                       tube4A6/cntr_7
    SLICE_X13Y15.F1      net (fanout=3)        0.531   tube4A6/cntr<7>
    SLICE_X13Y15.X       Tilo                  0.612   tube4A6/cntr_and000012
                                                       tube4A6/cntr_and000012
    SLICE_X12Y12.F2      net (fanout=1)        0.278   tube4A6/cntr_and000012
    SLICE_X12Y12.X       Tilo                  0.660   tube4A6/cntr_and0000
                                                       tube4A6/cntr_and000040
    SLICE_X13Y13.CE      net (fanout=4)        0.996   tube4A6/cntr_and0000
    SLICE_X13Y13.CLK     Tceck                 0.483   tube4A6/cntr<4>
                                                       tube4A6/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (2.266ns logic, 1.805ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube4B1/cntr_6 (SLICE_X27Y27.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B1/cntr_6 (FF)
  Destination:          tube4B1/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B1/cntr_6 to tube4B1/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.XQ      Tcko                  0.411   tube4B1/cntr<6>
                                                       tube4B1/cntr_6
    SLICE_X27Y27.F3      net (fanout=3)        0.269   tube4B1/cntr<6>
    SLICE_X27Y27.CLK     Tckf        (-Th)    -0.696   tube4B1/cntr<6>
                                                       tube4B1/cntr<6>_rt
                                                       tube4B1/Mcount_cntr_xor<6>
                                                       tube4B1/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (1.107ns logic, 0.269ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point tube4B4/cntr_6 (SLICE_X25Y28.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4B4/cntr_6 (FF)
  Destination:          tube4B4/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4B4/cntr_6 to tube4B4/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.XQ      Tcko                  0.411   tube4B4/cntr<6>
                                                       tube4B4/cntr_6
    SLICE_X25Y28.F4      net (fanout=3)        0.290   tube4B4/cntr<6>
    SLICE_X25Y28.CLK     Tckf        (-Th)    -0.696   tube4B4/cntr<6>
                                                       tube4B4/cntr<6>_rt
                                                       tube4B4/Mcount_cntr_xor<6>
                                                       tube4B4/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point tube4A2/cntr_6 (SLICE_X29Y9.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tube4A2/cntr_6 (FF)
  Destination:          tube4A2/cntr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 10.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tube4A2/cntr_6 to tube4A2/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.XQ       Tcko                  0.411   tube4A2/cntr<6>
                                                       tube4A2/cntr_6
    SLICE_X29Y9.F4       net (fanout=3)        0.290   tube4A2/cntr<6>
    SLICE_X29Y9.CLK      Tckf        (-Th)    -0.696   tube4A2/cntr<6>
                                                       tube4A2/cntr<6>_rt
                                                       tube4A2/Mcount_cntr_xor<6>
                                                       tube4A2/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.998ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: dcm_clk100/CLK2X
  Logical resource: dcm_clk100/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clk100_fb
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk501" derived from  NET 
"clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS and duty 
cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.454ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk501" derived from
 NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.546ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk100_IBUFG1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk100_IBUFG1                  |     10.000ns|      4.800ns|      2.727ns|            0|            0|         3200|            0|
| clk501                        |     20.000ns|      5.454ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    6.349|    3.814|    6.922|    9.984|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12668 paths, 0 nets, and 2545 connections

Design statistics:
   Minimum period:  13.844ns{1}   (Maximum frequency:  72.233MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 02 08:48:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



