Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Sep 03 17:40:56 2020

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   NVM_M7_IBUF
   m7_udi2_IBUF
   tx_485_IBUF


