Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  8 10:16:10 2021
| Host         : PA05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sequence_detection_control_sets_placed.rpt
| Design       : sequence_detection
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            1 |
|      6 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------+------------------+------------------+----------------+
|        Clock Signal        |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG             |                          | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG             | start_i_1_n_0            | rst_IBUF         |                1 |              1 |
| ~cnt_reg_n_0_[3]           |                          |                  |                1 |              1 |
|  clk_IBUF_BUFG             | cnt[3]_i_1_n_0           | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG             | current_state[5]_i_1_n_0 | rst_IBUF         |                1 |              6 |
|  next_state_reg[5]_i_2_n_0 |                          |                  |                2 |              6 |
+----------------------------+--------------------------+------------------+------------------+----------------+


