
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005964  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  08005b04  08005b04  00006b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005dac  08005dac  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005dac  08005dac  00006dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005db4  08005db4  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005db4  08005db4  00006db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005db8  08005db8  00006db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005dbc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  20000068  08005e24  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08005e24  00007380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105c3  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b1  00000000  00000000  0001765b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  00019a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf0  00000000  00000000  0001aa78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b3b  00000000  00000000  0001b768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000133bb  00000000  00000000  000332a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092b38  00000000  00000000  0004665e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9196  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000529c  00000000  00000000  000d91dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000de478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005aec 	.word	0x08005aec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005aec 	.word	0x08005aec

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <LCD_init>:
#include "clcd.h"

uint8_t lcdData = 0;
I2C_HandleTypeDef *phLcdI2C;

void LCD_init(I2C_HandleTypeDef *phI2C) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	phLcdI2C = phI2C;
 80005a8:	4a18      	ldr	r2, [pc, #96]	@ (800060c <LCD_init+0x6c>)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	6013      	str	r3, [r2, #0]

	HAL_Delay(50);
 80005ae:	2032      	movs	r0, #50	@ 0x32
 80005b0:	f001 f82c 	bl	800160c <HAL_Delay>
	LCD_cmdMode();
 80005b4:	f000 f89a 	bl	80006ec <LCD_cmdMode>
	LCD_writeMode();
 80005b8:	f000 f8b8 	bl	800072c <LCD_writeMode>
	LCD_sendData(0x30);
 80005bc:	2030      	movs	r0, #48	@ 0x30
 80005be:	f000 f849 	bl	8000654 <LCD_sendData>
	HAL_Delay(5);
 80005c2:	2005      	movs	r0, #5
 80005c4:	f001 f822 	bl	800160c <HAL_Delay>
	LCD_sendData(0x30);
 80005c8:	2030      	movs	r0, #48	@ 0x30
 80005ca:	f000 f843 	bl	8000654 <LCD_sendData>
	HAL_Delay(1);
 80005ce:	2001      	movs	r0, #1
 80005d0:	f001 f81c 	bl	800160c <HAL_Delay>
	LCD_sendData(0x30);
 80005d4:	2030      	movs	r0, #48	@ 0x30
 80005d6:	f000 f83d 	bl	8000654 <LCD_sendData>
	LCD_sendData(0x20);
 80005da:	2020      	movs	r0, #32
 80005dc:	f000 f83a 	bl	8000654 <LCD_sendData>
	LCD_sendByte(LCD_4BIT_FUNC_SET);
 80005e0:	2028      	movs	r0, #40	@ 0x28
 80005e2:	f000 f85f 	bl	80006a4 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_OFF);
 80005e6:	2008      	movs	r0, #8
 80005e8:	f000 f85c 	bl	80006a4 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_CLEAR);
 80005ec:	2001      	movs	r0, #1
 80005ee:	f000 f859 	bl	80006a4 <LCD_sendByte>
	LCD_sendByte(LCD_ENTRY_MODE_SET);
 80005f2:	2006      	movs	r0, #6
 80005f4:	f000 f856 	bl	80006a4 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_ON);
 80005f8:	200c      	movs	r0, #12
 80005fa:	f000 f853 	bl	80006a4 <LCD_sendByte>
	LCD_backLightOn();
 80005fe:	f000 f865 	bl	80006cc <LCD_backLightOn>
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20000088 	.word	0x20000088

08000610 <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
	LCD_cmdMode();			// RS pin Low
 800061a:	f000 f867 	bl	80006ec <LCD_cmdMode>
	LCD_writeMode();		// R/W pin Low
 800061e:	f000 f885 	bl	800072c <LCD_writeMode>

	LCD_sendByte(data);		// send byte data
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	4618      	mov	r0, r3
 8000626:	f000 f83d 	bl	80006a4 <LCD_sendByte>
}
 800062a:	bf00      	nop
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}

08000632 <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data) {
 8000632:	b580      	push	{r7, lr}
 8000634:	b082      	sub	sp, #8
 8000636:	af00      	add	r7, sp, #0
 8000638:	4603      	mov	r3, r0
 800063a:	71fb      	strb	r3, [r7, #7]
	LCD_charMode(); 		// RS pin High
 800063c:	f000 f866 	bl	800070c <LCD_charMode>
	LCD_writeMode(); 		// R/W pin Low
 8000640:	f000 f874 	bl	800072c <LCD_writeMode>

	LCD_sendByte(data);		// send byte data
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4618      	mov	r0, r3
 8000648:	f000 f82c 	bl	80006a4 <LCD_sendByte>
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <LCD_sendData>:
void LCD_sendData(uint8_t data) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
	LCD_enableHigh();		// E pin High
 800065e:	f000 f875 	bl	800074c <LCD_enableHigh>
	HAL_Delay(2);			// LCD need delay
 8000662:	2002      	movs	r0, #2
 8000664:	f000 ffd2 	bl	800160c <HAL_Delay>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 8000668:	4b0d      	ldr	r3, [pc, #52]	@ (80006a0 <LCD_sendData+0x4c>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	b25b      	sxtb	r3, r3
 800066e:	f003 030f 	and.w	r3, r3, #15
 8000672:	b25a      	sxtb	r2, r3
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	f023 030f 	bic.w	r3, r3, #15
 800067c:	b25b      	sxtb	r3, r3
 800067e:	4313      	orrs	r3, r2
 8000680:	b25b      	sxtb	r3, r3
 8000682:	b2da      	uxtb	r2, r3
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <LCD_sendData+0x4c>)
 8000686:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 8000688:	f000 f880 	bl	800078c <LCD_sendDataToInterface>
	LCD_enableLow();		// E pin Low
 800068c:	f000 f86e 	bl	800076c <LCD_enableLow>
	HAL_Delay(2);			// LCD delay
 8000690:	2002      	movs	r0, #2
 8000692:	f000 ffbb 	bl	800160c <HAL_Delay>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000084 	.word	0x20000084

080006a4 <LCD_sendByte>:

void LCD_sendByte(uint8_t data) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
	LCD_sendData(data);		// send upper data
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffcf 	bl	8000654 <LCD_sendData>
	data = data << 4;		// 4bit data shift (move to upper bit)
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	011b      	lsls	r3, r3, #4
 80006ba:	71fb      	strb	r3, [r7, #7]
	LCD_sendData(data);		// send lower data
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff ffc8 	bl	8000654 <LCD_sendData>
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <LCD_backLightOn>:
void LCD_backLightOn() {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_BL);
 80006d0:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <LCD_backLightOn+0x1c>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	f043 0308 	orr.w	r3, r3, #8
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	4b03      	ldr	r3, [pc, #12]	@ (80006e8 <LCD_backLightOn+0x1c>)
 80006dc:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 80006de:	f000 f855 	bl	800078c <LCD_sendDataToInterface>
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000084 	.word	0x20000084

080006ec <LCD_cmdMode>:
void LCD_backLightOff() {
	lcdData &= ~(1 << LCD_BL);
	LCD_sendDataToInterface();
}

void LCD_cmdMode() {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_RS); // 0 bit low
 80006f0:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <LCD_cmdMode+0x1c>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	f023 0301 	bic.w	r3, r3, #1
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	4b03      	ldr	r3, [pc, #12]	@ (8000708 <LCD_cmdMode+0x1c>)
 80006fc:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 80006fe:	f000 f845 	bl	800078c <LCD_sendDataToInterface>
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20000084 	.word	0x20000084

0800070c <LCD_charMode>:

void LCD_charMode() {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_RS); // 0 bit high
 8000710:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <LCD_charMode+0x1c>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	b2da      	uxtb	r2, r3
 800071a:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <LCD_charMode+0x1c>)
 800071c:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800071e:	f000 f835 	bl	800078c <LCD_sendDataToInterface>
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20000084 	.word	0x20000084

0800072c <LCD_writeMode>:

void LCD_writeMode() {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_RW); // 1 bit low
 8000730:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <LCD_writeMode+0x1c>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	f023 0302 	bic.w	r3, r3, #2
 8000738:	b2da      	uxtb	r2, r3
 800073a:	4b03      	ldr	r3, [pc, #12]	@ (8000748 <LCD_writeMode+0x1c>)
 800073c:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800073e:	f000 f825 	bl	800078c <LCD_sendDataToInterface>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000084 	.word	0x20000084

0800074c <LCD_enableHigh>:

void LCD_enableHigh() {
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_E); // 2 bit high
 8000750:	4b05      	ldr	r3, [pc, #20]	@ (8000768 <LCD_enableHigh+0x1c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4b03      	ldr	r3, [pc, #12]	@ (8000768 <LCD_enableHigh+0x1c>)
 800075c:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800075e:	f000 f815 	bl	800078c <LCD_sendDataToInterface>
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000084 	.word	0x20000084

0800076c <LCD_enableLow>:

void LCD_enableLow() {
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_E); // 2 bit low
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <LCD_enableLow+0x1c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	f023 0304 	bic.w	r3, r3, #4
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4b03      	ldr	r3, [pc, #12]	@ (8000788 <LCD_enableLow+0x1c>)
 800077c:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800077e:	f000 f805 	bl	800078c <LCD_sendDataToInterface>
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000084 	.word	0x20000084

0800078c <LCD_sendDataToInterface>:


void LCD_sendDataToInterface() {
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(phLcdI2C, LCD_DEV_ADDR << 1, &lcdData, 1, 100);
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <LCD_sendDataToInterface+0x20>)
 8000794:	6818      	ldr	r0, [r3, #0]
 8000796:	2364      	movs	r3, #100	@ 0x64
 8000798:	9300      	str	r3, [sp, #0]
 800079a:	2301      	movs	r3, #1
 800079c:	4a04      	ldr	r2, [pc, #16]	@ (80007b0 <LCD_sendDataToInterface+0x24>)
 800079e:	214e      	movs	r1, #78	@ 0x4e
 80007a0:	f001 fbde 	bl	8001f60 <HAL_I2C_Master_Transmit>
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000088 	.word	0x20000088
 80007b0:	20000084 	.word	0x20000084

080007b4 <LCD_writeString>:

void LCD_writeString(char *str) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i]; i++) {
 80007bc:	2300      	movs	r3, #0
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	e009      	b.n	80007d6 <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	4413      	add	r3, r2
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff ff31 	bl	8000632 <LCD_writeCharData>
	for (int i = 0; str[i]; i++) {
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	3301      	adds	r3, #1
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	4413      	add	r3, r2
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d1ef      	bne.n	80007c2 <LCD_writeString+0xe>
	}
}
 80007e2:	bf00      	nop
 80007e4:	bf00      	nop
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col) {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	460a      	mov	r2, r1
 80007f6:	71fb      	strb	r3, [r7, #7]
 80007f8:	4613      	mov	r3, r2
 80007fa:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 80007fc:	79bb      	ldrb	r3, [r7, #6]
 80007fe:	f003 030f 	and.w	r3, r3, #15
 8000802:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = ((0x40 * row) + col);
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	019b      	lsls	r3, r3, #6
 8000810:	b2da      	uxtb	r2, r3
 8000812:	79bb      	ldrb	r3, [r7, #6]
 8000814:	4413      	add	r3, r2
 8000816:	73fb      	strb	r3, [r7, #15]
	uint8_t command = (0x80 + lcdRegAddr);
 8000818:	7bfb      	ldrb	r3, [r7, #15]
 800081a:	3b80      	subs	r3, #128	@ 0x80
 800081c:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 800081e:	7bbb      	ldrb	r3, [r7, #14]
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fef5 	bl	8000610 <LCD_writeCmdData>
}
 8000826:	bf00      	nop
 8000828:	3710      	adds	r7, #16
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str) {
 800082e:	b580      	push	{r7, lr}
 8000830:	b082      	sub	sp, #8
 8000832:	af00      	add	r7, sp, #0
 8000834:	4603      	mov	r3, r0
 8000836:	603a      	str	r2, [r7, #0]
 8000838:	71fb      	strb	r3, [r7, #7]
 800083a:	460b      	mov	r3, r1
 800083c:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 800083e:	79ba      	ldrb	r2, [r7, #6]
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	4611      	mov	r1, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ffd1 	bl	80007ec <LCD_gotoXY>
	LCD_writeString(str);
 800084a:	6838      	ldr	r0, [r7, #0]
 800084c:	f7ff ffb2 	bl	80007b4 <LCD_writeString>
}
 8000850:	bf00      	nop
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800085c:	f000 fe64 	bl	8001528 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000860:	f000 f84c 	bl	80008fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000864:	f000 f984 	bl	8000b70 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000868:	f000 f92e 	bl	8000ac8 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800086c:	f000 f956 	bl	8000b1c <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8000870:	f000 f8dc 	bl	8000a2c <MX_TIM3_Init>
  MX_I2C1_Init();
 8000874:	f000 f8ac 	bl	80009d0 <MX_I2C1_Init>
  LCD_init(&hi2c1);
 8000878:	4815      	ldr	r0, [pc, #84]	@ (80008d0 <main+0x78>)
 800087a:	f7ff fe91 	bl	80005a0 <LCD_init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx2char,1);
 800087e:	2201      	movs	r2, #1
 8000880:	4914      	ldr	r1, [pc, #80]	@ (80008d4 <main+0x7c>)
 8000882:	4815      	ldr	r0, [pc, #84]	@ (80008d8 <main+0x80>)
 8000884:	f002 fee3 	bl	800364e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &btchar,1);
 8000888:	2201      	movs	r2, #1
 800088a:	4914      	ldr	r1, [pc, #80]	@ (80008dc <main+0x84>)
 800088c:	4814      	ldr	r0, [pc, #80]	@ (80008e0 <main+0x88>)
 800088e:	f002 fede 	bl	800364e <HAL_UART_Receive_IT>
  printf("start main - project()\r\n");
 8000892:	4814      	ldr	r0, [pc, #80]	@ (80008e4 <main+0x8c>)
 8000894:	f004 f808 	bl	80048a8 <puts>
  LCD_writeStringXY(0, 0, "Waiting for User");
 8000898:	4a13      	ldr	r2, [pc, #76]	@ (80008e8 <main+0x90>)
 800089a:	2100      	movs	r1, #0
 800089c:	2000      	movs	r0, #0
 800089e:	f7ff ffc6 	bl	800082e <LCD_writeStringXY>
//  LCD_writeStringXY(0, 0, "hello lcd");
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(rx2Flag)
 80008a2:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <main+0x94>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d006      	beq.n	80008ba <main+0x62>
	  {
			printf("recv2 : %s\r\n",rx2Data);
 80008ac:	4910      	ldr	r1, [pc, #64]	@ (80008f0 <main+0x98>)
 80008ae:	4811      	ldr	r0, [pc, #68]	@ (80008f4 <main+0x9c>)
 80008b0:	f003 ff92 	bl	80047d8 <iprintf>
			rx2Flag =0;
 80008b4:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <main+0x94>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	701a      	strb	r2, [r3, #0]
	//	    HAL_UART_Transmit(&huart6, (uint8_t *)buf, strlen(buf), 0xFFFF);
	  }
	  if(btFlag)
 80008ba:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <main+0xa0>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d0ee      	beq.n	80008a2 <main+0x4a>
	  {
//		printf("bt : %s\r\n",btData);
			btFlag =0;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <main+0xa0>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	701a      	strb	r2, [r3, #0]
			bluetooth_Event();
 80008ca:	f000 f9f9 	bl	8000cc0 <bluetooth_Event>
	  if(rx2Flag)
 80008ce:	e7e8      	b.n	80008a2 <main+0x4a>
 80008d0:	2000008c 	.word	0x2000008c
 80008d4:	200001b8 	.word	0x200001b8
 80008d8:	20000128 	.word	0x20000128
 80008dc:	200001ef 	.word	0x200001ef
 80008e0:	20000170 	.word	0x20000170
 80008e4:	08005b04 	.word	0x08005b04
 80008e8:	08005b1c 	.word	0x08005b1c
 80008ec:	200001b9 	.word	0x200001b9
 80008f0:	200001bc 	.word	0x200001bc
 80008f4:	08005b30 	.word	0x08005b30
 80008f8:	200001ee 	.word	0x200001ee

080008fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b094      	sub	sp, #80	@ 0x50
 8000900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000902:	f107 0320 	add.w	r3, r7, #32
 8000906:	2230      	movs	r2, #48	@ 0x30
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f004 f8cc 	bl	8004aa8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	4b28      	ldr	r3, [pc, #160]	@ (80009c8 <SystemClock_Config+0xcc>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000928:	4a27      	ldr	r2, [pc, #156]	@ (80009c8 <SystemClock_Config+0xcc>)
 800092a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800092e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000930:	4b25      	ldr	r3, [pc, #148]	@ (80009c8 <SystemClock_Config+0xcc>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800093c:	2300      	movs	r3, #0
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	4b22      	ldr	r3, [pc, #136]	@ (80009cc <SystemClock_Config+0xd0>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a21      	ldr	r2, [pc, #132]	@ (80009cc <SystemClock_Config+0xd0>)
 8000946:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800094a:	6013      	str	r3, [r2, #0]
 800094c:	4b1f      	ldr	r3, [pc, #124]	@ (80009cc <SystemClock_Config+0xd0>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000958:	2301      	movs	r3, #1
 800095a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800095c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000962:	2302      	movs	r3, #2
 8000964:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000966:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800096a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800096c:	2308      	movs	r3, #8
 800096e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000970:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000974:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000976:	2304      	movs	r3, #4
 8000978:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800097a:	2304      	movs	r3, #4
 800097c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800097e:	f107 0320 	add.w	r3, r7, #32
 8000982:	4618      	mov	r0, r3
 8000984:	f001 fe46 	bl	8002614 <HAL_RCC_OscConfig>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800098e:	f000 fb5f 	bl	8001050 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000992:	230f      	movs	r3, #15
 8000994:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000996:	2302      	movs	r3, #2
 8000998:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800099e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	2102      	movs	r1, #2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f002 f8a8 	bl	8002b04 <HAL_RCC_ClockConfig>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009ba:	f000 fb49 	bl	8001050 <Error_Handler>
  }
}
 80009be:	bf00      	nop
 80009c0:	3750      	adds	r7, #80	@ 0x50
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40007000 	.word	0x40007000

080009d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009d4:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009d6:	4a14      	ldr	r2, [pc, #80]	@ (8000a28 <MX_I2C1_Init+0x58>)
 80009d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 80009da:	4b12      	ldr	r3, [pc, #72]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009dc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80009e0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009e2:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009fc:	4b09      	ldr	r3, [pc, #36]	@ (8000a24 <MX_I2C1_Init+0x54>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <MX_I2C1_Init+0x54>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a08:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <MX_I2C1_Init+0x54>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a0e:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <MX_I2C1_Init+0x54>)
 8000a10:	f001 f962 	bl	8001cd8 <HAL_I2C_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8000a1a:	f000 fb19 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	2000008c 	.word	0x2000008c
 8000a28:	40005400 	.word	0x40005400

08000a2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a32:	f107 0308 	add.w	r3, r7, #8
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a40:	463b      	mov	r3, r7
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a48:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a4a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac4 <MX_TIM3_Init+0x98>)
 8000a4c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a50:	2253      	movs	r2, #83	@ 0x53
 8000a52:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000a5a:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a5c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a60:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a62:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a68:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a6a:	2280      	movs	r2, #128	@ 0x80
 8000a6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a6e:	4814      	ldr	r0, [pc, #80]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a70:	f002 fa68 	bl	8002f44 <HAL_TIM_Base_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000a7a:	f000 fae9 	bl	8001050 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a82:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a84:	f107 0308 	add.w	r3, r7, #8
 8000a88:	4619      	mov	r1, r3
 8000a8a:	480d      	ldr	r0, [pc, #52]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000a8c:	f002 faa9 	bl	8002fe2 <HAL_TIM_ConfigClockSource>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000a96:	f000 fadb 	bl	8001050 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4806      	ldr	r0, [pc, #24]	@ (8000ac0 <MX_TIM3_Init+0x94>)
 8000aa8:	f002 fc88 	bl	80033bc <HAL_TIMEx_MasterConfigSynchronization>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000ab2:	f000 facd 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	3718      	adds	r7, #24
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	200000e0 	.word	0x200000e0
 8000ac4:	40000400 	.word	0x40000400

08000ac8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ace:	4a12      	ldr	r2, [pc, #72]	@ (8000b18 <MX_USART2_UART_Init+0x50>)
 8000ad0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ad2:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ad8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aec:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000aee:	220c      	movs	r2, #12
 8000af0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af2:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af8:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000afe:	4805      	ldr	r0, [pc, #20]	@ (8000b14 <MX_USART2_UART_Init+0x4c>)
 8000b00:	f002 fcca 	bl	8003498 <HAL_UART_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b0a:	f000 faa1 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000128 	.word	0x20000128
 8000b18:	40004400 	.word	0x40004400

08000b1c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000b20:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b22:	4a12      	ldr	r2, [pc, #72]	@ (8000b6c <MX_USART6_UART_Init+0x50>)
 8000b24:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8000b26:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b28:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000b2c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000b34:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000b40:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b42:	220c      	movs	r2, #12
 8000b44:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b46:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000b52:	4805      	ldr	r0, [pc, #20]	@ (8000b68 <MX_USART6_UART_Init+0x4c>)
 8000b54:	f002 fca0 	bl	8003498 <HAL_UART_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000b5e:	f000 fa77 	bl	8001050 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000170 	.word	0x20000170
 8000b6c:	40011400 	.word	0x40011400

08000b70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08a      	sub	sp, #40	@ 0x28
 8000b74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	60da      	str	r2, [r3, #12]
 8000b84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	4b38      	ldr	r3, [pc, #224]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	4a37      	ldr	r2, [pc, #220]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000b90:	f043 0304 	orr.w	r3, r3, #4
 8000b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b96:	4b35      	ldr	r3, [pc, #212]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	f003 0304 	and.w	r3, r3, #4
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	4b31      	ldr	r3, [pc, #196]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	4a30      	ldr	r2, [pc, #192]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	4a29      	ldr	r2, [pc, #164]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bce:	4b27      	ldr	r3, [pc, #156]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	60bb      	str	r3, [r7, #8]
 8000bd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	607b      	str	r3, [r7, #4]
 8000bde:	4b23      	ldr	r3, [pc, #140]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a22      	ldr	r2, [pc, #136]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000be4:	f043 0302 	orr.w	r3, r3, #2
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b20      	ldr	r3, [pc, #128]	@ (8000c6c <MX_GPIO_Init+0xfc>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0302 	and.w	r3, r3, #2
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2120      	movs	r1, #32
 8000bfa:	481d      	ldr	r0, [pc, #116]	@ (8000c70 <MX_GPIO_Init+0x100>)
 8000bfc:	f001 f852 	bl	8001ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c06:	481b      	ldr	r0, [pc, #108]	@ (8000c74 <MX_GPIO_Init+0x104>)
 8000c08:	f001 f84c 	bl	8001ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c12:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	4814      	ldr	r0, [pc, #80]	@ (8000c74 <MX_GPIO_Init+0x104>)
 8000c24:	f000 feba 	bl	800199c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	480c      	ldr	r0, [pc, #48]	@ (8000c70 <MX_GPIO_Init+0x100>)
 8000c40:	f000 feac 	bl	800199c <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_LED_Pin */
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 8000c44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <MX_GPIO_Init+0x104>)
 8000c5e:	f000 fe9d 	bl	800199c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	@ 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40020000 	.word	0x40020000
 8000c74:	40020800 	.word	0x40020800

08000c78 <MX_GPIO_LED_ON>:

/* USER CODE BEGIN 4 */
void MX_GPIO_LED_ON(int pin)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_SET);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	2201      	movs	r2, #1
 8000c86:	4619      	mov	r1, r3
 8000c88:	4803      	ldr	r0, [pc, #12]	@ (8000c98 <MX_GPIO_LED_ON+0x20>)
 8000c8a:	f001 f80b 	bl	8001ca4 <HAL_GPIO_WritePin>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40020000 	.word	0x40020000

08000c9c <MX_GPIO_LED_OFF>:
void MX_GPIO_LED_OFF(int pin)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	2200      	movs	r2, #0
 8000caa:	4619      	mov	r1, r3
 8000cac:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <MX_GPIO_LED_OFF+0x20>)
 8000cae:	f000 fff9 	bl	8001ca4 <HAL_GPIO_WritePin>
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <bluetooth_Event>:
void bluetooth_Event()
{
 8000cc0:	b590      	push	{r4, r7, lr}
 8000cc2:	b0af      	sub	sp, #188	@ 0xbc
 8000cc4:	af02      	add	r7, sp, #8

  int i=0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8000ccc:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  char recvBuf[CMD_SIZE]={0};
 8000cdc:	2300      	movs	r3, #0
 8000cde:	657b      	str	r3, [r7, #84]	@ 0x54
 8000ce0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ce4:	222e      	movs	r2, #46	@ 0x2e
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f003 fedd 	bl	8004aa8 <memset>
  char sendBuf[CMD_SIZE]={0};
 8000cee:	2300      	movs	r3, #0
 8000cf0:	623b      	str	r3, [r7, #32]
 8000cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf6:	222e      	movs	r2, #46	@ 0x2e
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f003 fed4 	bl	8004aa8 <memset>
  strcpy(recvBuf,btData);
 8000d00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d04:	497b      	ldr	r1, [pc, #492]	@ (8000ef4 <bluetooth_Event+0x234>)
 8000d06:	4618      	mov	r0, r3
 8000d08:	f003 ffa5 	bl	8004c56 <strcpy>

  printf("btData : %s\r\n",btData);
 8000d0c:	4979      	ldr	r1, [pc, #484]	@ (8000ef4 <bluetooth_Event+0x234>)
 8000d0e:	487a      	ldr	r0, [pc, #488]	@ (8000ef8 <bluetooth_Event+0x238>)
 8000d10:	f003 fd62 	bl	80047d8 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8000d14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d18:	4978      	ldr	r1, [pc, #480]	@ (8000efc <bluetooth_Event+0x23c>)
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f003 fecc 	bl	8004ab8 <strtok>
 8000d20:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
  while(pToken != NULL)
 8000d24:	e017      	b.n	8000d56 <bluetooth_Event+0x96>
  {
    pArray[i] =  pToken;
 8000d26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	33b0      	adds	r3, #176	@ 0xb0
 8000d2e:	443b      	add	r3, r7
 8000d30:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8000d34:	f843 2c28 	str.w	r2, [r3, #-40]
    if(++i >= ARR_CNT)
 8000d38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	dc0a      	bgt.n	8000d60 <bluetooth_Event+0xa0>
      break;
    pToken = strtok(NULL,"[@]");
 8000d4a:	496c      	ldr	r1, [pc, #432]	@ (8000efc <bluetooth_Event+0x23c>)
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f003 feb3 	bl	8004ab8 <strtok>
 8000d52:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
  while(pToken != NULL)
 8000d56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d1e3      	bne.n	8000d26 <bluetooth_Event+0x66>
 8000d5e:	e000      	b.n	8000d62 <bluetooth_Event+0xa2>
      break;
 8000d60:	bf00      	nop
  }
//  printf("pArray[0] : %s\r\n",pArray[0]);
//  printf("pArray[1] : %s\r\n",pArray[1]);
//  printf("pArray[2] : %s\r\n",pArray[2]);

  if(!strcmp(pArray[1],"LED"))
 8000d62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d66:	4966      	ldr	r1, [pc, #408]	@ (8000f00 <bluetooth_Event+0x240>)
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fa39 	bl	80001e0 <strcmp>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d124      	bne.n	8000dbe <bluetooth_Event+0xfe>
  {
		if(!strcmp(pArray[2],"ON"))
 8000d74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000d78:	4962      	ldr	r1, [pc, #392]	@ (8000f04 <bluetooth_Event+0x244>)
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fa30 	bl	80001e0 <strcmp>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d109      	bne.n	8000d9a <bluetooth_Event+0xda>
		{
			MX_GPIO_LED_ON(LD2_Pin);
 8000d86:	2020      	movs	r0, #32
 8000d88:	f7ff ff76 	bl	8000c78 <MX_GPIO_LED_ON>
			HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_SET);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d92:	485d      	ldr	r0, [pc, #372]	@ (8000f08 <bluetooth_Event+0x248>)
 8000d94:	f000 ff86 	bl	8001ca4 <HAL_GPIO_WritePin>
 8000d98:	e011      	b.n	8000dbe <bluetooth_Event+0xfe>
		}
		else if(!strcmp(pArray[2],"OFF"))
 8000d9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000d9e:	495b      	ldr	r1, [pc, #364]	@ (8000f0c <bluetooth_Event+0x24c>)
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fa1d 	bl	80001e0 <strcmp>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d108      	bne.n	8000dbe <bluetooth_Event+0xfe>
		{
			MX_GPIO_LED_OFF(LD2_Pin);
 8000dac:	2020      	movs	r0, #32
 8000dae:	f7ff ff75 	bl	8000c9c <MX_GPIO_LED_OFF>
			HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000db8:	4853      	ldr	r0, [pc, #332]	@ (8000f08 <bluetooth_Event+0x248>)
 8000dba:	f000 ff73 	bl	8001ca4 <HAL_GPIO_WritePin>
		}
  }
  if (!strcmp(pArray[2], "SENSOR"))
 8000dbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000dc2:	4953      	ldr	r1, [pc, #332]	@ (8000f10 <bluetooth_Event+0x250>)
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fa0b 	bl	80001e0 <strcmp>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d17b      	bne.n	8000ec8 <bluetooth_Event+0x208>
  {
    //    user3  
	LCD_writeStringXY(0, 0, " ");
 8000dd0:	4a50      	ldr	r2, [pc, #320]	@ (8000f14 <bluetooth_Event+0x254>)
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f7ff fd2a 	bl	800082e <LCD_writeStringXY>
    LCD_writeStringXY(0, 1, pArray[1]);
 8000dda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dde:	461a      	mov	r2, r3
 8000de0:	2101      	movs	r1, #1
 8000de2:	2000      	movs	r0, #0
 8000de4:	f7ff fd23 	bl	800082e <LCD_writeStringXY>
    LCD_writeStringXY(0, 6, " : SENSOR ");
 8000de8:	4a4b      	ldr	r2, [pc, #300]	@ (8000f18 <bluetooth_Event+0x258>)
 8000dea:	2106      	movs	r1, #6
 8000dec:	2000      	movs	r0, #0
 8000dee:	f7ff fd1e 	bl	800082e <LCD_writeStringXY>

    // pArray[3]    
    int gauge_value = atoi(pArray[3]);  // pArray[3]  
 8000df2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000df6:	4618      	mov	r0, r3
 8000df8:	f003 fba4 	bl	8004544 <atoi>
 8000dfc:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    if (gauge_value < 0) gauge_value = 0;
 8000e00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	da02      	bge.n	8000e0e <bluetooth_Event+0x14e>
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (gauge_value > 100) gauge_value = 100;
 8000e0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e12:	2b64      	cmp	r3, #100	@ 0x64
 8000e14:	dd02      	ble.n	8000e1c <bluetooth_Event+0x15c>
 8000e16:	2364      	movs	r3, #100	@ 0x64
 8000e18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    // LCD     
    int gauge_length = (gauge_value * 16) / 100;  // 0~100  0~16    (16 )
 8000e1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000e20:	011b      	lsls	r3, r3, #4
 8000e22:	4a3e      	ldr	r2, [pc, #248]	@ (8000f1c <bluetooth_Event+0x25c>)
 8000e24:	fb82 1203 	smull	r1, r2, r2, r3
 8000e28:	1152      	asrs	r2, r2, #5
 8000e2a:	17db      	asrs	r3, r3, #31
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    //   :     .
    char blank[16] = "                ";  //  16
 8000e32:	4b3b      	ldr	r3, [pc, #236]	@ (8000f20 <bluetooth_Event+0x260>)
 8000e34:	f107 0410 	add.w	r4, r7, #16
 8000e38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    LCD_writeStringXY(1, 0, blank);  //     
 8000e3e:	f107 0310 	add.w	r3, r7, #16
 8000e42:	461a      	mov	r2, r3
 8000e44:	2100      	movs	r1, #0
 8000e46:	2001      	movs	r0, #1
 8000e48:	f7ff fcf1 	bl	800082e <LCD_writeStringXY>

    //   : 'l'   ,    
    char gauge[16] = {0};  //  16  
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	603b      	str	r3, [r7, #0]
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
    for (int j = 0; j < gauge_length; j++) {
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000e60:	e00a      	b.n	8000e78 <bluetooth_Event+0x1b8>
      gauge[j] = '=';  //  
 8000e62:	463a      	mov	r2, r7
 8000e64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000e68:	4413      	add	r3, r2
 8000e6a:	223d      	movs	r2, #61	@ 0x3d
 8000e6c:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < gauge_length; j++) {
 8000e6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000e72:	3301      	adds	r3, #1
 8000e74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000e78:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8000e7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dbee      	blt.n	8000e62 <bluetooth_Event+0x1a2>
    }
    LCD_writeStringXY(1, 0, gauge);  //     
 8000e84:	463b      	mov	r3, r7
 8000e86:	461a      	mov	r2, r3
 8000e88:	2100      	movs	r1, #0
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	f7ff fccf 	bl	800082e <LCD_writeStringXY>
      return;
  }
  else
      return;

  sprintf(sendBuf,"[%s]%s@%s\n",pArray[0],pArray[1],pArray[2]);
 8000e90:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8000e94:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8000e98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000e9c:	f107 0020 	add.w	r0, r7, #32
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	491f      	ldr	r1, [pc, #124]	@ (8000f24 <bluetooth_Event+0x264>)
 8000ea6:	f003 fd07 	bl	80048b8 <siprintf>
  HAL_UART_Transmit(&huart6, (uint8_t *)sendBuf, strlen(sendBuf), 0xFFFF);
 8000eaa:	f107 0320 	add.w	r3, r7, #32
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff f9a0 	bl	80001f4 <strlen>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	f107 0120 	add.w	r1, r7, #32
 8000ebc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ec0:	4819      	ldr	r0, [pc, #100]	@ (8000f28 <bluetooth_Event+0x268>)
 8000ec2:	f002 fb39 	bl	8003538 <HAL_UART_Transmit>
 8000ec6:	e012      	b.n	8000eee <bluetooth_Event+0x22e>
  else if(!strncmp(pArray[1]," New conn",sizeof(" New conn")))
 8000ec8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000ecc:	4917      	ldr	r1, [pc, #92]	@ (8000f2c <bluetooth_Event+0x26c>)
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff f986 	bl	80001e0 <strcmp>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d008      	beq.n	8000eec <bluetooth_Event+0x22c>
  else if(!strncmp(pArray[1]," Already log",sizeof(" Already log")))
 8000eda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000ede:	4914      	ldr	r1, [pc, #80]	@ (8000f30 <bluetooth_Event+0x270>)
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff f97d 	bl	80001e0 <strcmp>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
      return;
 8000eea:	e000      	b.n	8000eee <bluetooth_Event+0x22e>
      return;
 8000eec:	bf00      	nop

}
 8000eee:	37b4      	adds	r7, #180	@ 0xb4
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd90      	pop	{r4, r7, pc}
 8000ef4:	200001f0 	.word	0x200001f0
 8000ef8:	08005b40 	.word	0x08005b40
 8000efc:	08005b50 	.word	0x08005b50
 8000f00:	08005b54 	.word	0x08005b54
 8000f04:	08005b58 	.word	0x08005b58
 8000f08:	40020800 	.word	0x40020800
 8000f0c:	08005b5c 	.word	0x08005b5c
 8000f10:	08005b60 	.word	0x08005b60
 8000f14:	08005b68 	.word	0x08005b68
 8000f18:	08005b6c 	.word	0x08005b6c
 8000f1c:	51eb851f 	.word	0x51eb851f
 8000f20:	08005ba0 	.word	0x08005ba0
 8000f24:	08005b94 	.word	0x08005b94
 8000f28:	20000170 	.word	0x20000170
 8000f2c:	08005b78 	.word	0x08005b78
 8000f30:	08005b84 	.word	0x08005b84

08000f34 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART6 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000f3c:	1d39      	adds	r1, r7, #4
 8000f3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f42:	2201      	movs	r2, #1
 8000f44:	4803      	ldr	r0, [pc, #12]	@ (8000f54 <__io_putchar+0x20>)
 8000f46:	f002 faf7 	bl	8003538 <HAL_UART_Transmit>

  return ch;
 8000f4a:	687b      	ldr	r3, [r7, #4]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000128 	.word	0x20000128

08000f58 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a2e      	ldr	r2, [pc, #184]	@ (8001020 <HAL_UART_RxCpltCallback+0xc8>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d128      	bne.n	8000fbc <HAL_UART_RxCpltCallback+0x64>
    {
    	static int i=0;
    	rx2Data[i] = rx2char;
 8000f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a2e      	ldr	r2, [pc, #184]	@ (8001028 <HAL_UART_RxCpltCallback+0xd0>)
 8000f70:	7811      	ldrb	r1, [r2, #0]
 8000f72:	4a2e      	ldr	r2, [pc, #184]	@ (800102c <HAL_UART_RxCpltCallback+0xd4>)
 8000f74:	54d1      	strb	r1, [r2, r3]
    	if((rx2Data[i] == '\r')||(btData[i] == '\n'))
 8000f76:	4b2b      	ldr	r3, [pc, #172]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a2c      	ldr	r2, [pc, #176]	@ (800102c <HAL_UART_RxCpltCallback+0xd4>)
 8000f7c:	5cd3      	ldrb	r3, [r2, r3]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b0d      	cmp	r3, #13
 8000f82:	d005      	beq.n	8000f90 <HAL_UART_RxCpltCallback+0x38>
 8000f84:	4b27      	ldr	r3, [pc, #156]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a29      	ldr	r2, [pc, #164]	@ (8001030 <HAL_UART_RxCpltCallback+0xd8>)
 8000f8a:	5cd3      	ldrb	r3, [r2, r3]
 8000f8c:	2b0a      	cmp	r3, #10
 8000f8e:	d10b      	bne.n	8000fa8 <HAL_UART_RxCpltCallback+0x50>
    	{
    		rx2Data[i] = '\0';
 8000f90:	4b24      	ldr	r3, [pc, #144]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a25      	ldr	r2, [pc, #148]	@ (800102c <HAL_UART_RxCpltCallback+0xd4>)
 8000f96:	2100      	movs	r1, #0
 8000f98:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 8000f9a:	4b26      	ldr	r3, [pc, #152]	@ (8001034 <HAL_UART_RxCpltCallback+0xdc>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000fa0:	4b20      	ldr	r3, [pc, #128]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	e004      	b.n	8000fb2 <HAL_UART_RxCpltCallback+0x5a>
    	}
    	else
    	{
    		i++;
 8000fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	3301      	adds	r3, #1
 8000fae:	4a1d      	ldr	r2, [pc, #116]	@ (8001024 <HAL_UART_RxCpltCallback+0xcc>)
 8000fb0:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(&huart2, &rx2char,1);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	491c      	ldr	r1, [pc, #112]	@ (8001028 <HAL_UART_RxCpltCallback+0xd0>)
 8000fb6:	4820      	ldr	r0, [pc, #128]	@ (8001038 <HAL_UART_RxCpltCallback+0xe0>)
 8000fb8:	f002 fb49 	bl	800364e <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART6)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800103c <HAL_UART_RxCpltCallback+0xe4>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d127      	bne.n	8001016 <HAL_UART_RxCpltCallback+0xbe>
    {
    	static int i=0;
    	btData[i] = btchar;
 8000fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a1e      	ldr	r2, [pc, #120]	@ (8001044 <HAL_UART_RxCpltCallback+0xec>)
 8000fcc:	7811      	ldrb	r1, [r2, #0]
 8000fce:	4a18      	ldr	r2, [pc, #96]	@ (8001030 <HAL_UART_RxCpltCallback+0xd8>)
 8000fd0:	54d1      	strb	r1, [r2, r3]
    	if((btData[i] == '\n') || btData[i] == '\r')
 8000fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a16      	ldr	r2, [pc, #88]	@ (8001030 <HAL_UART_RxCpltCallback+0xd8>)
 8000fd8:	5cd3      	ldrb	r3, [r2, r3]
 8000fda:	2b0a      	cmp	r3, #10
 8000fdc:	d005      	beq.n	8000fea <HAL_UART_RxCpltCallback+0x92>
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a13      	ldr	r2, [pc, #76]	@ (8001030 <HAL_UART_RxCpltCallback+0xd8>)
 8000fe4:	5cd3      	ldrb	r3, [r2, r3]
 8000fe6:	2b0d      	cmp	r3, #13
 8000fe8:	d10b      	bne.n	8001002 <HAL_UART_RxCpltCallback+0xaa>
    	{
    		btData[i] = '\0';
 8000fea:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a10      	ldr	r2, [pc, #64]	@ (8001030 <HAL_UART_RxCpltCallback+0xd8>)
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	54d1      	strb	r1, [r2, r3]
    		btFlag = 1;
 8000ff4:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <HAL_UART_RxCpltCallback+0xf0>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000ffa:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	e004      	b.n	800100c <HAL_UART_RxCpltCallback+0xb4>
    	}
    	else
    	{
    		i++;
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	3301      	adds	r3, #1
 8001008:	4a0d      	ldr	r2, [pc, #52]	@ (8001040 <HAL_UART_RxCpltCallback+0xe8>)
 800100a:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(&huart6, &btchar,1);
 800100c:	2201      	movs	r2, #1
 800100e:	490d      	ldr	r1, [pc, #52]	@ (8001044 <HAL_UART_RxCpltCallback+0xec>)
 8001010:	480e      	ldr	r0, [pc, #56]	@ (800104c <HAL_UART_RxCpltCallback+0xf4>)
 8001012:	f002 fb1c 	bl	800364e <HAL_UART_Receive_IT>
    }
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40004400 	.word	0x40004400
 8001024:	20000224 	.word	0x20000224
 8001028:	200001b8 	.word	0x200001b8
 800102c:	200001bc 	.word	0x200001bc
 8001030:	200001f0 	.word	0x200001f0
 8001034:	200001b9 	.word	0x200001b9
 8001038:	20000128 	.word	0x20000128
 800103c:	40011400 	.word	0x40011400
 8001040:	20000228 	.word	0x20000228
 8001044:	200001ef 	.word	0x200001ef
 8001048:	200001ee 	.word	0x200001ee
 800104c:	20000170 	.word	0x20000170

08001050 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001054:	b672      	cpsid	i
}
 8001056:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <Error_Handler+0x8>

0800105c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	4b10      	ldr	r3, [pc, #64]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106a:	4a0f      	ldr	r2, [pc, #60]	@ (80010a8 <HAL_MspInit+0x4c>)
 800106c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001070:	6453      	str	r3, [r2, #68]	@ 0x44
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	603b      	str	r3, [r7, #0]
 8001082:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001086:	4a08      	ldr	r2, [pc, #32]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800108c:	6413      	str	r3, [r2, #64]	@ 0x40
 800108e:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <HAL_MspInit+0x4c>)
 8001090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001092:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800109a:	2007      	movs	r0, #7
 800109c:	f000 fbaa 	bl	80017f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40023800 	.word	0x40023800

080010ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	@ 0x28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a19      	ldr	r2, [pc, #100]	@ (8001130 <HAL_I2C_MspInit+0x84>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d12c      	bne.n	8001128 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	613b      	str	r3, [r7, #16]
 80010d2:	4b18      	ldr	r3, [pc, #96]	@ (8001134 <HAL_I2C_MspInit+0x88>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a17      	ldr	r2, [pc, #92]	@ (8001134 <HAL_I2C_MspInit+0x88>)
 80010d8:	f043 0302 	orr.w	r3, r3, #2
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b15      	ldr	r3, [pc, #84]	@ (8001134 <HAL_I2C_MspInit+0x88>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	613b      	str	r3, [r7, #16]
 80010e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010f0:	2312      	movs	r3, #18
 80010f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f8:	2303      	movs	r3, #3
 80010fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010fc:	2304      	movs	r3, #4
 80010fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	4619      	mov	r1, r3
 8001106:	480c      	ldr	r0, [pc, #48]	@ (8001138 <HAL_I2C_MspInit+0x8c>)
 8001108:	f000 fc48 	bl	800199c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <HAL_I2C_MspInit+0x88>)
 8001112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001114:	4a07      	ldr	r2, [pc, #28]	@ (8001134 <HAL_I2C_MspInit+0x88>)
 8001116:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800111a:	6413      	str	r3, [r2, #64]	@ 0x40
 800111c:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <HAL_I2C_MspInit+0x88>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001128:	bf00      	nop
 800112a:	3728      	adds	r7, #40	@ 0x28
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40005400 	.word	0x40005400
 8001134:	40023800 	.word	0x40023800
 8001138:	40020400 	.word	0x40020400

0800113c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a0b      	ldr	r2, [pc, #44]	@ (8001178 <HAL_TIM_Base_MspInit+0x3c>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d10d      	bne.n	800116a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <HAL_TIM_Base_MspInit+0x40>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001156:	4a09      	ldr	r2, [pc, #36]	@ (800117c <HAL_TIM_Base_MspInit+0x40>)
 8001158:	f043 0302 	orr.w	r3, r3, #2
 800115c:	6413      	str	r3, [r2, #64]	@ 0x40
 800115e:	4b07      	ldr	r3, [pc, #28]	@ (800117c <HAL_TIM_Base_MspInit+0x40>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	40000400 	.word	0x40000400
 800117c:	40023800 	.word	0x40023800

08001180 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08c      	sub	sp, #48	@ 0x30
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	f107 031c 	add.w	r3, r7, #28
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a3a      	ldr	r2, [pc, #232]	@ (8001288 <HAL_UART_MspInit+0x108>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d134      	bne.n	800120c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
 80011a6:	4b39      	ldr	r3, [pc, #228]	@ (800128c <HAL_UART_MspInit+0x10c>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011aa:	4a38      	ldr	r2, [pc, #224]	@ (800128c <HAL_UART_MspInit+0x10c>)
 80011ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b2:	4b36      	ldr	r3, [pc, #216]	@ (800128c <HAL_UART_MspInit+0x10c>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ba:	61bb      	str	r3, [r7, #24]
 80011bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	4b32      	ldr	r3, [pc, #200]	@ (800128c <HAL_UART_MspInit+0x10c>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a31      	ldr	r2, [pc, #196]	@ (800128c <HAL_UART_MspInit+0x10c>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b2f      	ldr	r3, [pc, #188]	@ (800128c <HAL_UART_MspInit+0x10c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011da:	230c      	movs	r3, #12
 80011dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	2302      	movs	r3, #2
 80011e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011ea:	2307      	movs	r3, #7
 80011ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	4826      	ldr	r0, [pc, #152]	@ (8001290 <HAL_UART_MspInit+0x110>)
 80011f6:	f000 fbd1 	bl	800199c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	2026      	movs	r0, #38	@ 0x26
 8001200:	f000 fb03 	bl	800180a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001204:	2026      	movs	r0, #38	@ 0x26
 8001206:	f000 fb1c 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800120a:	e038      	b.n	800127e <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a20      	ldr	r2, [pc, #128]	@ (8001294 <HAL_UART_MspInit+0x114>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d133      	bne.n	800127e <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	613b      	str	r3, [r7, #16]
 800121a:	4b1c      	ldr	r3, [pc, #112]	@ (800128c <HAL_UART_MspInit+0x10c>)
 800121c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121e:	4a1b      	ldr	r2, [pc, #108]	@ (800128c <HAL_UART_MspInit+0x10c>)
 8001220:	f043 0320 	orr.w	r3, r3, #32
 8001224:	6453      	str	r3, [r2, #68]	@ 0x44
 8001226:	4b19      	ldr	r3, [pc, #100]	@ (800128c <HAL_UART_MspInit+0x10c>)
 8001228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122a:	f003 0320 	and.w	r3, r3, #32
 800122e:	613b      	str	r3, [r7, #16]
 8001230:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <HAL_UART_MspInit+0x10c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123a:	4a14      	ldr	r2, [pc, #80]	@ (800128c <HAL_UART_MspInit+0x10c>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	6313      	str	r3, [r2, #48]	@ 0x30
 8001242:	4b12      	ldr	r3, [pc, #72]	@ (800128c <HAL_UART_MspInit+0x10c>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800124e:	23c0      	movs	r3, #192	@ 0xc0
 8001250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800125e:	2308      	movs	r3, #8
 8001260:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001262:	f107 031c 	add.w	r3, r7, #28
 8001266:	4619      	mov	r1, r3
 8001268:	480b      	ldr	r0, [pc, #44]	@ (8001298 <HAL_UART_MspInit+0x118>)
 800126a:	f000 fb97 	bl	800199c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2047      	movs	r0, #71	@ 0x47
 8001274:	f000 fac9 	bl	800180a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001278:	2047      	movs	r0, #71	@ 0x47
 800127a:	f000 fae2 	bl	8001842 <HAL_NVIC_EnableIRQ>
}
 800127e:	bf00      	nop
 8001280:	3730      	adds	r7, #48	@ 0x30
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40004400 	.word	0x40004400
 800128c:	40023800 	.word	0x40023800
 8001290:	40020000 	.word	0x40020000
 8001294:	40011400 	.word	0x40011400
 8001298:	40020800 	.word	0x40020800

0800129c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <NMI_Handler+0x4>

080012a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <HardFault_Handler+0x4>

080012ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <MemManage_Handler+0x4>

080012b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <BusFault_Handler+0x4>

080012bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <UsageFault_Handler+0x4>

080012c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr

080012ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f2:	f000 f96b 	bl	80015cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001300:	4802      	ldr	r0, [pc, #8]	@ (800130c <USART2_IRQHandler+0x10>)
 8001302:	f002 f9c9 	bl	8003698 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000128 	.word	0x20000128

08001310 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001314:	4802      	ldr	r0, [pc, #8]	@ (8001320 <USART6_IRQHandler+0x10>)
 8001316:	f002 f9bf 	bl	8003698 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000170 	.word	0x20000170

08001324 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  return 1;
 8001328:	2301      	movs	r3, #1
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <_kill>:

int _kill(int pid, int sig)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800133e:	f003 fc5d 	bl	8004bfc <__errno>
 8001342:	4603      	mov	r3, r0
 8001344:	2216      	movs	r2, #22
 8001346:	601a      	str	r2, [r3, #0]
  return -1;
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <_exit>:

void _exit (int status)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800135c:	f04f 31ff 	mov.w	r1, #4294967295
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ffe7 	bl	8001334 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001366:	bf00      	nop
 8001368:	e7fd      	b.n	8001366 <_exit+0x12>

0800136a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b086      	sub	sp, #24
 800136e:	af00      	add	r7, sp, #0
 8001370:	60f8      	str	r0, [r7, #12]
 8001372:	60b9      	str	r1, [r7, #8]
 8001374:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	e00a      	b.n	8001392 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800137c:	f3af 8000 	nop.w
 8001380:	4601      	mov	r1, r0
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	1c5a      	adds	r2, r3, #1
 8001386:	60ba      	str	r2, [r7, #8]
 8001388:	b2ca      	uxtb	r2, r1
 800138a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	3301      	adds	r3, #1
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	429a      	cmp	r2, r3
 8001398:	dbf0      	blt.n	800137c <_read+0x12>
  }

  return len;
 800139a:	687b      	ldr	r3, [r7, #4]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	e009      	b.n	80013ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	1c5a      	adds	r2, r3, #1
 80013ba:	60ba      	str	r2, [r7, #8]
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fdb8 	bl	8000f34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	3301      	adds	r3, #1
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	dbf1      	blt.n	80013b6 <_write+0x12>
  }
  return len;
 80013d2:	687b      	ldr	r3, [r7, #4]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <_close>:

int _close(int file)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001404:	605a      	str	r2, [r3, #4]
  return 0;
 8001406:	2300      	movs	r3, #0
}
 8001408:	4618      	mov	r0, r3
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_isatty>:

int _isatty(int file)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800141c:	2301      	movs	r3, #1
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr

0800142a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800142a:	b480      	push	{r7}
 800142c:	b085      	sub	sp, #20
 800142e:	af00      	add	r7, sp, #0
 8001430:	60f8      	str	r0, [r7, #12]
 8001432:	60b9      	str	r1, [r7, #8]
 8001434:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001436:	2300      	movs	r3, #0
}
 8001438:	4618      	mov	r0, r3
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800144c:	4a14      	ldr	r2, [pc, #80]	@ (80014a0 <_sbrk+0x5c>)
 800144e:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <_sbrk+0x60>)
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001458:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <_sbrk+0x64>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d102      	bne.n	8001466 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <_sbrk+0x64>)
 8001462:	4a12      	ldr	r2, [pc, #72]	@ (80014ac <_sbrk+0x68>)
 8001464:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <_sbrk+0x64>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	429a      	cmp	r2, r3
 8001472:	d207      	bcs.n	8001484 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001474:	f003 fbc2 	bl	8004bfc <__errno>
 8001478:	4603      	mov	r3, r0
 800147a:	220c      	movs	r2, #12
 800147c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	e009      	b.n	8001498 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <_sbrk+0x64>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800148a:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	4a05      	ldr	r2, [pc, #20]	@ (80014a8 <_sbrk+0x64>)
 8001494:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20020000 	.word	0x20020000
 80014a4:	00000400 	.word	0x00000400
 80014a8:	2000022c 	.word	0x2000022c
 80014ac:	20000380 	.word	0x20000380

080014b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b4:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <SystemInit+0x20>)
 80014b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ba:	4a05      	ldr	r2, [pc, #20]	@ (80014d0 <SystemInit+0x20>)
 80014bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800150c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014d8:	f7ff ffea 	bl	80014b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014dc:	480c      	ldr	r0, [pc, #48]	@ (8001510 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014de:	490d      	ldr	r1, [pc, #52]	@ (8001514 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001518 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e4:	e002      	b.n	80014ec <LoopCopyDataInit>

080014e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ea:	3304      	adds	r3, #4

080014ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f0:	d3f9      	bcc.n	80014e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014f2:	4a0a      	ldr	r2, [pc, #40]	@ (800151c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001520 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f8:	e001      	b.n	80014fe <LoopFillZerobss>

080014fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014fc:	3204      	adds	r2, #4

080014fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001500:	d3fb      	bcc.n	80014fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001502:	f003 fb81 	bl	8004c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001506:	f7ff f9a7 	bl	8000858 <main>
  bx  lr    
 800150a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800150c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001514:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001518:	08005dbc 	.word	0x08005dbc
  ldr r2, =_sbss
 800151c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001520:	20000380 	.word	0x20000380

08001524 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001524:	e7fe      	b.n	8001524 <ADC_IRQHandler>
	...

08001528 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800152c:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <HAL_Init+0x40>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0d      	ldr	r2, [pc, #52]	@ (8001568 <HAL_Init+0x40>)
 8001532:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001536:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001538:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <HAL_Init+0x40>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a0a      	ldr	r2, [pc, #40]	@ (8001568 <HAL_Init+0x40>)
 800153e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001542:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001544:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <HAL_Init+0x40>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a07      	ldr	r2, [pc, #28]	@ (8001568 <HAL_Init+0x40>)
 800154a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800154e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001550:	2003      	movs	r0, #3
 8001552:	f000 f94f 	bl	80017f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001556:	2000      	movs	r0, #0
 8001558:	f000 f808 	bl	800156c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800155c:	f7ff fd7e 	bl	800105c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023c00 	.word	0x40023c00

0800156c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001574:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <HAL_InitTick+0x54>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <HAL_InitTick+0x58>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	4619      	mov	r1, r3
 800157e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001582:	fbb3 f3f1 	udiv	r3, r3, r1
 8001586:	fbb2 f3f3 	udiv	r3, r2, r3
 800158a:	4618      	mov	r0, r3
 800158c:	f000 f967 	bl	800185e <HAL_SYSTICK_Config>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e00e      	b.n	80015b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b0f      	cmp	r3, #15
 800159e:	d80a      	bhi.n	80015b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a0:	2200      	movs	r2, #0
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	f04f 30ff 	mov.w	r0, #4294967295
 80015a8:	f000 f92f 	bl	800180a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015ac:	4a06      	ldr	r2, [pc, #24]	@ (80015c8 <HAL_InitTick+0x5c>)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e000      	b.n	80015b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000000 	.word	0x20000000
 80015c4:	20000008 	.word	0x20000008
 80015c8:	20000004 	.word	0x20000004

080015cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <HAL_IncTick+0x20>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <HAL_IncTick+0x24>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4413      	add	r3, r2
 80015dc:	4a04      	ldr	r2, [pc, #16]	@ (80015f0 <HAL_IncTick+0x24>)
 80015de:	6013      	str	r3, [r2, #0]
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	20000008 	.word	0x20000008
 80015f0:	20000230 	.word	0x20000230

080015f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return uwTick;
 80015f8:	4b03      	ldr	r3, [pc, #12]	@ (8001608 <HAL_GetTick+0x14>)
 80015fa:	681b      	ldr	r3, [r3, #0]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20000230 	.word	0x20000230

0800160c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001614:	f7ff ffee 	bl	80015f4 <HAL_GetTick>
 8001618:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001624:	d005      	beq.n	8001632 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_Delay+0x44>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4413      	add	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001632:	bf00      	nop
 8001634:	f7ff ffde 	bl	80015f4 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	429a      	cmp	r2, r3
 8001642:	d8f7      	bhi.n	8001634 <HAL_Delay+0x28>
  {
  }
}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000008 	.word	0x20000008

08001654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001664:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <__NVIC_SetPriorityGrouping+0x44>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001670:	4013      	ands	r3, r2
 8001672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800167c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001686:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <__NVIC_SetPriorityGrouping+0x44>)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	60d3      	str	r3, [r2, #12]
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a0:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <__NVIC_GetPriorityGrouping+0x18>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	0a1b      	lsrs	r3, r3, #8
 80016a6:	f003 0307 	and.w	r3, r3, #7
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	db0b      	blt.n	80016e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	f003 021f 	and.w	r2, r3, #31
 80016d0:	4907      	ldr	r1, [pc, #28]	@ (80016f0 <__NVIC_EnableIRQ+0x38>)
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	095b      	lsrs	r3, r3, #5
 80016d8:	2001      	movs	r0, #1
 80016da:	fa00 f202 	lsl.w	r2, r0, r2
 80016de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	db0a      	blt.n	800171e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	490c      	ldr	r1, [pc, #48]	@ (8001740 <__NVIC_SetPriority+0x4c>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	440b      	add	r3, r1
 8001718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800171c:	e00a      	b.n	8001734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4908      	ldr	r1, [pc, #32]	@ (8001744 <__NVIC_SetPriority+0x50>)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	3b04      	subs	r3, #4
 800172c:	0112      	lsls	r2, r2, #4
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	440b      	add	r3, r1
 8001732:	761a      	strb	r2, [r3, #24]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000e100 	.word	0xe000e100
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	@ 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f1c3 0307 	rsb	r3, r3, #7
 8001762:	2b04      	cmp	r3, #4
 8001764:	bf28      	it	cs
 8001766:	2304      	movcs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3304      	adds	r3, #4
 800176e:	2b06      	cmp	r3, #6
 8001770:	d902      	bls.n	8001778 <NVIC_EncodePriority+0x30>
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3b03      	subs	r3, #3
 8001776:	e000      	b.n	800177a <NVIC_EncodePriority+0x32>
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800177c:	f04f 32ff 	mov.w	r2, #4294967295
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001790:	f04f 31ff 	mov.w	r1, #4294967295
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4313      	orrs	r3, r2
         );
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	@ 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
	...

080017b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017c0:	d301      	bcc.n	80017c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017c2:	2301      	movs	r3, #1
 80017c4:	e00f      	b.n	80017e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c6:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <SysTick_Config+0x40>)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ce:	210f      	movs	r1, #15
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f7ff ff8e 	bl	80016f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d8:	4b05      	ldr	r3, [pc, #20]	@ (80017f0 <SysTick_Config+0x40>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017de:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <SysTick_Config+0x40>)
 80017e0:	2207      	movs	r2, #7
 80017e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	e000e010 	.word	0xe000e010

080017f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff ff29 	bl	8001654 <__NVIC_SetPriorityGrouping>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800180a:	b580      	push	{r7, lr}
 800180c:	b086      	sub	sp, #24
 800180e:	af00      	add	r7, sp, #0
 8001810:	4603      	mov	r3, r0
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
 8001816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800181c:	f7ff ff3e 	bl	800169c <__NVIC_GetPriorityGrouping>
 8001820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	6978      	ldr	r0, [r7, #20]
 8001828:	f7ff ff8e 	bl	8001748 <NVIC_EncodePriority>
 800182c:	4602      	mov	r2, r0
 800182e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff5d 	bl	80016f4 <__NVIC_SetPriority>
}
 800183a:	bf00      	nop
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff31 	bl	80016b8 <__NVIC_EnableIRQ>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffa2 	bl	80017b0 <SysTick_Config>
 800186c:	4603      	mov	r3, r0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001882:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001884:	f7ff feb6 	bl	80015f4 <HAL_GetTick>
 8001888:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001890:	b2db      	uxtb	r3, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d008      	beq.n	80018a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2280      	movs	r2, #128	@ 0x80
 800189a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e052      	b.n	800194e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 0216 	bic.w	r2, r2, #22
 80018b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	695a      	ldr	r2, [r3, #20]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80018c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d103      	bne.n	80018d8 <HAL_DMA_Abort+0x62>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d007      	beq.n	80018e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 0208 	bic.w	r2, r2, #8
 80018e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0201 	bic.w	r2, r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018f8:	e013      	b.n	8001922 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018fa:	f7ff fe7b 	bl	80015f4 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b05      	cmp	r3, #5
 8001906:	d90c      	bls.n	8001922 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2220      	movs	r2, #32
 800190c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2203      	movs	r2, #3
 8001912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e015      	b.n	800194e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0301 	and.w	r3, r3, #1
 800192c:	2b00      	cmp	r3, #0
 800192e:	d1e4      	bne.n	80018fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001934:	223f      	movs	r2, #63	@ 0x3f
 8001936:	409a      	lsls	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d004      	beq.n	8001974 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2280      	movs	r2, #128	@ 0x80
 800196e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e00c      	b.n	800198e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2205      	movs	r2, #5
 8001978:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f022 0201 	bic.w	r2, r2, #1
 800198a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800199c:	b480      	push	{r7}
 800199e:	b089      	sub	sp, #36	@ 0x24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
 80019b6:	e159      	b.n	8001c6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019b8:	2201      	movs	r2, #1
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	4013      	ands	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	f040 8148 	bne.w	8001c66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d005      	beq.n	80019ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d130      	bne.n	8001a50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	2203      	movs	r2, #3
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4013      	ands	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a24:	2201      	movs	r2, #1
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4013      	ands	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	091b      	lsrs	r3, r3, #4
 8001a3a:	f003 0201 	and.w	r2, r3, #1
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	2b03      	cmp	r3, #3
 8001a5a:	d017      	beq.n	8001a8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	2203      	movs	r2, #3
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4013      	ands	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d123      	bne.n	8001ae0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	08da      	lsrs	r2, r3, #3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3208      	adds	r2, #8
 8001aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	220f      	movs	r2, #15
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	691a      	ldr	r2, [r3, #16]
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	69ba      	ldr	r2, [r7, #24]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	08da      	lsrs	r2, r3, #3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3208      	adds	r2, #8
 8001ada:	69b9      	ldr	r1, [r7, #24]
 8001adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	2203      	movs	r2, #3
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4013      	ands	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0203 	and.w	r2, r3, #3
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	f000 80a2 	beq.w	8001c66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	4b57      	ldr	r3, [pc, #348]	@ (8001c84 <HAL_GPIO_Init+0x2e8>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	4a56      	ldr	r2, [pc, #344]	@ (8001c84 <HAL_GPIO_Init+0x2e8>)
 8001b2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b32:	4b54      	ldr	r3, [pc, #336]	@ (8001c84 <HAL_GPIO_Init+0x2e8>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b3e:	4a52      	ldr	r2, [pc, #328]	@ (8001c88 <HAL_GPIO_Init+0x2ec>)
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	089b      	lsrs	r3, r3, #2
 8001b44:	3302      	adds	r3, #2
 8001b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	220f      	movs	r2, #15
 8001b56:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a49      	ldr	r2, [pc, #292]	@ (8001c8c <HAL_GPIO_Init+0x2f0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d019      	beq.n	8001b9e <HAL_GPIO_Init+0x202>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a48      	ldr	r2, [pc, #288]	@ (8001c90 <HAL_GPIO_Init+0x2f4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d013      	beq.n	8001b9a <HAL_GPIO_Init+0x1fe>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a47      	ldr	r2, [pc, #284]	@ (8001c94 <HAL_GPIO_Init+0x2f8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d00d      	beq.n	8001b96 <HAL_GPIO_Init+0x1fa>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a46      	ldr	r2, [pc, #280]	@ (8001c98 <HAL_GPIO_Init+0x2fc>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d007      	beq.n	8001b92 <HAL_GPIO_Init+0x1f6>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a45      	ldr	r2, [pc, #276]	@ (8001c9c <HAL_GPIO_Init+0x300>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d101      	bne.n	8001b8e <HAL_GPIO_Init+0x1f2>
 8001b8a:	2304      	movs	r3, #4
 8001b8c:	e008      	b.n	8001ba0 <HAL_GPIO_Init+0x204>
 8001b8e:	2307      	movs	r3, #7
 8001b90:	e006      	b.n	8001ba0 <HAL_GPIO_Init+0x204>
 8001b92:	2303      	movs	r3, #3
 8001b94:	e004      	b.n	8001ba0 <HAL_GPIO_Init+0x204>
 8001b96:	2302      	movs	r3, #2
 8001b98:	e002      	b.n	8001ba0 <HAL_GPIO_Init+0x204>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <HAL_GPIO_Init+0x204>
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	69fa      	ldr	r2, [r7, #28]
 8001ba2:	f002 0203 	and.w	r2, r2, #3
 8001ba6:	0092      	lsls	r2, r2, #2
 8001ba8:	4093      	lsls	r3, r2
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bb0:	4935      	ldr	r1, [pc, #212]	@ (8001c88 <HAL_GPIO_Init+0x2ec>)
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	089b      	lsrs	r3, r3, #2
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bbe:	4b38      	ldr	r3, [pc, #224]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001be2:	4a2f      	ldr	r2, [pc, #188]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001be8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c0c:	4a24      	ldr	r2, [pc, #144]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c12:	4b23      	ldr	r3, [pc, #140]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	43db      	mvns	r3, r3
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c36:	4a1a      	ldr	r2, [pc, #104]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d003      	beq.n	8001c60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c60:	4a0f      	ldr	r2, [pc, #60]	@ (8001ca0 <HAL_GPIO_Init+0x304>)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	61fb      	str	r3, [r7, #28]
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	2b0f      	cmp	r3, #15
 8001c70:	f67f aea2 	bls.w	80019b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3724      	adds	r7, #36	@ 0x24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40013800 	.word	0x40013800
 8001c8c:	40020000 	.word	0x40020000
 8001c90:	40020400 	.word	0x40020400
 8001c94:	40020800 	.word	0x40020800
 8001c98:	40020c00 	.word	0x40020c00
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40013c00 	.word	0x40013c00

08001ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	807b      	strh	r3, [r7, #2]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cb4:	787b      	ldrb	r3, [r7, #1]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cba:	887a      	ldrh	r2, [r7, #2]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cc0:	e003      	b.n	8001cca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cc2:	887b      	ldrh	r3, [r7, #2]
 8001cc4:	041a      	lsls	r2, r3, #16
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	619a      	str	r2, [r3, #24]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e12b      	b.n	8001f42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff f9d4 	bl	80010ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2224      	movs	r2, #36	@ 0x24
 8001d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 0201 	bic.w	r2, r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d3c:	f001 f8da 	bl	8002ef4 <HAL_RCC_GetPCLK1Freq>
 8001d40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	4a81      	ldr	r2, [pc, #516]	@ (8001f4c <HAL_I2C_Init+0x274>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d807      	bhi.n	8001d5c <HAL_I2C_Init+0x84>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4a80      	ldr	r2, [pc, #512]	@ (8001f50 <HAL_I2C_Init+0x278>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	bf94      	ite	ls
 8001d54:	2301      	movls	r3, #1
 8001d56:	2300      	movhi	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	e006      	b.n	8001d6a <HAL_I2C_Init+0x92>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4a7d      	ldr	r2, [pc, #500]	@ (8001f54 <HAL_I2C_Init+0x27c>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	bf94      	ite	ls
 8001d64:	2301      	movls	r3, #1
 8001d66:	2300      	movhi	r3, #0
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e0e7      	b.n	8001f42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4a78      	ldr	r2, [pc, #480]	@ (8001f58 <HAL_I2C_Init+0x280>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	0c9b      	lsrs	r3, r3, #18
 8001d7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68ba      	ldr	r2, [r7, #8]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	4a6a      	ldr	r2, [pc, #424]	@ (8001f4c <HAL_I2C_Init+0x274>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d802      	bhi.n	8001dac <HAL_I2C_Init+0xd4>
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	3301      	adds	r3, #1
 8001daa:	e009      	b.n	8001dc0 <HAL_I2C_Init+0xe8>
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001db2:	fb02 f303 	mul.w	r3, r2, r3
 8001db6:	4a69      	ldr	r2, [pc, #420]	@ (8001f5c <HAL_I2C_Init+0x284>)
 8001db8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbc:	099b      	lsrs	r3, r3, #6
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	6812      	ldr	r2, [r2, #0]
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001dd2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	495c      	ldr	r1, [pc, #368]	@ (8001f4c <HAL_I2C_Init+0x274>)
 8001ddc:	428b      	cmp	r3, r1
 8001dde:	d819      	bhi.n	8001e14 <HAL_I2C_Init+0x13c>
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	1e59      	subs	r1, r3, #1
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dee:	1c59      	adds	r1, r3, #1
 8001df0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001df4:	400b      	ands	r3, r1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00a      	beq.n	8001e10 <HAL_I2C_Init+0x138>
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1e59      	subs	r1, r3, #1
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e08:	3301      	adds	r3, #1
 8001e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e0e:	e051      	b.n	8001eb4 <HAL_I2C_Init+0x1dc>
 8001e10:	2304      	movs	r3, #4
 8001e12:	e04f      	b.n	8001eb4 <HAL_I2C_Init+0x1dc>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d111      	bne.n	8001e40 <HAL_I2C_Init+0x168>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1e58      	subs	r0, r3, #1
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6859      	ldr	r1, [r3, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	440b      	add	r3, r1
 8001e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e2e:	3301      	adds	r3, #1
 8001e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	bf0c      	ite	eq
 8001e38:	2301      	moveq	r3, #1
 8001e3a:	2300      	movne	r3, #0
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	e012      	b.n	8001e66 <HAL_I2C_Init+0x18e>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	1e58      	subs	r0, r3, #1
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6859      	ldr	r1, [r3, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	0099      	lsls	r1, r3, #2
 8001e50:	440b      	add	r3, r1
 8001e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e56:	3301      	adds	r3, #1
 8001e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf0c      	ite	eq
 8001e60:	2301      	moveq	r3, #1
 8001e62:	2300      	movne	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_I2C_Init+0x196>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e022      	b.n	8001eb4 <HAL_I2C_Init+0x1dc>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10e      	bne.n	8001e94 <HAL_I2C_Init+0x1bc>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	1e58      	subs	r0, r3, #1
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6859      	ldr	r1, [r3, #4]
 8001e7e:	460b      	mov	r3, r1
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	440b      	add	r3, r1
 8001e84:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e92:	e00f      	b.n	8001eb4 <HAL_I2C_Init+0x1dc>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	1e58      	subs	r0, r3, #1
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6859      	ldr	r1, [r3, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	0099      	lsls	r1, r3, #2
 8001ea4:	440b      	add	r3, r1
 8001ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eaa:	3301      	adds	r3, #1
 8001eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	6809      	ldr	r1, [r1, #0]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	69da      	ldr	r2, [r3, #28]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001ee2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6911      	ldr	r1, [r2, #16]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	68d2      	ldr	r2, [r2, #12]
 8001eee:	4311      	orrs	r1, r2
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	430b      	orrs	r3, r1
 8001ef6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	695a      	ldr	r2, [r3, #20]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f042 0201 	orr.w	r2, r2, #1
 8001f22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	000186a0 	.word	0x000186a0
 8001f50:	001e847f 	.word	0x001e847f
 8001f54:	003d08ff 	.word	0x003d08ff
 8001f58:	431bde83 	.word	0x431bde83
 8001f5c:	10624dd3 	.word	0x10624dd3

08001f60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af02      	add	r7, sp, #8
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	607a      	str	r2, [r7, #4]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	817b      	strh	r3, [r7, #10]
 8001f70:	4613      	mov	r3, r2
 8001f72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f74:	f7ff fb3e 	bl	80015f4 <HAL_GetTick>
 8001f78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b20      	cmp	r3, #32
 8001f84:	f040 80e0 	bne.w	8002148 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	2319      	movs	r3, #25
 8001f8e:	2201      	movs	r2, #1
 8001f90:	4970      	ldr	r1, [pc, #448]	@ (8002154 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 f964 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e0d3      	b.n	800214a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d101      	bne.n	8001fb0 <HAL_I2C_Master_Transmit+0x50>
 8001fac:	2302      	movs	r3, #2
 8001fae:	e0cc      	b.n	800214a <HAL_I2C_Master_Transmit+0x1ea>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d007      	beq.n	8001fd6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f042 0201 	orr.w	r2, r2, #1
 8001fd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fe4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2221      	movs	r2, #33	@ 0x21
 8001fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2210      	movs	r2, #16
 8001ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	893a      	ldrh	r2, [r7, #8]
 8002006:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800200c:	b29a      	uxth	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4a50      	ldr	r2, [pc, #320]	@ (8002158 <HAL_I2C_Master_Transmit+0x1f8>)
 8002016:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002018:	8979      	ldrh	r1, [r7, #10]
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	6a3a      	ldr	r2, [r7, #32]
 800201e:	68f8      	ldr	r0, [r7, #12]
 8002020:	f000 f89c 	bl	800215c <I2C_MasterRequestWrite>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e08d      	b.n	800214a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	613b      	str	r3, [r7, #16]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002044:	e066      	b.n	8002114 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	6a39      	ldr	r1, [r7, #32]
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 fa22 	bl	8002494 <I2C_WaitOnTXEFlagUntilTimeout>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00d      	beq.n	8002072 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	2b04      	cmp	r3, #4
 800205c:	d107      	bne.n	800206e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800206c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e06b      	b.n	800214a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800208c:	b29b      	uxth	r3, r3
 800208e:	3b01      	subs	r3, #1
 8002090:	b29a      	uxth	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800209a:	3b01      	subs	r3, #1
 800209c:	b29a      	uxth	r2, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b04      	cmp	r3, #4
 80020ae:	d11b      	bne.n	80020e8 <HAL_I2C_Master_Transmit+0x188>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d017      	beq.n	80020e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020bc:	781a      	ldrb	r2, [r3, #0]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	3b01      	subs	r3, #1
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020e8:	697a      	ldr	r2, [r7, #20]
 80020ea:	6a39      	ldr	r1, [r7, #32]
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f000 fa19 	bl	8002524 <I2C_WaitOnBTFFlagUntilTimeout>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00d      	beq.n	8002114 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fc:	2b04      	cmp	r3, #4
 80020fe:	d107      	bne.n	8002110 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800210e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e01a      	b.n	800214a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002118:	2b00      	cmp	r3, #0
 800211a:	d194      	bne.n	8002046 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800212a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2220      	movs	r2, #32
 8002130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002144:	2300      	movs	r3, #0
 8002146:	e000      	b.n	800214a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002148:	2302      	movs	r3, #2
  }
}
 800214a:	4618      	mov	r0, r3
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	00100002 	.word	0x00100002
 8002158:	ffff0000 	.word	0xffff0000

0800215c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b088      	sub	sp, #32
 8002160:	af02      	add	r7, sp, #8
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	607a      	str	r2, [r7, #4]
 8002166:	603b      	str	r3, [r7, #0]
 8002168:	460b      	mov	r3, r1
 800216a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002170:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b08      	cmp	r3, #8
 8002176:	d006      	beq.n	8002186 <I2C_MasterRequestWrite+0x2a>
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d003      	beq.n	8002186 <I2C_MasterRequestWrite+0x2a>
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002184:	d108      	bne.n	8002198 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	e00b      	b.n	80021b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219c:	2b12      	cmp	r3, #18
 800219e:	d107      	bne.n	80021b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f000 f84f 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00d      	beq.n	80021e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021d6:	d103      	bne.n	80021e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e035      	b.n	8002250 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021ec:	d108      	bne.n	8002200 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021ee:	897b      	ldrh	r3, [r7, #10]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021fc:	611a      	str	r2, [r3, #16]
 80021fe:	e01b      	b.n	8002238 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002200:	897b      	ldrh	r3, [r7, #10]
 8002202:	11db      	asrs	r3, r3, #7
 8002204:	b2db      	uxtb	r3, r3
 8002206:	f003 0306 	and.w	r3, r3, #6
 800220a:	b2db      	uxtb	r3, r3
 800220c:	f063 030f 	orn	r3, r3, #15
 8002210:	b2da      	uxtb	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	490e      	ldr	r1, [pc, #56]	@ (8002258 <I2C_MasterRequestWrite+0xfc>)
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f000 f898 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e010      	b.n	8002250 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800222e:	897b      	ldrh	r3, [r7, #10]
 8002230:	b2da      	uxtb	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	4907      	ldr	r1, [pc, #28]	@ (800225c <I2C_MasterRequestWrite+0x100>)
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f888 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	00010008 	.word	0x00010008
 800225c:	00010002 	.word	0x00010002

08002260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	603b      	str	r3, [r7, #0]
 800226c:	4613      	mov	r3, r2
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002270:	e048      	b.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002278:	d044      	beq.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800227a:	f7ff f9bb 	bl	80015f4 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d302      	bcc.n	8002290 <I2C_WaitOnFlagUntilTimeout+0x30>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d139      	bne.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	0c1b      	lsrs	r3, r3, #16
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b01      	cmp	r3, #1
 8002298:	d10d      	bne.n	80022b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	43da      	mvns	r2, r3
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	4013      	ands	r3, r2
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	bf0c      	ite	eq
 80022ac:	2301      	moveq	r3, #1
 80022ae:	2300      	movne	r3, #0
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	461a      	mov	r2, r3
 80022b4:	e00c      	b.n	80022d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	43da      	mvns	r2, r3
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	4013      	ands	r3, r2
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	bf0c      	ite	eq
 80022c8:	2301      	moveq	r3, #1
 80022ca:	2300      	movne	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	461a      	mov	r2, r3
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d116      	bne.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2220      	movs	r2, #32
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f043 0220 	orr.w	r2, r3, #32
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e023      	b.n	800234c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	0c1b      	lsrs	r3, r3, #16
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b01      	cmp	r3, #1
 800230c:	d10d      	bne.n	800232a <I2C_WaitOnFlagUntilTimeout+0xca>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	43da      	mvns	r2, r3
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	4013      	ands	r3, r2
 800231a:	b29b      	uxth	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	bf0c      	ite	eq
 8002320:	2301      	moveq	r3, #1
 8002322:	2300      	movne	r3, #0
 8002324:	b2db      	uxtb	r3, r3
 8002326:	461a      	mov	r2, r3
 8002328:	e00c      	b.n	8002344 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	43da      	mvns	r2, r3
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	4013      	ands	r3, r2
 8002336:	b29b      	uxth	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	bf0c      	ite	eq
 800233c:	2301      	moveq	r3, #1
 800233e:	2300      	movne	r3, #0
 8002340:	b2db      	uxtb	r3, r3
 8002342:	461a      	mov	r2, r3
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	429a      	cmp	r2, r3
 8002348:	d093      	beq.n	8002272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002362:	e071      	b.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002372:	d123      	bne.n	80023bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002382:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800238c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2220      	movs	r2, #32
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a8:	f043 0204 	orr.w	r2, r3, #4
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e067      	b.n	800248c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c2:	d041      	beq.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c4:	f7ff f916 	bl	80015f4 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d302      	bcc.n	80023da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d136      	bne.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	0c1b      	lsrs	r3, r3, #16
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d10c      	bne.n	80023fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	43da      	mvns	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	4013      	ands	r3, r2
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	bf14      	ite	ne
 80023f6:	2301      	movne	r3, #1
 80023f8:	2300      	moveq	r3, #0
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	e00b      	b.n	8002416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	43da      	mvns	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	4013      	ands	r3, r2
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf14      	ite	ne
 8002410:	2301      	movne	r3, #1
 8002412:	2300      	moveq	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d016      	beq.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2220      	movs	r2, #32
 8002424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	f043 0220 	orr.w	r2, r3, #32
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e021      	b.n	800248c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	0c1b      	lsrs	r3, r3, #16
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b01      	cmp	r3, #1
 8002450:	d10c      	bne.n	800246c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	43da      	mvns	r2, r3
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	4013      	ands	r3, r2
 800245e:	b29b      	uxth	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf14      	ite	ne
 8002464:	2301      	movne	r3, #1
 8002466:	2300      	moveq	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	e00b      	b.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	43da      	mvns	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4013      	ands	r3, r2
 8002478:	b29b      	uxth	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	bf14      	ite	ne
 800247e:	2301      	movne	r3, #1
 8002480:	2300      	moveq	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	f47f af6d 	bne.w	8002364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024a0:	e034      	b.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 f886 	bl	80025b4 <I2C_IsAcknowledgeFailed>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e034      	b.n	800251c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d028      	beq.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ba:	f7ff f89b 	bl	80015f4 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	68ba      	ldr	r2, [r7, #8]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d302      	bcc.n	80024d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d11d      	bne.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024da:	2b80      	cmp	r3, #128	@ 0x80
 80024dc:	d016      	beq.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2220      	movs	r2, #32
 80024e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f8:	f043 0220 	orr.w	r2, r3, #32
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e007      	b.n	800251c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002516:	2b80      	cmp	r3, #128	@ 0x80
 8002518:	d1c3      	bne.n	80024a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002530:	e034      	b.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f000 f83e 	bl	80025b4 <I2C_IsAcknowledgeFailed>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e034      	b.n	80025ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002548:	d028      	beq.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254a:	f7ff f853 	bl	80015f4 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	429a      	cmp	r2, r3
 8002558:	d302      	bcc.n	8002560 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d11d      	bne.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	2b04      	cmp	r3, #4
 800256c:	d016      	beq.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f043 0220 	orr.w	r2, r3, #32
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e007      	b.n	80025ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d1c3      	bne.n	8002532 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ca:	d11b      	bne.n	8002604 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2220      	movs	r2, #32
 80025e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	f043 0204 	orr.w	r2, r3, #4
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e267      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d075      	beq.n	800271e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002632:	4b88      	ldr	r3, [pc, #544]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 030c 	and.w	r3, r3, #12
 800263a:	2b04      	cmp	r3, #4
 800263c:	d00c      	beq.n	8002658 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800263e:	4b85      	ldr	r3, [pc, #532]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002646:	2b08      	cmp	r3, #8
 8002648:	d112      	bne.n	8002670 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800264a:	4b82      	ldr	r3, [pc, #520]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002652:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002656:	d10b      	bne.n	8002670 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002658:	4b7e      	ldr	r3, [pc, #504]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d05b      	beq.n	800271c <HAL_RCC_OscConfig+0x108>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d157      	bne.n	800271c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e242      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002678:	d106      	bne.n	8002688 <HAL_RCC_OscConfig+0x74>
 800267a:	4b76      	ldr	r3, [pc, #472]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a75      	ldr	r2, [pc, #468]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	e01d      	b.n	80026c4 <HAL_RCC_OscConfig+0xb0>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002690:	d10c      	bne.n	80026ac <HAL_RCC_OscConfig+0x98>
 8002692:	4b70      	ldr	r3, [pc, #448]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a6f      	ldr	r2, [pc, #444]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	4b6d      	ldr	r3, [pc, #436]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a6c      	ldr	r2, [pc, #432]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	e00b      	b.n	80026c4 <HAL_RCC_OscConfig+0xb0>
 80026ac:	4b69      	ldr	r3, [pc, #420]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a68      	ldr	r2, [pc, #416]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026b6:	6013      	str	r3, [r2, #0]
 80026b8:	4b66      	ldr	r3, [pc, #408]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a65      	ldr	r2, [pc, #404]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d013      	beq.n	80026f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026cc:	f7fe ff92 	bl	80015f4 <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026d4:	f7fe ff8e 	bl	80015f4 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b64      	cmp	r3, #100	@ 0x64
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e207      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f0      	beq.n	80026d4 <HAL_RCC_OscConfig+0xc0>
 80026f2:	e014      	b.n	800271e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f4:	f7fe ff7e 	bl	80015f4 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026fc:	f7fe ff7a 	bl	80015f4 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b64      	cmp	r3, #100	@ 0x64
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e1f3      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800270e:	4b51      	ldr	r3, [pc, #324]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f0      	bne.n	80026fc <HAL_RCC_OscConfig+0xe8>
 800271a:	e000      	b.n	800271e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800271c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d063      	beq.n	80027f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800272a:	4b4a      	ldr	r3, [pc, #296]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 030c 	and.w	r3, r3, #12
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00b      	beq.n	800274e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002736:	4b47      	ldr	r3, [pc, #284]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800273e:	2b08      	cmp	r3, #8
 8002740:	d11c      	bne.n	800277c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002742:	4b44      	ldr	r3, [pc, #272]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d116      	bne.n	800277c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274e:	4b41      	ldr	r3, [pc, #260]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <HAL_RCC_OscConfig+0x152>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d001      	beq.n	8002766 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e1c7      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002766:	4b3b      	ldr	r3, [pc, #236]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	4937      	ldr	r1, [pc, #220]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002776:	4313      	orrs	r3, r2
 8002778:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800277a:	e03a      	b.n	80027f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d020      	beq.n	80027c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002784:	4b34      	ldr	r3, [pc, #208]	@ (8002858 <HAL_RCC_OscConfig+0x244>)
 8002786:	2201      	movs	r2, #1
 8002788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278a:	f7fe ff33 	bl	80015f4 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002792:	f7fe ff2f 	bl	80015f4 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b02      	cmp	r3, #2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e1a8      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b0:	4b28      	ldr	r3, [pc, #160]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4925      	ldr	r1, [pc, #148]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	600b      	str	r3, [r1, #0]
 80027c4:	e015      	b.n	80027f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c6:	4b24      	ldr	r3, [pc, #144]	@ (8002858 <HAL_RCC_OscConfig+0x244>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027cc:	f7fe ff12 	bl	80015f4 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d4:	f7fe ff0e 	bl	80015f4 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e187      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d036      	beq.n	800286c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d016      	beq.n	8002834 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002806:	4b15      	ldr	r3, [pc, #84]	@ (800285c <HAL_RCC_OscConfig+0x248>)
 8002808:	2201      	movs	r2, #1
 800280a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280c:	f7fe fef2 	bl	80015f4 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002814:	f7fe feee 	bl	80015f4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e167      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <HAL_RCC_OscConfig+0x240>)
 8002828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f0      	beq.n	8002814 <HAL_RCC_OscConfig+0x200>
 8002832:	e01b      	b.n	800286c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002834:	4b09      	ldr	r3, [pc, #36]	@ (800285c <HAL_RCC_OscConfig+0x248>)
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283a:	f7fe fedb 	bl	80015f4 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002840:	e00e      	b.n	8002860 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002842:	f7fe fed7 	bl	80015f4 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d907      	bls.n	8002860 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e150      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
 8002854:	40023800 	.word	0x40023800
 8002858:	42470000 	.word	0x42470000
 800285c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002860:	4b88      	ldr	r3, [pc, #544]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1ea      	bne.n	8002842 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 8097 	beq.w	80029a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800287a:	2300      	movs	r3, #0
 800287c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800287e:	4b81      	ldr	r3, [pc, #516]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10f      	bne.n	80028aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	4b7d      	ldr	r3, [pc, #500]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	4a7c      	ldr	r2, [pc, #496]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002898:	6413      	str	r3, [r2, #64]	@ 0x40
 800289a:	4b7a      	ldr	r3, [pc, #488]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028a6:	2301      	movs	r3, #1
 80028a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028aa:	4b77      	ldr	r3, [pc, #476]	@ (8002a88 <HAL_RCC_OscConfig+0x474>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d118      	bne.n	80028e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028b6:	4b74      	ldr	r3, [pc, #464]	@ (8002a88 <HAL_RCC_OscConfig+0x474>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a73      	ldr	r2, [pc, #460]	@ (8002a88 <HAL_RCC_OscConfig+0x474>)
 80028bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028c2:	f7fe fe97 	bl	80015f4 <HAL_GetTick>
 80028c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ca:	f7fe fe93 	bl	80015f4 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e10c      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002a88 <HAL_RCC_OscConfig+0x474>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d0f0      	beq.n	80028ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d106      	bne.n	80028fe <HAL_RCC_OscConfig+0x2ea>
 80028f0:	4b64      	ldr	r3, [pc, #400]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 80028f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f4:	4a63      	ldr	r2, [pc, #396]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80028fc:	e01c      	b.n	8002938 <HAL_RCC_OscConfig+0x324>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	2b05      	cmp	r3, #5
 8002904:	d10c      	bne.n	8002920 <HAL_RCC_OscConfig+0x30c>
 8002906:	4b5f      	ldr	r3, [pc, #380]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290a:	4a5e      	ldr	r2, [pc, #376]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 800290c:	f043 0304 	orr.w	r3, r3, #4
 8002910:	6713      	str	r3, [r2, #112]	@ 0x70
 8002912:	4b5c      	ldr	r3, [pc, #368]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002916:	4a5b      	ldr	r2, [pc, #364]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6713      	str	r3, [r2, #112]	@ 0x70
 800291e:	e00b      	b.n	8002938 <HAL_RCC_OscConfig+0x324>
 8002920:	4b58      	ldr	r3, [pc, #352]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002924:	4a57      	ldr	r2, [pc, #348]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002926:	f023 0301 	bic.w	r3, r3, #1
 800292a:	6713      	str	r3, [r2, #112]	@ 0x70
 800292c:	4b55      	ldr	r3, [pc, #340]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 800292e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002930:	4a54      	ldr	r2, [pc, #336]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002932:	f023 0304 	bic.w	r3, r3, #4
 8002936:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d015      	beq.n	800296c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002940:	f7fe fe58 	bl	80015f4 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002946:	e00a      	b.n	800295e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002948:	f7fe fe54 	bl	80015f4 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002956:	4293      	cmp	r3, r2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e0cb      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800295e:	4b49      	ldr	r3, [pc, #292]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0ee      	beq.n	8002948 <HAL_RCC_OscConfig+0x334>
 800296a:	e014      	b.n	8002996 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296c:	f7fe fe42 	bl	80015f4 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002972:	e00a      	b.n	800298a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002974:	f7fe fe3e 	bl	80015f4 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002982:	4293      	cmp	r3, r2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e0b5      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800298a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1ee      	bne.n	8002974 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002996:	7dfb      	ldrb	r3, [r7, #23]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d105      	bne.n	80029a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800299c:	4b39      	ldr	r3, [pc, #228]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	4a38      	ldr	r2, [pc, #224]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 80029a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80a1 	beq.w	8002af4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029b2:	4b34      	ldr	r3, [pc, #208]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d05c      	beq.n	8002a78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d141      	bne.n	8002a4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c6:	4b31      	ldr	r3, [pc, #196]	@ (8002a8c <HAL_RCC_OscConfig+0x478>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7fe fe12 	bl	80015f4 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d4:	f7fe fe0e 	bl	80015f4 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e087      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029e6:	4b27      	ldr	r3, [pc, #156]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	69da      	ldr	r2, [r3, #28]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a00:	019b      	lsls	r3, r3, #6
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a08:	085b      	lsrs	r3, r3, #1
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	041b      	lsls	r3, r3, #16
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a14:	061b      	lsls	r3, r3, #24
 8002a16:	491b      	ldr	r1, [pc, #108]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a8c <HAL_RCC_OscConfig+0x478>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a22:	f7fe fde7 	bl	80015f4 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2a:	f7fe fde3 	bl	80015f4 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e05c      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a3c:	4b11      	ldr	r3, [pc, #68]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0f0      	beq.n	8002a2a <HAL_RCC_OscConfig+0x416>
 8002a48:	e054      	b.n	8002af4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4a:	4b10      	ldr	r3, [pc, #64]	@ (8002a8c <HAL_RCC_OscConfig+0x478>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a50:	f7fe fdd0 	bl	80015f4 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a58:	f7fe fdcc 	bl	80015f4 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e045      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_RCC_OscConfig+0x470>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x444>
 8002a76:	e03d      	b.n	8002af4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d107      	bne.n	8002a90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e038      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
 8002a84:	40023800 	.word	0x40023800
 8002a88:	40007000 	.word	0x40007000
 8002a8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a90:	4b1b      	ldr	r3, [pc, #108]	@ (8002b00 <HAL_RCC_OscConfig+0x4ec>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d028      	beq.n	8002af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d121      	bne.n	8002af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d11a      	bne.n	8002af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ac6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d111      	bne.n	8002af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad6:	085b      	lsrs	r3, r3, #1
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d107      	bne.n	8002af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d001      	beq.n	8002af4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40023800 	.word	0x40023800

08002b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0cc      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b18:	4b68      	ldr	r3, [pc, #416]	@ (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d90c      	bls.n	8002b40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b26:	4b65      	ldr	r3, [pc, #404]	@ (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	4b63      	ldr	r3, [pc, #396]	@ (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d001      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0b8      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d020      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b58:	4b59      	ldr	r3, [pc, #356]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	4a58      	ldr	r2, [pc, #352]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0308 	and.w	r3, r3, #8
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d005      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b70:	4b53      	ldr	r3, [pc, #332]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	4a52      	ldr	r2, [pc, #328]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b7c:	4b50      	ldr	r3, [pc, #320]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	494d      	ldr	r1, [pc, #308]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d044      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d107      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	4b47      	ldr	r3, [pc, #284]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d119      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e07f      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d003      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bbe:	2b03      	cmp	r3, #3
 8002bc0:	d107      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc2:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e06f      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd2:	4b3b      	ldr	r3, [pc, #236]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e067      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002be2:	4b37      	ldr	r3, [pc, #220]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f023 0203 	bic.w	r2, r3, #3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	4934      	ldr	r1, [pc, #208]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bf4:	f7fe fcfe 	bl	80015f4 <HAL_GetTick>
 8002bf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bfc:	f7fe fcfa 	bl	80015f4 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e04f      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c12:	4b2b      	ldr	r3, [pc, #172]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 020c 	and.w	r2, r3, #12
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d1eb      	bne.n	8002bfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c24:	4b25      	ldr	r3, [pc, #148]	@ (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d20c      	bcs.n	8002c4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c32:	4b22      	ldr	r3, [pc, #136]	@ (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	b2d2      	uxtb	r2, r2
 8002c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3a:	4b20      	ldr	r3, [pc, #128]	@ (8002cbc <HAL_RCC_ClockConfig+0x1b8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d001      	beq.n	8002c4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e032      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0304 	and.w	r3, r3, #4
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d008      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c58:	4b19      	ldr	r3, [pc, #100]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	4916      	ldr	r1, [pc, #88]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d009      	beq.n	8002c8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c76:	4b12      	ldr	r3, [pc, #72]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	490e      	ldr	r1, [pc, #56]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c8a:	f000 f821 	bl	8002cd0 <HAL_RCC_GetSysClockFreq>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 030f 	and.w	r3, r3, #15
 8002c9a:	490a      	ldr	r1, [pc, #40]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c9c:	5ccb      	ldrb	r3, [r1, r3]
 8002c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca2:	4a09      	ldr	r2, [pc, #36]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002ca6:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe fc5e 	bl	800156c <HAL_InitTick>

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40023c00 	.word	0x40023c00
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	08005bb0 	.word	0x08005bb0
 8002cc8:	20000000 	.word	0x20000000
 8002ccc:	20000004 	.word	0x20000004

08002cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cd4:	b094      	sub	sp, #80	@ 0x50
 8002cd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ce8:	4b79      	ldr	r3, [pc, #484]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 030c 	and.w	r3, r3, #12
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d00d      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0x40>
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	f200 80e1 	bhi.w	8002ebc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <HAL_RCC_GetSysClockFreq+0x34>
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	d003      	beq.n	8002d0a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d02:	e0db      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d04:	4b73      	ldr	r3, [pc, #460]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d08:	e0db      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d0a:	4b73      	ldr	r3, [pc, #460]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d0e:	e0d8      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d10:	4b6f      	ldr	r3, [pc, #444]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d1a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d063      	beq.n	8002dee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d26:	4b6a      	ldr	r3, [pc, #424]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	099b      	lsrs	r3, r3, #6
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d42:	4622      	mov	r2, r4
 8002d44:	462b      	mov	r3, r5
 8002d46:	f04f 0000 	mov.w	r0, #0
 8002d4a:	f04f 0100 	mov.w	r1, #0
 8002d4e:	0159      	lsls	r1, r3, #5
 8002d50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d54:	0150      	lsls	r0, r2, #5
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4621      	mov	r1, r4
 8002d5c:	1a51      	subs	r1, r2, r1
 8002d5e:	6139      	str	r1, [r7, #16]
 8002d60:	4629      	mov	r1, r5
 8002d62:	eb63 0301 	sbc.w	r3, r3, r1
 8002d66:	617b      	str	r3, [r7, #20]
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	f04f 0300 	mov.w	r3, #0
 8002d70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d74:	4659      	mov	r1, fp
 8002d76:	018b      	lsls	r3, r1, #6
 8002d78:	4651      	mov	r1, sl
 8002d7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d7e:	4651      	mov	r1, sl
 8002d80:	018a      	lsls	r2, r1, #6
 8002d82:	4651      	mov	r1, sl
 8002d84:	ebb2 0801 	subs.w	r8, r2, r1
 8002d88:	4659      	mov	r1, fp
 8002d8a:	eb63 0901 	sbc.w	r9, r3, r1
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	f04f 0300 	mov.w	r3, #0
 8002d96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002da2:	4690      	mov	r8, r2
 8002da4:	4699      	mov	r9, r3
 8002da6:	4623      	mov	r3, r4
 8002da8:	eb18 0303 	adds.w	r3, r8, r3
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	462b      	mov	r3, r5
 8002db0:	eb49 0303 	adc.w	r3, r9, r3
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	f04f 0300 	mov.w	r3, #0
 8002dbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dc2:	4629      	mov	r1, r5
 8002dc4:	024b      	lsls	r3, r1, #9
 8002dc6:	4621      	mov	r1, r4
 8002dc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dcc:	4621      	mov	r1, r4
 8002dce:	024a      	lsls	r2, r1, #9
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ddc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002de0:	f7fd fa66 	bl	80002b0 <__aeabi_uldivmod>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4613      	mov	r3, r2
 8002dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dec:	e058      	b.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dee:	4b38      	ldr	r3, [pc, #224]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	099b      	lsrs	r3, r3, #6
 8002df4:	2200      	movs	r2, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	4611      	mov	r1, r2
 8002dfa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002dfe:	623b      	str	r3, [r7, #32]
 8002e00:	2300      	movs	r3, #0
 8002e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e08:	4642      	mov	r2, r8
 8002e0a:	464b      	mov	r3, r9
 8002e0c:	f04f 0000 	mov.w	r0, #0
 8002e10:	f04f 0100 	mov.w	r1, #0
 8002e14:	0159      	lsls	r1, r3, #5
 8002e16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e1a:	0150      	lsls	r0, r2, #5
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	4641      	mov	r1, r8
 8002e22:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e26:	4649      	mov	r1, r9
 8002e28:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e2c:	f04f 0200 	mov.w	r2, #0
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e40:	ebb2 040a 	subs.w	r4, r2, sl
 8002e44:	eb63 050b 	sbc.w	r5, r3, fp
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	00eb      	lsls	r3, r5, #3
 8002e52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e56:	00e2      	lsls	r2, r4, #3
 8002e58:	4614      	mov	r4, r2
 8002e5a:	461d      	mov	r5, r3
 8002e5c:	4643      	mov	r3, r8
 8002e5e:	18e3      	adds	r3, r4, r3
 8002e60:	603b      	str	r3, [r7, #0]
 8002e62:	464b      	mov	r3, r9
 8002e64:	eb45 0303 	adc.w	r3, r5, r3
 8002e68:	607b      	str	r3, [r7, #4]
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e76:	4629      	mov	r1, r5
 8002e78:	028b      	lsls	r3, r1, #10
 8002e7a:	4621      	mov	r1, r4
 8002e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e80:	4621      	mov	r1, r4
 8002e82:	028a      	lsls	r2, r1, #10
 8002e84:	4610      	mov	r0, r2
 8002e86:	4619      	mov	r1, r3
 8002e88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	61bb      	str	r3, [r7, #24]
 8002e8e:	61fa      	str	r2, [r7, #28]
 8002e90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e94:	f7fd fa0c 	bl	80002b0 <__aeabi_uldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	0c1b      	lsrs	r3, r3, #16
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	3301      	adds	r3, #1
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002eb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eba:	e002      	b.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ebc:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ec2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3750      	adds	r7, #80	@ 0x50
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ece:	bf00      	nop
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	00f42400 	.word	0x00f42400
 8002ed8:	007a1200 	.word	0x007a1200

08002edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee0:	4b03      	ldr	r3, [pc, #12]	@ (8002ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	20000000 	.word	0x20000000

08002ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ef8:	f7ff fff0 	bl	8002edc <HAL_RCC_GetHCLKFreq>
 8002efc:	4602      	mov	r2, r0
 8002efe:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	0a9b      	lsrs	r3, r3, #10
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	4903      	ldr	r1, [pc, #12]	@ (8002f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f0a:	5ccb      	ldrb	r3, [r1, r3]
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40023800 	.word	0x40023800
 8002f18:	08005bc0 	.word	0x08005bc0

08002f1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f20:	f7ff ffdc 	bl	8002edc <HAL_RCC_GetHCLKFreq>
 8002f24:	4602      	mov	r2, r0
 8002f26:	4b05      	ldr	r3, [pc, #20]	@ (8002f3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	0b5b      	lsrs	r3, r3, #13
 8002f2c:	f003 0307 	and.w	r3, r3, #7
 8002f30:	4903      	ldr	r1, [pc, #12]	@ (8002f40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f32:	5ccb      	ldrb	r3, [r1, r3]
 8002f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	08005bc0 	.word	0x08005bc0

08002f44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e041      	b.n	8002fda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d106      	bne.n	8002f70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7fe f8e6 	bl	800113c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2202      	movs	r2, #2
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3304      	adds	r3, #4
 8002f80:	4619      	mov	r1, r3
 8002f82:	4610      	mov	r0, r2
 8002f84:	f000 f8f4 	bl	8003170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d101      	bne.n	8002ffe <HAL_TIM_ConfigClockSource+0x1c>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e0b4      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x186>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2202      	movs	r2, #2
 800300a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800301c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003024:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68ba      	ldr	r2, [r7, #8]
 800302c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003036:	d03e      	beq.n	80030b6 <HAL_TIM_ConfigClockSource+0xd4>
 8003038:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800303c:	f200 8087 	bhi.w	800314e <HAL_TIM_ConfigClockSource+0x16c>
 8003040:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003044:	f000 8086 	beq.w	8003154 <HAL_TIM_ConfigClockSource+0x172>
 8003048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800304c:	d87f      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 800304e:	2b70      	cmp	r3, #112	@ 0x70
 8003050:	d01a      	beq.n	8003088 <HAL_TIM_ConfigClockSource+0xa6>
 8003052:	2b70      	cmp	r3, #112	@ 0x70
 8003054:	d87b      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 8003056:	2b60      	cmp	r3, #96	@ 0x60
 8003058:	d050      	beq.n	80030fc <HAL_TIM_ConfigClockSource+0x11a>
 800305a:	2b60      	cmp	r3, #96	@ 0x60
 800305c:	d877      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 800305e:	2b50      	cmp	r3, #80	@ 0x50
 8003060:	d03c      	beq.n	80030dc <HAL_TIM_ConfigClockSource+0xfa>
 8003062:	2b50      	cmp	r3, #80	@ 0x50
 8003064:	d873      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 8003066:	2b40      	cmp	r3, #64	@ 0x40
 8003068:	d058      	beq.n	800311c <HAL_TIM_ConfigClockSource+0x13a>
 800306a:	2b40      	cmp	r3, #64	@ 0x40
 800306c:	d86f      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 800306e:	2b30      	cmp	r3, #48	@ 0x30
 8003070:	d064      	beq.n	800313c <HAL_TIM_ConfigClockSource+0x15a>
 8003072:	2b30      	cmp	r3, #48	@ 0x30
 8003074:	d86b      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 8003076:	2b20      	cmp	r3, #32
 8003078:	d060      	beq.n	800313c <HAL_TIM_ConfigClockSource+0x15a>
 800307a:	2b20      	cmp	r3, #32
 800307c:	d867      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
 800307e:	2b00      	cmp	r3, #0
 8003080:	d05c      	beq.n	800313c <HAL_TIM_ConfigClockSource+0x15a>
 8003082:	2b10      	cmp	r3, #16
 8003084:	d05a      	beq.n	800313c <HAL_TIM_ConfigClockSource+0x15a>
 8003086:	e062      	b.n	800314e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003098:	f000 f970 	bl	800337c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	609a      	str	r2, [r3, #8]
      break;
 80030b4:	e04f      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030c6:	f000 f959 	bl	800337c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030d8:	609a      	str	r2, [r3, #8]
      break;
 80030da:	e03c      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030e8:	461a      	mov	r2, r3
 80030ea:	f000 f8cd 	bl	8003288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2150      	movs	r1, #80	@ 0x50
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 f926 	bl	8003346 <TIM_ITRx_SetConfig>
      break;
 80030fa:	e02c      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003108:	461a      	mov	r2, r3
 800310a:	f000 f8ec 	bl	80032e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2160      	movs	r1, #96	@ 0x60
 8003114:	4618      	mov	r0, r3
 8003116:	f000 f916 	bl	8003346 <TIM_ITRx_SetConfig>
      break;
 800311a:	e01c      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003128:	461a      	mov	r2, r3
 800312a:	f000 f8ad 	bl	8003288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2140      	movs	r1, #64	@ 0x40
 8003134:	4618      	mov	r0, r3
 8003136:	f000 f906 	bl	8003346 <TIM_ITRx_SetConfig>
      break;
 800313a:	e00c      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4619      	mov	r1, r3
 8003146:	4610      	mov	r0, r2
 8003148:	f000 f8fd 	bl	8003346 <TIM_ITRx_SetConfig>
      break;
 800314c:	e003      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	73fb      	strb	r3, [r7, #15]
      break;
 8003152:	e000      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003154:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003166:	7bfb      	ldrb	r3, [r7, #15]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a3a      	ldr	r2, [pc, #232]	@ (800326c <TIM_Base_SetConfig+0xfc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d00f      	beq.n	80031a8 <TIM_Base_SetConfig+0x38>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800318e:	d00b      	beq.n	80031a8 <TIM_Base_SetConfig+0x38>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a37      	ldr	r2, [pc, #220]	@ (8003270 <TIM_Base_SetConfig+0x100>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d007      	beq.n	80031a8 <TIM_Base_SetConfig+0x38>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a36      	ldr	r2, [pc, #216]	@ (8003274 <TIM_Base_SetConfig+0x104>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d003      	beq.n	80031a8 <TIM_Base_SetConfig+0x38>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a35      	ldr	r2, [pc, #212]	@ (8003278 <TIM_Base_SetConfig+0x108>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d108      	bne.n	80031ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a2b      	ldr	r2, [pc, #172]	@ (800326c <TIM_Base_SetConfig+0xfc>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01b      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031c8:	d017      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a28      	ldr	r2, [pc, #160]	@ (8003270 <TIM_Base_SetConfig+0x100>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d013      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a27      	ldr	r2, [pc, #156]	@ (8003274 <TIM_Base_SetConfig+0x104>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00f      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a26      	ldr	r2, [pc, #152]	@ (8003278 <TIM_Base_SetConfig+0x108>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00b      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a25      	ldr	r2, [pc, #148]	@ (800327c <TIM_Base_SetConfig+0x10c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d007      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a24      	ldr	r2, [pc, #144]	@ (8003280 <TIM_Base_SetConfig+0x110>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d003      	beq.n	80031fa <TIM_Base_SetConfig+0x8a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a23      	ldr	r2, [pc, #140]	@ (8003284 <TIM_Base_SetConfig+0x114>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d108      	bne.n	800320c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	4313      	orrs	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a0e      	ldr	r2, [pc, #56]	@ (800326c <TIM_Base_SetConfig+0xfc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d103      	bne.n	8003240 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	691a      	ldr	r2, [r3, #16]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d105      	bne.n	800325e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	f023 0201 	bic.w	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	611a      	str	r2, [r3, #16]
  }
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	40010000 	.word	0x40010000
 8003270:	40000400 	.word	0x40000400
 8003274:	40000800 	.word	0x40000800
 8003278:	40000c00 	.word	0x40000c00
 800327c:	40014000 	.word	0x40014000
 8003280:	40014400 	.word	0x40014400
 8003284:	40014800 	.word	0x40014800

08003288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	f023 0201 	bic.w	r2, r3, #1
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	f023 030a 	bic.w	r3, r3, #10
 80032c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	621a      	str	r2, [r3, #32]
}
 80032da:	bf00      	nop
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b087      	sub	sp, #28
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	60f8      	str	r0, [r7, #12]
 80032ee:	60b9      	str	r1, [r7, #8]
 80032f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	f023 0210 	bic.w	r2, r3, #16
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003310:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	031b      	lsls	r3, r3, #12
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003322:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	011b      	lsls	r3, r3, #4
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	4313      	orrs	r3, r2
 800332c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	621a      	str	r2, [r3, #32]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr

08003346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003346:	b480      	push	{r7}
 8003348:	b085      	sub	sp, #20
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4313      	orrs	r3, r2
 8003364:	f043 0307 	orr.w	r3, r3, #7
 8003368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	609a      	str	r2, [r3, #8]
}
 8003370:	bf00      	nop
 8003372:	3714      	adds	r7, #20
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
 8003388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	021a      	lsls	r2, r3, #8
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	431a      	orrs	r2, r3
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	697a      	ldr	r2, [r7, #20]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	609a      	str	r2, [r3, #8]
}
 80033b0:	bf00      	nop
 80033b2:	371c      	adds	r7, #28
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e050      	b.n	8003476 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a1c      	ldr	r2, [pc, #112]	@ (8003484 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d018      	beq.n	800344a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003420:	d013      	beq.n	800344a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a18      	ldr	r2, [pc, #96]	@ (8003488 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d00e      	beq.n	800344a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a16      	ldr	r2, [pc, #88]	@ (800348c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d009      	beq.n	800344a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a15      	ldr	r2, [pc, #84]	@ (8003490 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d004      	beq.n	800344a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a13      	ldr	r2, [pc, #76]	@ (8003494 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d10c      	bne.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003450:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	4313      	orrs	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	40010000 	.word	0x40010000
 8003488:	40000400 	.word	0x40000400
 800348c:	40000800 	.word	0x40000800
 8003490:	40000c00 	.word	0x40000c00
 8003494:	40014000 	.word	0x40014000

08003498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e042      	b.n	8003530 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d106      	bne.n	80034c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7fd fe5e 	bl	8001180 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2224      	movs	r2, #36	@ 0x24
 80034c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68da      	ldr	r2, [r3, #12]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 fdbd 	bl	800405c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80034f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695a      	ldr	r2, [r3, #20]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b08a      	sub	sp, #40	@ 0x28
 800353c:	af02      	add	r7, sp, #8
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	4613      	mov	r3, r2
 8003546:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003552:	b2db      	uxtb	r3, r3
 8003554:	2b20      	cmp	r3, #32
 8003556:	d175      	bne.n	8003644 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d002      	beq.n	8003564 <HAL_UART_Transmit+0x2c>
 800355e:	88fb      	ldrh	r3, [r7, #6]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e06e      	b.n	8003646 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2221      	movs	r2, #33	@ 0x21
 8003572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003576:	f7fe f83d 	bl	80015f4 <HAL_GetTick>
 800357a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	88fa      	ldrh	r2, [r7, #6]
 8003580:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	88fa      	ldrh	r2, [r7, #6]
 8003586:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003590:	d108      	bne.n	80035a4 <HAL_UART_Transmit+0x6c>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d104      	bne.n	80035a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800359a:	2300      	movs	r3, #0
 800359c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	61bb      	str	r3, [r7, #24]
 80035a2:	e003      	b.n	80035ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035a8:	2300      	movs	r3, #0
 80035aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035ac:	e02e      	b.n	800360c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2200      	movs	r2, #0
 80035b6:	2180      	movs	r1, #128	@ 0x80
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 fb1f 	bl	8003bfc <UART_WaitOnFlagUntilTimeout>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e03a      	b.n	8003646 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d10b      	bne.n	80035ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	3302      	adds	r3, #2
 80035ea:	61bb      	str	r3, [r7, #24]
 80035ec:	e007      	b.n	80035fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	781a      	ldrb	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	3301      	adds	r3, #1
 80035fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1cb      	bne.n	80035ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	2200      	movs	r2, #0
 800361e:	2140      	movs	r1, #64	@ 0x40
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 faeb 	bl	8003bfc <UART_WaitOnFlagUntilTimeout>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2220      	movs	r2, #32
 8003630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e006      	b.n	8003646 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003640:	2300      	movs	r3, #0
 8003642:	e000      	b.n	8003646 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003644:	2302      	movs	r3, #2
  }
}
 8003646:	4618      	mov	r0, r3
 8003648:	3720      	adds	r7, #32
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	60b9      	str	r1, [r7, #8]
 8003658:	4613      	mov	r3, r2
 800365a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b20      	cmp	r3, #32
 8003666:	d112      	bne.n	800368e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <HAL_UART_Receive_IT+0x26>
 800366e:	88fb      	ldrh	r3, [r7, #6]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e00b      	b.n	8003690 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	461a      	mov	r2, r3
 8003682:	68b9      	ldr	r1, [r7, #8]
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 fb12 	bl	8003cae <UART_Start_Receive_IT>
 800368a:	4603      	mov	r3, r0
 800368c:	e000      	b.n	8003690 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800368e:	2302      	movs	r3, #2
  }
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b0ba      	sub	sp, #232	@ 0xe8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80036be:	2300      	movs	r3, #0
 80036c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80036ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80036d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10f      	bne.n	80036fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d009      	beq.n	80036fe <HAL_UART_IRQHandler+0x66>
 80036ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 fbf2 	bl	8003ee0 <UART_Receive_IT>
      return;
 80036fc:	e25b      	b.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80036fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 80de 	beq.w	80038c4 <HAL_UART_IRQHandler+0x22c>
 8003708:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b00      	cmp	r3, #0
 8003712:	d106      	bne.n	8003722 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003718:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80d1 	beq.w	80038c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00b      	beq.n	8003746 <HAL_UART_IRQHandler+0xae>
 800372e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003736:	2b00      	cmp	r3, #0
 8003738:	d005      	beq.n	8003746 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373e:	f043 0201 	orr.w	r2, r3, #1
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00b      	beq.n	800376a <HAL_UART_IRQHandler+0xd2>
 8003752:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d005      	beq.n	800376a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003762:	f043 0202 	orr.w	r2, r3, #2
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800376a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00b      	beq.n	800378e <HAL_UART_IRQHandler+0xf6>
 8003776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d005      	beq.n	800378e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003786:	f043 0204 	orr.w	r2, r3, #4
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800378e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d011      	beq.n	80037be <HAL_UART_IRQHandler+0x126>
 800379a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800379e:	f003 0320 	and.w	r3, r3, #32
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d105      	bne.n	80037b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80037a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d005      	beq.n	80037be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	f043 0208 	orr.w	r2, r3, #8
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 81f2 	beq.w	8003bac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037cc:	f003 0320 	and.w	r3, r3, #32
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d008      	beq.n	80037e6 <HAL_UART_IRQHandler+0x14e>
 80037d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037d8:	f003 0320 	and.w	r3, r3, #32
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d002      	beq.n	80037e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 fb7d 	bl	8003ee0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037f0:	2b40      	cmp	r3, #64	@ 0x40
 80037f2:	bf0c      	ite	eq
 80037f4:	2301      	moveq	r3, #1
 80037f6:	2300      	movne	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	f003 0308 	and.w	r3, r3, #8
 8003806:	2b00      	cmp	r3, #0
 8003808:	d103      	bne.n	8003812 <HAL_UART_IRQHandler+0x17a>
 800380a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800380e:	2b00      	cmp	r3, #0
 8003810:	d04f      	beq.n	80038b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fa85 	bl	8003d22 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003822:	2b40      	cmp	r3, #64	@ 0x40
 8003824:	d141      	bne.n	80038aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3314      	adds	r3, #20
 800382c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003830:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003834:	e853 3f00 	ldrex	r3, [r3]
 8003838:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800383c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	3314      	adds	r3, #20
 800384e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003852:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003856:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800385e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003862:	e841 2300 	strex	r3, r2, [r1]
 8003866:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800386a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1d9      	bne.n	8003826 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003876:	2b00      	cmp	r3, #0
 8003878:	d013      	beq.n	80038a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800387e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a78 <HAL_UART_IRQHandler+0x3e0>)
 8003880:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003886:	4618      	mov	r0, r3
 8003888:	f7fe f865 	bl	8001956 <HAL_DMA_Abort_IT>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d016      	beq.n	80038c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800389c:	4610      	mov	r0, r2
 800389e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038a0:	e00e      	b.n	80038c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f994 	bl	8003bd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038a8:	e00a      	b.n	80038c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f990 	bl	8003bd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b0:	e006      	b.n	80038c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f98c 	bl	8003bd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80038be:	e175      	b.n	8003bac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038c0:	bf00      	nop
    return;
 80038c2:	e173      	b.n	8003bac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	f040 814f 	bne.w	8003b6c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80038ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038d2:	f003 0310 	and.w	r3, r3, #16
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f000 8148 	beq.w	8003b6c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80038dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038e0:	f003 0310 	and.w	r3, r3, #16
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 8141 	beq.w	8003b6c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038ea:	2300      	movs	r3, #0
 80038ec:	60bb      	str	r3, [r7, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60bb      	str	r3, [r7, #8]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800390a:	2b40      	cmp	r3, #64	@ 0x40
 800390c:	f040 80b6 	bne.w	8003a7c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800391c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 8145 	beq.w	8003bb0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800392a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800392e:	429a      	cmp	r2, r3
 8003930:	f080 813e 	bcs.w	8003bb0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800393a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003946:	f000 8088 	beq.w	8003a5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	330c      	adds	r3, #12
 8003950:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003954:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003958:	e853 3f00 	ldrex	r3, [r3]
 800395c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003960:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003968:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	330c      	adds	r3, #12
 8003972:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003976:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800397a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003982:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003986:	e841 2300 	strex	r3, r2, [r1]
 800398a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800398e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1d9      	bne.n	800394a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	3314      	adds	r3, #20
 800399c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039a0:	e853 3f00 	ldrex	r3, [r3]
 80039a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80039a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039a8:	f023 0301 	bic.w	r3, r3, #1
 80039ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	3314      	adds	r3, #20
 80039b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80039ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80039be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80039c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80039cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e1      	bne.n	8003996 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3314      	adds	r3, #20
 80039d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039dc:	e853 3f00 	ldrex	r3, [r3]
 80039e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80039e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3314      	adds	r3, #20
 80039f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80039f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80039fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039fe:	e841 2300 	strex	r3, r2, [r1]
 8003a02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1e3      	bne.n	80039d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2220      	movs	r2, #32
 8003a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	330c      	adds	r3, #12
 8003a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a22:	e853 3f00 	ldrex	r3, [r3]
 8003a26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a2a:	f023 0310 	bic.w	r3, r3, #16
 8003a2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	330c      	adds	r3, #12
 8003a38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003a3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a44:	e841 2300 	strex	r3, r2, [r1]
 8003a48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e3      	bne.n	8003a18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fd ff0e 	bl	8001876 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	4619      	mov	r1, r3
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f8b7 	bl	8003be4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a76:	e09b      	b.n	8003bb0 <HAL_UART_IRQHandler+0x518>
 8003a78:	08003de9 	.word	0x08003de9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 808e 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003a98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 8089 	beq.w	8003bb4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	330c      	adds	r3, #12
 8003aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ab8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	330c      	adds	r3, #12
 8003ac2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003ac6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ac8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003acc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ace:	e841 2300 	strex	r3, r2, [r1]
 8003ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ad4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1e3      	bne.n	8003aa2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	3314      	adds	r3, #20
 8003ae0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae4:	e853 3f00 	ldrex	r3, [r3]
 8003ae8:	623b      	str	r3, [r7, #32]
   return(result);
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	f023 0301 	bic.w	r3, r3, #1
 8003af0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3314      	adds	r3, #20
 8003afa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003afe:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b06:	e841 2300 	strex	r3, r2, [r1]
 8003b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1e3      	bne.n	8003ada <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2220      	movs	r2, #32
 8003b16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	330c      	adds	r3, #12
 8003b26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	e853 3f00 	ldrex	r3, [r3]
 8003b2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f023 0310 	bic.w	r3, r3, #16
 8003b36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	330c      	adds	r3, #12
 8003b40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003b44:	61fa      	str	r2, [r7, #28]
 8003b46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b48:	69b9      	ldr	r1, [r7, #24]
 8003b4a:	69fa      	ldr	r2, [r7, #28]
 8003b4c:	e841 2300 	strex	r3, r2, [r1]
 8003b50:	617b      	str	r3, [r7, #20]
   return(result);
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1e3      	bne.n	8003b20 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b5e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b62:	4619      	mov	r1, r3
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f83d 	bl	8003be4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b6a:	e023      	b.n	8003bb4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d009      	beq.n	8003b8c <HAL_UART_IRQHandler+0x4f4>
 8003b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f943 	bl	8003e10 <UART_Transmit_IT>
    return;
 8003b8a:	e014      	b.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00e      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
 8003b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d008      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f983 	bl	8003eb0 <UART_EndTransmit_IT>
    return;
 8003baa:	e004      	b.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003bac:	bf00      	nop
 8003bae:	e002      	b.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003bb0:	bf00      	nop
 8003bb2:	e000      	b.n	8003bb6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003bb4:	bf00      	nop
  }
}
 8003bb6:	37e8      	adds	r7, #232	@ 0xe8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c0c:	e03b      	b.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c14:	d037      	beq.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c16:	f7fd fced 	bl	80015f4 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	6a3a      	ldr	r2, [r7, #32]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d302      	bcc.n	8003c2c <UART_WaitOnFlagUntilTimeout+0x30>
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d101      	bne.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e03a      	b.n	8003ca6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f003 0304 	and.w	r3, r3, #4
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d023      	beq.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2b80      	cmp	r3, #128	@ 0x80
 8003c42:	d020      	beq.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b40      	cmp	r3, #64	@ 0x40
 8003c48:	d01d      	beq.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0308 	and.w	r3, r3, #8
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d116      	bne.n	8003c86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003c58:	2300      	movs	r3, #0
 8003c5a:	617b      	str	r3, [r7, #20]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	617b      	str	r3, [r7, #20]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 f857 	bl	8003d22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2208      	movs	r2, #8
 8003c78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e00f      	b.n	8003ca6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	bf0c      	ite	eq
 8003c96:	2301      	moveq	r3, #1
 8003c98:	2300      	movne	r3, #0
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d0b4      	beq.n	8003c0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b085      	sub	sp, #20
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	88fa      	ldrh	r2, [r7, #6]
 8003cc6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2222      	movs	r2, #34	@ 0x22
 8003cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d007      	beq.n	8003cf4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cf2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	695a      	ldr	r2, [r3, #20]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0220 	orr.w	r2, r2, #32
 8003d12:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr

08003d22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b095      	sub	sp, #84	@ 0x54
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	330c      	adds	r3, #12
 8003d30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d34:	e853 3f00 	ldrex	r3, [r3]
 8003d38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	330c      	adds	r3, #12
 8003d48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d52:	e841 2300 	strex	r3, r2, [r1]
 8003d56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1e5      	bne.n	8003d2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	3314      	adds	r3, #20
 8003d64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	6a3b      	ldr	r3, [r7, #32]
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	f023 0301 	bic.w	r3, r3, #1
 8003d74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	3314      	adds	r3, #20
 8003d7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d86:	e841 2300 	strex	r3, r2, [r1]
 8003d8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1e5      	bne.n	8003d5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d119      	bne.n	8003dce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	330c      	adds	r3, #12
 8003da0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	e853 3f00 	ldrex	r3, [r3]
 8003da8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f023 0310 	bic.w	r3, r3, #16
 8003db0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	330c      	adds	r3, #12
 8003db8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dba:	61ba      	str	r2, [r7, #24]
 8003dbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dbe:	6979      	ldr	r1, [r7, #20]
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	e841 2300 	strex	r3, r2, [r1]
 8003dc6:	613b      	str	r3, [r7, #16]
   return(result);
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1e5      	bne.n	8003d9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ddc:	bf00      	nop
 8003dde:	3754      	adds	r7, #84	@ 0x54
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f7ff fee4 	bl	8003bd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e08:	bf00      	nop
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b21      	cmp	r3, #33	@ 0x21
 8003e22:	d13e      	bne.n	8003ea2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e2c:	d114      	bne.n	8003e58 <UART_Transmit_IT+0x48>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d110      	bne.n	8003e58 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	881b      	ldrh	r3, [r3, #0]
 8003e40:	461a      	mov	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e4a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	1c9a      	adds	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	621a      	str	r2, [r3, #32]
 8003e56:	e008      	b.n	8003e6a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	1c59      	adds	r1, r3, #1
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6211      	str	r1, [r2, #32]
 8003e62:	781a      	ldrb	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	4619      	mov	r1, r3
 8003e78:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10f      	bne.n	8003e9e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e8c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68da      	ldr	r2, [r3, #12]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e9c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	e000      	b.n	8003ea4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ea2:	2302      	movs	r3, #2
  }
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68da      	ldr	r2, [r3, #12]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ec6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff fe73 	bl	8003bbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3708      	adds	r7, #8
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08c      	sub	sp, #48	@ 0x30
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b22      	cmp	r3, #34	@ 0x22
 8003ef2:	f040 80ae 	bne.w	8004052 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003efe:	d117      	bne.n	8003f30 <UART_Receive_IT+0x50>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d113      	bne.n	8003f30 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	1c9a      	adds	r2, r3, #2
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f2e:	e026      	b.n	8003f7e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f42:	d007      	beq.n	8003f54 <UART_Receive_IT+0x74>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10a      	bne.n	8003f62 <UART_Receive_IT+0x82>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d106      	bne.n	8003f62 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f5e:	701a      	strb	r2, [r3, #0]
 8003f60:	e008      	b.n	8003f74 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f72:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b01      	subs	r3, #1
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d15d      	bne.n	800404e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68da      	ldr	r2, [r3, #12]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 0220 	bic.w	r2, r2, #32
 8003fa0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fb0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0201 	bic.w	r2, r2, #1
 8003fc0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d135      	bne.n	8004044 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	330c      	adds	r3, #12
 8003fe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	e853 3f00 	ldrex	r3, [r3]
 8003fec:	613b      	str	r3, [r7, #16]
   return(result);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f023 0310 	bic.w	r3, r3, #16
 8003ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	330c      	adds	r3, #12
 8003ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ffe:	623a      	str	r2, [r7, #32]
 8004000:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004002:	69f9      	ldr	r1, [r7, #28]
 8004004:	6a3a      	ldr	r2, [r7, #32]
 8004006:	e841 2300 	strex	r3, r2, [r1]
 800400a:	61bb      	str	r3, [r7, #24]
   return(result);
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1e5      	bne.n	8003fde <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0310 	and.w	r3, r3, #16
 800401c:	2b10      	cmp	r3, #16
 800401e:	d10a      	bne.n	8004036 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004020:	2300      	movs	r3, #0
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800403a:	4619      	mov	r1, r3
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f7ff fdd1 	bl	8003be4 <HAL_UARTEx_RxEventCallback>
 8004042:	e002      	b.n	800404a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7fc ff87 	bl	8000f58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	e002      	b.n	8004054 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	e000      	b.n	8004054 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004052:	2302      	movs	r3, #2
  }
}
 8004054:	4618      	mov	r0, r3
 8004056:	3730      	adds	r7, #48	@ 0x30
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800405c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004060:	b0c0      	sub	sp, #256	@ 0x100
 8004062:	af00      	add	r7, sp, #0
 8004064:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004078:	68d9      	ldr	r1, [r3, #12]
 800407a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	ea40 0301 	orr.w	r3, r0, r1
 8004084:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	431a      	orrs	r2, r3
 8004094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	431a      	orrs	r2, r3
 800409c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80040a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80040b4:	f021 010c 	bic.w	r1, r1, #12
 80040b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80040c2:	430b      	orrs	r3, r1
 80040c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80040d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d6:	6999      	ldr	r1, [r3, #24]
 80040d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	ea40 0301 	orr.w	r3, r0, r1
 80040e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	4b8f      	ldr	r3, [pc, #572]	@ (8004328 <UART_SetConfig+0x2cc>)
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d005      	beq.n	80040fc <UART_SetConfig+0xa0>
 80040f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	4b8d      	ldr	r3, [pc, #564]	@ (800432c <UART_SetConfig+0x2d0>)
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d104      	bne.n	8004106 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040fc:	f7fe ff0e 	bl	8002f1c <HAL_RCC_GetPCLK2Freq>
 8004100:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004104:	e003      	b.n	800410e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004106:	f7fe fef5 	bl	8002ef4 <HAL_RCC_GetPCLK1Freq>
 800410a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800410e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004118:	f040 810c 	bne.w	8004334 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800411c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004120:	2200      	movs	r2, #0
 8004122:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004126:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800412a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800412e:	4622      	mov	r2, r4
 8004130:	462b      	mov	r3, r5
 8004132:	1891      	adds	r1, r2, r2
 8004134:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004136:	415b      	adcs	r3, r3
 8004138:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800413a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800413e:	4621      	mov	r1, r4
 8004140:	eb12 0801 	adds.w	r8, r2, r1
 8004144:	4629      	mov	r1, r5
 8004146:	eb43 0901 	adc.w	r9, r3, r1
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004156:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800415a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800415e:	4690      	mov	r8, r2
 8004160:	4699      	mov	r9, r3
 8004162:	4623      	mov	r3, r4
 8004164:	eb18 0303 	adds.w	r3, r8, r3
 8004168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800416c:	462b      	mov	r3, r5
 800416e:	eb49 0303 	adc.w	r3, r9, r3
 8004172:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004182:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004186:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800418a:	460b      	mov	r3, r1
 800418c:	18db      	adds	r3, r3, r3
 800418e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004190:	4613      	mov	r3, r2
 8004192:	eb42 0303 	adc.w	r3, r2, r3
 8004196:	657b      	str	r3, [r7, #84]	@ 0x54
 8004198:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800419c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80041a0:	f7fc f886 	bl	80002b0 <__aeabi_uldivmod>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	4b61      	ldr	r3, [pc, #388]	@ (8004330 <UART_SetConfig+0x2d4>)
 80041aa:	fba3 2302 	umull	r2, r3, r3, r2
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	011c      	lsls	r4, r3, #4
 80041b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041b6:	2200      	movs	r2, #0
 80041b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80041c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80041c4:	4642      	mov	r2, r8
 80041c6:	464b      	mov	r3, r9
 80041c8:	1891      	adds	r1, r2, r2
 80041ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80041cc:	415b      	adcs	r3, r3
 80041ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80041d4:	4641      	mov	r1, r8
 80041d6:	eb12 0a01 	adds.w	sl, r2, r1
 80041da:	4649      	mov	r1, r9
 80041dc:	eb43 0b01 	adc.w	fp, r3, r1
 80041e0:	f04f 0200 	mov.w	r2, #0
 80041e4:	f04f 0300 	mov.w	r3, #0
 80041e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041f4:	4692      	mov	sl, r2
 80041f6:	469b      	mov	fp, r3
 80041f8:	4643      	mov	r3, r8
 80041fa:	eb1a 0303 	adds.w	r3, sl, r3
 80041fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004202:	464b      	mov	r3, r9
 8004204:	eb4b 0303 	adc.w	r3, fp, r3
 8004208:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800420c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004218:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800421c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004220:	460b      	mov	r3, r1
 8004222:	18db      	adds	r3, r3, r3
 8004224:	643b      	str	r3, [r7, #64]	@ 0x40
 8004226:	4613      	mov	r3, r2
 8004228:	eb42 0303 	adc.w	r3, r2, r3
 800422c:	647b      	str	r3, [r7, #68]	@ 0x44
 800422e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004232:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004236:	f7fc f83b 	bl	80002b0 <__aeabi_uldivmod>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	4611      	mov	r1, r2
 8004240:	4b3b      	ldr	r3, [pc, #236]	@ (8004330 <UART_SetConfig+0x2d4>)
 8004242:	fba3 2301 	umull	r2, r3, r3, r1
 8004246:	095b      	lsrs	r3, r3, #5
 8004248:	2264      	movs	r2, #100	@ 0x64
 800424a:	fb02 f303 	mul.w	r3, r2, r3
 800424e:	1acb      	subs	r3, r1, r3
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004256:	4b36      	ldr	r3, [pc, #216]	@ (8004330 <UART_SetConfig+0x2d4>)
 8004258:	fba3 2302 	umull	r2, r3, r3, r2
 800425c:	095b      	lsrs	r3, r3, #5
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004264:	441c      	add	r4, r3
 8004266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800426a:	2200      	movs	r2, #0
 800426c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004270:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004274:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004278:	4642      	mov	r2, r8
 800427a:	464b      	mov	r3, r9
 800427c:	1891      	adds	r1, r2, r2
 800427e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004280:	415b      	adcs	r3, r3
 8004282:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004284:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004288:	4641      	mov	r1, r8
 800428a:	1851      	adds	r1, r2, r1
 800428c:	6339      	str	r1, [r7, #48]	@ 0x30
 800428e:	4649      	mov	r1, r9
 8004290:	414b      	adcs	r3, r1
 8004292:	637b      	str	r3, [r7, #52]	@ 0x34
 8004294:	f04f 0200 	mov.w	r2, #0
 8004298:	f04f 0300 	mov.w	r3, #0
 800429c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80042a0:	4659      	mov	r1, fp
 80042a2:	00cb      	lsls	r3, r1, #3
 80042a4:	4651      	mov	r1, sl
 80042a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042aa:	4651      	mov	r1, sl
 80042ac:	00ca      	lsls	r2, r1, #3
 80042ae:	4610      	mov	r0, r2
 80042b0:	4619      	mov	r1, r3
 80042b2:	4603      	mov	r3, r0
 80042b4:	4642      	mov	r2, r8
 80042b6:	189b      	adds	r3, r3, r2
 80042b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80042bc:	464b      	mov	r3, r9
 80042be:	460a      	mov	r2, r1
 80042c0:	eb42 0303 	adc.w	r3, r2, r3
 80042c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80042d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042dc:	460b      	mov	r3, r1
 80042de:	18db      	adds	r3, r3, r3
 80042e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042e2:	4613      	mov	r3, r2
 80042e4:	eb42 0303 	adc.w	r3, r2, r3
 80042e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80042f2:	f7fb ffdd 	bl	80002b0 <__aeabi_uldivmod>
 80042f6:	4602      	mov	r2, r0
 80042f8:	460b      	mov	r3, r1
 80042fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004330 <UART_SetConfig+0x2d4>)
 80042fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004300:	095b      	lsrs	r3, r3, #5
 8004302:	2164      	movs	r1, #100	@ 0x64
 8004304:	fb01 f303 	mul.w	r3, r1, r3
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	3332      	adds	r3, #50	@ 0x32
 800430e:	4a08      	ldr	r2, [pc, #32]	@ (8004330 <UART_SetConfig+0x2d4>)
 8004310:	fba2 2303 	umull	r2, r3, r2, r3
 8004314:	095b      	lsrs	r3, r3, #5
 8004316:	f003 0207 	and.w	r2, r3, #7
 800431a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4422      	add	r2, r4
 8004322:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004324:	e106      	b.n	8004534 <UART_SetConfig+0x4d8>
 8004326:	bf00      	nop
 8004328:	40011000 	.word	0x40011000
 800432c:	40011400 	.word	0x40011400
 8004330:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004334:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004338:	2200      	movs	r2, #0
 800433a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800433e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004342:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004346:	4642      	mov	r2, r8
 8004348:	464b      	mov	r3, r9
 800434a:	1891      	adds	r1, r2, r2
 800434c:	6239      	str	r1, [r7, #32]
 800434e:	415b      	adcs	r3, r3
 8004350:	627b      	str	r3, [r7, #36]	@ 0x24
 8004352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004356:	4641      	mov	r1, r8
 8004358:	1854      	adds	r4, r2, r1
 800435a:	4649      	mov	r1, r9
 800435c:	eb43 0501 	adc.w	r5, r3, r1
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	f04f 0300 	mov.w	r3, #0
 8004368:	00eb      	lsls	r3, r5, #3
 800436a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800436e:	00e2      	lsls	r2, r4, #3
 8004370:	4614      	mov	r4, r2
 8004372:	461d      	mov	r5, r3
 8004374:	4643      	mov	r3, r8
 8004376:	18e3      	adds	r3, r4, r3
 8004378:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800437c:	464b      	mov	r3, r9
 800437e:	eb45 0303 	adc.w	r3, r5, r3
 8004382:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004392:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004396:	f04f 0200 	mov.w	r2, #0
 800439a:	f04f 0300 	mov.w	r3, #0
 800439e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80043a2:	4629      	mov	r1, r5
 80043a4:	008b      	lsls	r3, r1, #2
 80043a6:	4621      	mov	r1, r4
 80043a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043ac:	4621      	mov	r1, r4
 80043ae:	008a      	lsls	r2, r1, #2
 80043b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80043b4:	f7fb ff7c 	bl	80002b0 <__aeabi_uldivmod>
 80043b8:	4602      	mov	r2, r0
 80043ba:	460b      	mov	r3, r1
 80043bc:	4b60      	ldr	r3, [pc, #384]	@ (8004540 <UART_SetConfig+0x4e4>)
 80043be:	fba3 2302 	umull	r2, r3, r3, r2
 80043c2:	095b      	lsrs	r3, r3, #5
 80043c4:	011c      	lsls	r4, r3, #4
 80043c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043ca:	2200      	movs	r2, #0
 80043cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80043d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80043d8:	4642      	mov	r2, r8
 80043da:	464b      	mov	r3, r9
 80043dc:	1891      	adds	r1, r2, r2
 80043de:	61b9      	str	r1, [r7, #24]
 80043e0:	415b      	adcs	r3, r3
 80043e2:	61fb      	str	r3, [r7, #28]
 80043e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043e8:	4641      	mov	r1, r8
 80043ea:	1851      	adds	r1, r2, r1
 80043ec:	6139      	str	r1, [r7, #16]
 80043ee:	4649      	mov	r1, r9
 80043f0:	414b      	adcs	r3, r1
 80043f2:	617b      	str	r3, [r7, #20]
 80043f4:	f04f 0200 	mov.w	r2, #0
 80043f8:	f04f 0300 	mov.w	r3, #0
 80043fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004400:	4659      	mov	r1, fp
 8004402:	00cb      	lsls	r3, r1, #3
 8004404:	4651      	mov	r1, sl
 8004406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800440a:	4651      	mov	r1, sl
 800440c:	00ca      	lsls	r2, r1, #3
 800440e:	4610      	mov	r0, r2
 8004410:	4619      	mov	r1, r3
 8004412:	4603      	mov	r3, r0
 8004414:	4642      	mov	r2, r8
 8004416:	189b      	adds	r3, r3, r2
 8004418:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800441c:	464b      	mov	r3, r9
 800441e:	460a      	mov	r2, r1
 8004420:	eb42 0303 	adc.w	r3, r2, r3
 8004424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004432:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004434:	f04f 0200 	mov.w	r2, #0
 8004438:	f04f 0300 	mov.w	r3, #0
 800443c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004440:	4649      	mov	r1, r9
 8004442:	008b      	lsls	r3, r1, #2
 8004444:	4641      	mov	r1, r8
 8004446:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800444a:	4641      	mov	r1, r8
 800444c:	008a      	lsls	r2, r1, #2
 800444e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004452:	f7fb ff2d 	bl	80002b0 <__aeabi_uldivmod>
 8004456:	4602      	mov	r2, r0
 8004458:	460b      	mov	r3, r1
 800445a:	4611      	mov	r1, r2
 800445c:	4b38      	ldr	r3, [pc, #224]	@ (8004540 <UART_SetConfig+0x4e4>)
 800445e:	fba3 2301 	umull	r2, r3, r3, r1
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	2264      	movs	r2, #100	@ 0x64
 8004466:	fb02 f303 	mul.w	r3, r2, r3
 800446a:	1acb      	subs	r3, r1, r3
 800446c:	011b      	lsls	r3, r3, #4
 800446e:	3332      	adds	r3, #50	@ 0x32
 8004470:	4a33      	ldr	r2, [pc, #204]	@ (8004540 <UART_SetConfig+0x4e4>)
 8004472:	fba2 2303 	umull	r2, r3, r2, r3
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800447c:	441c      	add	r4, r3
 800447e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004482:	2200      	movs	r2, #0
 8004484:	673b      	str	r3, [r7, #112]	@ 0x70
 8004486:	677a      	str	r2, [r7, #116]	@ 0x74
 8004488:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800448c:	4642      	mov	r2, r8
 800448e:	464b      	mov	r3, r9
 8004490:	1891      	adds	r1, r2, r2
 8004492:	60b9      	str	r1, [r7, #8]
 8004494:	415b      	adcs	r3, r3
 8004496:	60fb      	str	r3, [r7, #12]
 8004498:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800449c:	4641      	mov	r1, r8
 800449e:	1851      	adds	r1, r2, r1
 80044a0:	6039      	str	r1, [r7, #0]
 80044a2:	4649      	mov	r1, r9
 80044a4:	414b      	adcs	r3, r1
 80044a6:	607b      	str	r3, [r7, #4]
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	f04f 0300 	mov.w	r3, #0
 80044b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80044b4:	4659      	mov	r1, fp
 80044b6:	00cb      	lsls	r3, r1, #3
 80044b8:	4651      	mov	r1, sl
 80044ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044be:	4651      	mov	r1, sl
 80044c0:	00ca      	lsls	r2, r1, #3
 80044c2:	4610      	mov	r0, r2
 80044c4:	4619      	mov	r1, r3
 80044c6:	4603      	mov	r3, r0
 80044c8:	4642      	mov	r2, r8
 80044ca:	189b      	adds	r3, r3, r2
 80044cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044ce:	464b      	mov	r3, r9
 80044d0:	460a      	mov	r2, r1
 80044d2:	eb42 0303 	adc.w	r3, r2, r3
 80044d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80044e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80044f0:	4649      	mov	r1, r9
 80044f2:	008b      	lsls	r3, r1, #2
 80044f4:	4641      	mov	r1, r8
 80044f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044fa:	4641      	mov	r1, r8
 80044fc:	008a      	lsls	r2, r1, #2
 80044fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004502:	f7fb fed5 	bl	80002b0 <__aeabi_uldivmod>
 8004506:	4602      	mov	r2, r0
 8004508:	460b      	mov	r3, r1
 800450a:	4b0d      	ldr	r3, [pc, #52]	@ (8004540 <UART_SetConfig+0x4e4>)
 800450c:	fba3 1302 	umull	r1, r3, r3, r2
 8004510:	095b      	lsrs	r3, r3, #5
 8004512:	2164      	movs	r1, #100	@ 0x64
 8004514:	fb01 f303 	mul.w	r3, r1, r3
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	3332      	adds	r3, #50	@ 0x32
 800451e:	4a08      	ldr	r2, [pc, #32]	@ (8004540 <UART_SetConfig+0x4e4>)
 8004520:	fba2 2303 	umull	r2, r3, r2, r3
 8004524:	095b      	lsrs	r3, r3, #5
 8004526:	f003 020f 	and.w	r2, r3, #15
 800452a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4422      	add	r2, r4
 8004532:	609a      	str	r2, [r3, #8]
}
 8004534:	bf00      	nop
 8004536:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800453a:	46bd      	mov	sp, r7
 800453c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004540:	51eb851f 	.word	0x51eb851f

08004544 <atoi>:
 8004544:	220a      	movs	r2, #10
 8004546:	2100      	movs	r1, #0
 8004548:	f000 b87a 	b.w	8004640 <strtol>

0800454c <_strtol_l.constprop.0>:
 800454c:	2b24      	cmp	r3, #36	@ 0x24
 800454e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004552:	4686      	mov	lr, r0
 8004554:	4690      	mov	r8, r2
 8004556:	d801      	bhi.n	800455c <_strtol_l.constprop.0+0x10>
 8004558:	2b01      	cmp	r3, #1
 800455a:	d106      	bne.n	800456a <_strtol_l.constprop.0+0x1e>
 800455c:	f000 fb4e 	bl	8004bfc <__errno>
 8004560:	2316      	movs	r3, #22
 8004562:	6003      	str	r3, [r0, #0]
 8004564:	2000      	movs	r0, #0
 8004566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800456a:	4834      	ldr	r0, [pc, #208]	@ (800463c <_strtol_l.constprop.0+0xf0>)
 800456c:	460d      	mov	r5, r1
 800456e:	462a      	mov	r2, r5
 8004570:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004574:	5d06      	ldrb	r6, [r0, r4]
 8004576:	f016 0608 	ands.w	r6, r6, #8
 800457a:	d1f8      	bne.n	800456e <_strtol_l.constprop.0+0x22>
 800457c:	2c2d      	cmp	r4, #45	@ 0x2d
 800457e:	d12d      	bne.n	80045dc <_strtol_l.constprop.0+0x90>
 8004580:	782c      	ldrb	r4, [r5, #0]
 8004582:	2601      	movs	r6, #1
 8004584:	1c95      	adds	r5, r2, #2
 8004586:	f033 0210 	bics.w	r2, r3, #16
 800458a:	d109      	bne.n	80045a0 <_strtol_l.constprop.0+0x54>
 800458c:	2c30      	cmp	r4, #48	@ 0x30
 800458e:	d12a      	bne.n	80045e6 <_strtol_l.constprop.0+0x9a>
 8004590:	782a      	ldrb	r2, [r5, #0]
 8004592:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004596:	2a58      	cmp	r2, #88	@ 0x58
 8004598:	d125      	bne.n	80045e6 <_strtol_l.constprop.0+0x9a>
 800459a:	786c      	ldrb	r4, [r5, #1]
 800459c:	2310      	movs	r3, #16
 800459e:	3502      	adds	r5, #2
 80045a0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80045a4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80045a8:	2200      	movs	r2, #0
 80045aa:	fbbc f9f3 	udiv	r9, ip, r3
 80045ae:	4610      	mov	r0, r2
 80045b0:	fb03 ca19 	mls	sl, r3, r9, ip
 80045b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80045b8:	2f09      	cmp	r7, #9
 80045ba:	d81b      	bhi.n	80045f4 <_strtol_l.constprop.0+0xa8>
 80045bc:	463c      	mov	r4, r7
 80045be:	42a3      	cmp	r3, r4
 80045c0:	dd27      	ble.n	8004612 <_strtol_l.constprop.0+0xc6>
 80045c2:	1c57      	adds	r7, r2, #1
 80045c4:	d007      	beq.n	80045d6 <_strtol_l.constprop.0+0x8a>
 80045c6:	4581      	cmp	r9, r0
 80045c8:	d320      	bcc.n	800460c <_strtol_l.constprop.0+0xc0>
 80045ca:	d101      	bne.n	80045d0 <_strtol_l.constprop.0+0x84>
 80045cc:	45a2      	cmp	sl, r4
 80045ce:	db1d      	blt.n	800460c <_strtol_l.constprop.0+0xc0>
 80045d0:	fb00 4003 	mla	r0, r0, r3, r4
 80045d4:	2201      	movs	r2, #1
 80045d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80045da:	e7eb      	b.n	80045b4 <_strtol_l.constprop.0+0x68>
 80045dc:	2c2b      	cmp	r4, #43	@ 0x2b
 80045de:	bf04      	itt	eq
 80045e0:	782c      	ldrbeq	r4, [r5, #0]
 80045e2:	1c95      	addeq	r5, r2, #2
 80045e4:	e7cf      	b.n	8004586 <_strtol_l.constprop.0+0x3a>
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1da      	bne.n	80045a0 <_strtol_l.constprop.0+0x54>
 80045ea:	2c30      	cmp	r4, #48	@ 0x30
 80045ec:	bf0c      	ite	eq
 80045ee:	2308      	moveq	r3, #8
 80045f0:	230a      	movne	r3, #10
 80045f2:	e7d5      	b.n	80045a0 <_strtol_l.constprop.0+0x54>
 80045f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80045f8:	2f19      	cmp	r7, #25
 80045fa:	d801      	bhi.n	8004600 <_strtol_l.constprop.0+0xb4>
 80045fc:	3c37      	subs	r4, #55	@ 0x37
 80045fe:	e7de      	b.n	80045be <_strtol_l.constprop.0+0x72>
 8004600:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004604:	2f19      	cmp	r7, #25
 8004606:	d804      	bhi.n	8004612 <_strtol_l.constprop.0+0xc6>
 8004608:	3c57      	subs	r4, #87	@ 0x57
 800460a:	e7d8      	b.n	80045be <_strtol_l.constprop.0+0x72>
 800460c:	f04f 32ff 	mov.w	r2, #4294967295
 8004610:	e7e1      	b.n	80045d6 <_strtol_l.constprop.0+0x8a>
 8004612:	1c53      	adds	r3, r2, #1
 8004614:	d108      	bne.n	8004628 <_strtol_l.constprop.0+0xdc>
 8004616:	2322      	movs	r3, #34	@ 0x22
 8004618:	f8ce 3000 	str.w	r3, [lr]
 800461c:	4660      	mov	r0, ip
 800461e:	f1b8 0f00 	cmp.w	r8, #0
 8004622:	d0a0      	beq.n	8004566 <_strtol_l.constprop.0+0x1a>
 8004624:	1e69      	subs	r1, r5, #1
 8004626:	e006      	b.n	8004636 <_strtol_l.constprop.0+0xea>
 8004628:	b106      	cbz	r6, 800462c <_strtol_l.constprop.0+0xe0>
 800462a:	4240      	negs	r0, r0
 800462c:	f1b8 0f00 	cmp.w	r8, #0
 8004630:	d099      	beq.n	8004566 <_strtol_l.constprop.0+0x1a>
 8004632:	2a00      	cmp	r2, #0
 8004634:	d1f6      	bne.n	8004624 <_strtol_l.constprop.0+0xd8>
 8004636:	f8c8 1000 	str.w	r1, [r8]
 800463a:	e794      	b.n	8004566 <_strtol_l.constprop.0+0x1a>
 800463c:	08005bc9 	.word	0x08005bc9

08004640 <strtol>:
 8004640:	4613      	mov	r3, r2
 8004642:	460a      	mov	r2, r1
 8004644:	4601      	mov	r1, r0
 8004646:	4802      	ldr	r0, [pc, #8]	@ (8004650 <strtol+0x10>)
 8004648:	6800      	ldr	r0, [r0, #0]
 800464a:	f7ff bf7f 	b.w	800454c <_strtol_l.constprop.0>
 800464e:	bf00      	nop
 8004650:	20000018 	.word	0x20000018

08004654 <std>:
 8004654:	2300      	movs	r3, #0
 8004656:	b510      	push	{r4, lr}
 8004658:	4604      	mov	r4, r0
 800465a:	e9c0 3300 	strd	r3, r3, [r0]
 800465e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004662:	6083      	str	r3, [r0, #8]
 8004664:	8181      	strh	r1, [r0, #12]
 8004666:	6643      	str	r3, [r0, #100]	@ 0x64
 8004668:	81c2      	strh	r2, [r0, #14]
 800466a:	6183      	str	r3, [r0, #24]
 800466c:	4619      	mov	r1, r3
 800466e:	2208      	movs	r2, #8
 8004670:	305c      	adds	r0, #92	@ 0x5c
 8004672:	f000 fa19 	bl	8004aa8 <memset>
 8004676:	4b0d      	ldr	r3, [pc, #52]	@ (80046ac <std+0x58>)
 8004678:	6263      	str	r3, [r4, #36]	@ 0x24
 800467a:	4b0d      	ldr	r3, [pc, #52]	@ (80046b0 <std+0x5c>)
 800467c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <std+0x60>)
 8004680:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004682:	4b0d      	ldr	r3, [pc, #52]	@ (80046b8 <std+0x64>)
 8004684:	6323      	str	r3, [r4, #48]	@ 0x30
 8004686:	4b0d      	ldr	r3, [pc, #52]	@ (80046bc <std+0x68>)
 8004688:	6224      	str	r4, [r4, #32]
 800468a:	429c      	cmp	r4, r3
 800468c:	d006      	beq.n	800469c <std+0x48>
 800468e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004692:	4294      	cmp	r4, r2
 8004694:	d002      	beq.n	800469c <std+0x48>
 8004696:	33d0      	adds	r3, #208	@ 0xd0
 8004698:	429c      	cmp	r4, r3
 800469a:	d105      	bne.n	80046a8 <std+0x54>
 800469c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80046a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046a4:	f000 bad4 	b.w	8004c50 <__retarget_lock_init_recursive>
 80046a8:	bd10      	pop	{r4, pc}
 80046aa:	bf00      	nop
 80046ac:	080048f9 	.word	0x080048f9
 80046b0:	0800491b 	.word	0x0800491b
 80046b4:	08004953 	.word	0x08004953
 80046b8:	08004977 	.word	0x08004977
 80046bc:	20000234 	.word	0x20000234

080046c0 <stdio_exit_handler>:
 80046c0:	4a02      	ldr	r2, [pc, #8]	@ (80046cc <stdio_exit_handler+0xc>)
 80046c2:	4903      	ldr	r1, [pc, #12]	@ (80046d0 <stdio_exit_handler+0x10>)
 80046c4:	4803      	ldr	r0, [pc, #12]	@ (80046d4 <stdio_exit_handler+0x14>)
 80046c6:	f000 b869 	b.w	800479c <_fwalk_sglue>
 80046ca:	bf00      	nop
 80046cc:	2000000c 	.word	0x2000000c
 80046d0:	080057fd 	.word	0x080057fd
 80046d4:	2000001c 	.word	0x2000001c

080046d8 <cleanup_stdio>:
 80046d8:	6841      	ldr	r1, [r0, #4]
 80046da:	4b0c      	ldr	r3, [pc, #48]	@ (800470c <cleanup_stdio+0x34>)
 80046dc:	4299      	cmp	r1, r3
 80046de:	b510      	push	{r4, lr}
 80046e0:	4604      	mov	r4, r0
 80046e2:	d001      	beq.n	80046e8 <cleanup_stdio+0x10>
 80046e4:	f001 f88a 	bl	80057fc <_fflush_r>
 80046e8:	68a1      	ldr	r1, [r4, #8]
 80046ea:	4b09      	ldr	r3, [pc, #36]	@ (8004710 <cleanup_stdio+0x38>)
 80046ec:	4299      	cmp	r1, r3
 80046ee:	d002      	beq.n	80046f6 <cleanup_stdio+0x1e>
 80046f0:	4620      	mov	r0, r4
 80046f2:	f001 f883 	bl	80057fc <_fflush_r>
 80046f6:	68e1      	ldr	r1, [r4, #12]
 80046f8:	4b06      	ldr	r3, [pc, #24]	@ (8004714 <cleanup_stdio+0x3c>)
 80046fa:	4299      	cmp	r1, r3
 80046fc:	d004      	beq.n	8004708 <cleanup_stdio+0x30>
 80046fe:	4620      	mov	r0, r4
 8004700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004704:	f001 b87a 	b.w	80057fc <_fflush_r>
 8004708:	bd10      	pop	{r4, pc}
 800470a:	bf00      	nop
 800470c:	20000234 	.word	0x20000234
 8004710:	2000029c 	.word	0x2000029c
 8004714:	20000304 	.word	0x20000304

08004718 <global_stdio_init.part.0>:
 8004718:	b510      	push	{r4, lr}
 800471a:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <global_stdio_init.part.0+0x30>)
 800471c:	4c0b      	ldr	r4, [pc, #44]	@ (800474c <global_stdio_init.part.0+0x34>)
 800471e:	4a0c      	ldr	r2, [pc, #48]	@ (8004750 <global_stdio_init.part.0+0x38>)
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	4620      	mov	r0, r4
 8004724:	2200      	movs	r2, #0
 8004726:	2104      	movs	r1, #4
 8004728:	f7ff ff94 	bl	8004654 <std>
 800472c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004730:	2201      	movs	r2, #1
 8004732:	2109      	movs	r1, #9
 8004734:	f7ff ff8e 	bl	8004654 <std>
 8004738:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800473c:	2202      	movs	r2, #2
 800473e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004742:	2112      	movs	r1, #18
 8004744:	f7ff bf86 	b.w	8004654 <std>
 8004748:	2000036c 	.word	0x2000036c
 800474c:	20000234 	.word	0x20000234
 8004750:	080046c1 	.word	0x080046c1

08004754 <__sfp_lock_acquire>:
 8004754:	4801      	ldr	r0, [pc, #4]	@ (800475c <__sfp_lock_acquire+0x8>)
 8004756:	f000 ba7c 	b.w	8004c52 <__retarget_lock_acquire_recursive>
 800475a:	bf00      	nop
 800475c:	20000375 	.word	0x20000375

08004760 <__sfp_lock_release>:
 8004760:	4801      	ldr	r0, [pc, #4]	@ (8004768 <__sfp_lock_release+0x8>)
 8004762:	f000 ba77 	b.w	8004c54 <__retarget_lock_release_recursive>
 8004766:	bf00      	nop
 8004768:	20000375 	.word	0x20000375

0800476c <__sinit>:
 800476c:	b510      	push	{r4, lr}
 800476e:	4604      	mov	r4, r0
 8004770:	f7ff fff0 	bl	8004754 <__sfp_lock_acquire>
 8004774:	6a23      	ldr	r3, [r4, #32]
 8004776:	b11b      	cbz	r3, 8004780 <__sinit+0x14>
 8004778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800477c:	f7ff bff0 	b.w	8004760 <__sfp_lock_release>
 8004780:	4b04      	ldr	r3, [pc, #16]	@ (8004794 <__sinit+0x28>)
 8004782:	6223      	str	r3, [r4, #32]
 8004784:	4b04      	ldr	r3, [pc, #16]	@ (8004798 <__sinit+0x2c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1f5      	bne.n	8004778 <__sinit+0xc>
 800478c:	f7ff ffc4 	bl	8004718 <global_stdio_init.part.0>
 8004790:	e7f2      	b.n	8004778 <__sinit+0xc>
 8004792:	bf00      	nop
 8004794:	080046d9 	.word	0x080046d9
 8004798:	2000036c 	.word	0x2000036c

0800479c <_fwalk_sglue>:
 800479c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047a0:	4607      	mov	r7, r0
 80047a2:	4688      	mov	r8, r1
 80047a4:	4614      	mov	r4, r2
 80047a6:	2600      	movs	r6, #0
 80047a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80047ac:	f1b9 0901 	subs.w	r9, r9, #1
 80047b0:	d505      	bpl.n	80047be <_fwalk_sglue+0x22>
 80047b2:	6824      	ldr	r4, [r4, #0]
 80047b4:	2c00      	cmp	r4, #0
 80047b6:	d1f7      	bne.n	80047a8 <_fwalk_sglue+0xc>
 80047b8:	4630      	mov	r0, r6
 80047ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047be:	89ab      	ldrh	r3, [r5, #12]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d907      	bls.n	80047d4 <_fwalk_sglue+0x38>
 80047c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047c8:	3301      	adds	r3, #1
 80047ca:	d003      	beq.n	80047d4 <_fwalk_sglue+0x38>
 80047cc:	4629      	mov	r1, r5
 80047ce:	4638      	mov	r0, r7
 80047d0:	47c0      	blx	r8
 80047d2:	4306      	orrs	r6, r0
 80047d4:	3568      	adds	r5, #104	@ 0x68
 80047d6:	e7e9      	b.n	80047ac <_fwalk_sglue+0x10>

080047d8 <iprintf>:
 80047d8:	b40f      	push	{r0, r1, r2, r3}
 80047da:	b507      	push	{r0, r1, r2, lr}
 80047dc:	4906      	ldr	r1, [pc, #24]	@ (80047f8 <iprintf+0x20>)
 80047de:	ab04      	add	r3, sp, #16
 80047e0:	6808      	ldr	r0, [r1, #0]
 80047e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80047e6:	6881      	ldr	r1, [r0, #8]
 80047e8:	9301      	str	r3, [sp, #4]
 80047ea:	f000 fcdd 	bl	80051a8 <_vfiprintf_r>
 80047ee:	b003      	add	sp, #12
 80047f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80047f4:	b004      	add	sp, #16
 80047f6:	4770      	bx	lr
 80047f8:	20000018 	.word	0x20000018

080047fc <_puts_r>:
 80047fc:	6a03      	ldr	r3, [r0, #32]
 80047fe:	b570      	push	{r4, r5, r6, lr}
 8004800:	6884      	ldr	r4, [r0, #8]
 8004802:	4605      	mov	r5, r0
 8004804:	460e      	mov	r6, r1
 8004806:	b90b      	cbnz	r3, 800480c <_puts_r+0x10>
 8004808:	f7ff ffb0 	bl	800476c <__sinit>
 800480c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800480e:	07db      	lsls	r3, r3, #31
 8004810:	d405      	bmi.n	800481e <_puts_r+0x22>
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	0598      	lsls	r0, r3, #22
 8004816:	d402      	bmi.n	800481e <_puts_r+0x22>
 8004818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800481a:	f000 fa1a 	bl	8004c52 <__retarget_lock_acquire_recursive>
 800481e:	89a3      	ldrh	r3, [r4, #12]
 8004820:	0719      	lsls	r1, r3, #28
 8004822:	d502      	bpl.n	800482a <_puts_r+0x2e>
 8004824:	6923      	ldr	r3, [r4, #16]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d135      	bne.n	8004896 <_puts_r+0x9a>
 800482a:	4621      	mov	r1, r4
 800482c:	4628      	mov	r0, r5
 800482e:	f000 f8e5 	bl	80049fc <__swsetup_r>
 8004832:	b380      	cbz	r0, 8004896 <_puts_r+0x9a>
 8004834:	f04f 35ff 	mov.w	r5, #4294967295
 8004838:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800483a:	07da      	lsls	r2, r3, #31
 800483c:	d405      	bmi.n	800484a <_puts_r+0x4e>
 800483e:	89a3      	ldrh	r3, [r4, #12]
 8004840:	059b      	lsls	r3, r3, #22
 8004842:	d402      	bmi.n	800484a <_puts_r+0x4e>
 8004844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004846:	f000 fa05 	bl	8004c54 <__retarget_lock_release_recursive>
 800484a:	4628      	mov	r0, r5
 800484c:	bd70      	pop	{r4, r5, r6, pc}
 800484e:	2b00      	cmp	r3, #0
 8004850:	da04      	bge.n	800485c <_puts_r+0x60>
 8004852:	69a2      	ldr	r2, [r4, #24]
 8004854:	429a      	cmp	r2, r3
 8004856:	dc17      	bgt.n	8004888 <_puts_r+0x8c>
 8004858:	290a      	cmp	r1, #10
 800485a:	d015      	beq.n	8004888 <_puts_r+0x8c>
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	6022      	str	r2, [r4, #0]
 8004862:	7019      	strb	r1, [r3, #0]
 8004864:	68a3      	ldr	r3, [r4, #8]
 8004866:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800486a:	3b01      	subs	r3, #1
 800486c:	60a3      	str	r3, [r4, #8]
 800486e:	2900      	cmp	r1, #0
 8004870:	d1ed      	bne.n	800484e <_puts_r+0x52>
 8004872:	2b00      	cmp	r3, #0
 8004874:	da11      	bge.n	800489a <_puts_r+0x9e>
 8004876:	4622      	mov	r2, r4
 8004878:	210a      	movs	r1, #10
 800487a:	4628      	mov	r0, r5
 800487c:	f000 f87f 	bl	800497e <__swbuf_r>
 8004880:	3001      	adds	r0, #1
 8004882:	d0d7      	beq.n	8004834 <_puts_r+0x38>
 8004884:	250a      	movs	r5, #10
 8004886:	e7d7      	b.n	8004838 <_puts_r+0x3c>
 8004888:	4622      	mov	r2, r4
 800488a:	4628      	mov	r0, r5
 800488c:	f000 f877 	bl	800497e <__swbuf_r>
 8004890:	3001      	adds	r0, #1
 8004892:	d1e7      	bne.n	8004864 <_puts_r+0x68>
 8004894:	e7ce      	b.n	8004834 <_puts_r+0x38>
 8004896:	3e01      	subs	r6, #1
 8004898:	e7e4      	b.n	8004864 <_puts_r+0x68>
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	6022      	str	r2, [r4, #0]
 80048a0:	220a      	movs	r2, #10
 80048a2:	701a      	strb	r2, [r3, #0]
 80048a4:	e7ee      	b.n	8004884 <_puts_r+0x88>
	...

080048a8 <puts>:
 80048a8:	4b02      	ldr	r3, [pc, #8]	@ (80048b4 <puts+0xc>)
 80048aa:	4601      	mov	r1, r0
 80048ac:	6818      	ldr	r0, [r3, #0]
 80048ae:	f7ff bfa5 	b.w	80047fc <_puts_r>
 80048b2:	bf00      	nop
 80048b4:	20000018 	.word	0x20000018

080048b8 <siprintf>:
 80048b8:	b40e      	push	{r1, r2, r3}
 80048ba:	b500      	push	{lr}
 80048bc:	b09c      	sub	sp, #112	@ 0x70
 80048be:	ab1d      	add	r3, sp, #116	@ 0x74
 80048c0:	9002      	str	r0, [sp, #8]
 80048c2:	9006      	str	r0, [sp, #24]
 80048c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80048c8:	4809      	ldr	r0, [pc, #36]	@ (80048f0 <siprintf+0x38>)
 80048ca:	9107      	str	r1, [sp, #28]
 80048cc:	9104      	str	r1, [sp, #16]
 80048ce:	4909      	ldr	r1, [pc, #36]	@ (80048f4 <siprintf+0x3c>)
 80048d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80048d4:	9105      	str	r1, [sp, #20]
 80048d6:	6800      	ldr	r0, [r0, #0]
 80048d8:	9301      	str	r3, [sp, #4]
 80048da:	a902      	add	r1, sp, #8
 80048dc:	f000 fb3e 	bl	8004f5c <_svfiprintf_r>
 80048e0:	9b02      	ldr	r3, [sp, #8]
 80048e2:	2200      	movs	r2, #0
 80048e4:	701a      	strb	r2, [r3, #0]
 80048e6:	b01c      	add	sp, #112	@ 0x70
 80048e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80048ec:	b003      	add	sp, #12
 80048ee:	4770      	bx	lr
 80048f0:	20000018 	.word	0x20000018
 80048f4:	ffff0208 	.word	0xffff0208

080048f8 <__sread>:
 80048f8:	b510      	push	{r4, lr}
 80048fa:	460c      	mov	r4, r1
 80048fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004900:	f000 f958 	bl	8004bb4 <_read_r>
 8004904:	2800      	cmp	r0, #0
 8004906:	bfab      	itete	ge
 8004908:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800490a:	89a3      	ldrhlt	r3, [r4, #12]
 800490c:	181b      	addge	r3, r3, r0
 800490e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004912:	bfac      	ite	ge
 8004914:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004916:	81a3      	strhlt	r3, [r4, #12]
 8004918:	bd10      	pop	{r4, pc}

0800491a <__swrite>:
 800491a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800491e:	461f      	mov	r7, r3
 8004920:	898b      	ldrh	r3, [r1, #12]
 8004922:	05db      	lsls	r3, r3, #23
 8004924:	4605      	mov	r5, r0
 8004926:	460c      	mov	r4, r1
 8004928:	4616      	mov	r6, r2
 800492a:	d505      	bpl.n	8004938 <__swrite+0x1e>
 800492c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004930:	2302      	movs	r3, #2
 8004932:	2200      	movs	r2, #0
 8004934:	f000 f92c 	bl	8004b90 <_lseek_r>
 8004938:	89a3      	ldrh	r3, [r4, #12]
 800493a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800493e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004942:	81a3      	strh	r3, [r4, #12]
 8004944:	4632      	mov	r2, r6
 8004946:	463b      	mov	r3, r7
 8004948:	4628      	mov	r0, r5
 800494a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800494e:	f000 b943 	b.w	8004bd8 <_write_r>

08004952 <__sseek>:
 8004952:	b510      	push	{r4, lr}
 8004954:	460c      	mov	r4, r1
 8004956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800495a:	f000 f919 	bl	8004b90 <_lseek_r>
 800495e:	1c43      	adds	r3, r0, #1
 8004960:	89a3      	ldrh	r3, [r4, #12]
 8004962:	bf15      	itete	ne
 8004964:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004966:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800496a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800496e:	81a3      	strheq	r3, [r4, #12]
 8004970:	bf18      	it	ne
 8004972:	81a3      	strhne	r3, [r4, #12]
 8004974:	bd10      	pop	{r4, pc}

08004976 <__sclose>:
 8004976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800497a:	f000 b8f9 	b.w	8004b70 <_close_r>

0800497e <__swbuf_r>:
 800497e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004980:	460e      	mov	r6, r1
 8004982:	4614      	mov	r4, r2
 8004984:	4605      	mov	r5, r0
 8004986:	b118      	cbz	r0, 8004990 <__swbuf_r+0x12>
 8004988:	6a03      	ldr	r3, [r0, #32]
 800498a:	b90b      	cbnz	r3, 8004990 <__swbuf_r+0x12>
 800498c:	f7ff feee 	bl	800476c <__sinit>
 8004990:	69a3      	ldr	r3, [r4, #24]
 8004992:	60a3      	str	r3, [r4, #8]
 8004994:	89a3      	ldrh	r3, [r4, #12]
 8004996:	071a      	lsls	r2, r3, #28
 8004998:	d501      	bpl.n	800499e <__swbuf_r+0x20>
 800499a:	6923      	ldr	r3, [r4, #16]
 800499c:	b943      	cbnz	r3, 80049b0 <__swbuf_r+0x32>
 800499e:	4621      	mov	r1, r4
 80049a0:	4628      	mov	r0, r5
 80049a2:	f000 f82b 	bl	80049fc <__swsetup_r>
 80049a6:	b118      	cbz	r0, 80049b0 <__swbuf_r+0x32>
 80049a8:	f04f 37ff 	mov.w	r7, #4294967295
 80049ac:	4638      	mov	r0, r7
 80049ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049b0:	6823      	ldr	r3, [r4, #0]
 80049b2:	6922      	ldr	r2, [r4, #16]
 80049b4:	1a98      	subs	r0, r3, r2
 80049b6:	6963      	ldr	r3, [r4, #20]
 80049b8:	b2f6      	uxtb	r6, r6
 80049ba:	4283      	cmp	r3, r0
 80049bc:	4637      	mov	r7, r6
 80049be:	dc05      	bgt.n	80049cc <__swbuf_r+0x4e>
 80049c0:	4621      	mov	r1, r4
 80049c2:	4628      	mov	r0, r5
 80049c4:	f000 ff1a 	bl	80057fc <_fflush_r>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	d1ed      	bne.n	80049a8 <__swbuf_r+0x2a>
 80049cc:	68a3      	ldr	r3, [r4, #8]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	60a3      	str	r3, [r4, #8]
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	6022      	str	r2, [r4, #0]
 80049d8:	701e      	strb	r6, [r3, #0]
 80049da:	6962      	ldr	r2, [r4, #20]
 80049dc:	1c43      	adds	r3, r0, #1
 80049de:	429a      	cmp	r2, r3
 80049e0:	d004      	beq.n	80049ec <__swbuf_r+0x6e>
 80049e2:	89a3      	ldrh	r3, [r4, #12]
 80049e4:	07db      	lsls	r3, r3, #31
 80049e6:	d5e1      	bpl.n	80049ac <__swbuf_r+0x2e>
 80049e8:	2e0a      	cmp	r6, #10
 80049ea:	d1df      	bne.n	80049ac <__swbuf_r+0x2e>
 80049ec:	4621      	mov	r1, r4
 80049ee:	4628      	mov	r0, r5
 80049f0:	f000 ff04 	bl	80057fc <_fflush_r>
 80049f4:	2800      	cmp	r0, #0
 80049f6:	d0d9      	beq.n	80049ac <__swbuf_r+0x2e>
 80049f8:	e7d6      	b.n	80049a8 <__swbuf_r+0x2a>
	...

080049fc <__swsetup_r>:
 80049fc:	b538      	push	{r3, r4, r5, lr}
 80049fe:	4b29      	ldr	r3, [pc, #164]	@ (8004aa4 <__swsetup_r+0xa8>)
 8004a00:	4605      	mov	r5, r0
 8004a02:	6818      	ldr	r0, [r3, #0]
 8004a04:	460c      	mov	r4, r1
 8004a06:	b118      	cbz	r0, 8004a10 <__swsetup_r+0x14>
 8004a08:	6a03      	ldr	r3, [r0, #32]
 8004a0a:	b90b      	cbnz	r3, 8004a10 <__swsetup_r+0x14>
 8004a0c:	f7ff feae 	bl	800476c <__sinit>
 8004a10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a14:	0719      	lsls	r1, r3, #28
 8004a16:	d422      	bmi.n	8004a5e <__swsetup_r+0x62>
 8004a18:	06da      	lsls	r2, r3, #27
 8004a1a:	d407      	bmi.n	8004a2c <__swsetup_r+0x30>
 8004a1c:	2209      	movs	r2, #9
 8004a1e:	602a      	str	r2, [r5, #0]
 8004a20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a24:	81a3      	strh	r3, [r4, #12]
 8004a26:	f04f 30ff 	mov.w	r0, #4294967295
 8004a2a:	e033      	b.n	8004a94 <__swsetup_r+0x98>
 8004a2c:	0758      	lsls	r0, r3, #29
 8004a2e:	d512      	bpl.n	8004a56 <__swsetup_r+0x5a>
 8004a30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a32:	b141      	cbz	r1, 8004a46 <__swsetup_r+0x4a>
 8004a34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a38:	4299      	cmp	r1, r3
 8004a3a:	d002      	beq.n	8004a42 <__swsetup_r+0x46>
 8004a3c:	4628      	mov	r0, r5
 8004a3e:	f000 f931 	bl	8004ca4 <_free_r>
 8004a42:	2300      	movs	r3, #0
 8004a44:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a46:	89a3      	ldrh	r3, [r4, #12]
 8004a48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004a4c:	81a3      	strh	r3, [r4, #12]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	6063      	str	r3, [r4, #4]
 8004a52:	6923      	ldr	r3, [r4, #16]
 8004a54:	6023      	str	r3, [r4, #0]
 8004a56:	89a3      	ldrh	r3, [r4, #12]
 8004a58:	f043 0308 	orr.w	r3, r3, #8
 8004a5c:	81a3      	strh	r3, [r4, #12]
 8004a5e:	6923      	ldr	r3, [r4, #16]
 8004a60:	b94b      	cbnz	r3, 8004a76 <__swsetup_r+0x7a>
 8004a62:	89a3      	ldrh	r3, [r4, #12]
 8004a64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004a68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a6c:	d003      	beq.n	8004a76 <__swsetup_r+0x7a>
 8004a6e:	4621      	mov	r1, r4
 8004a70:	4628      	mov	r0, r5
 8004a72:	f000 ff23 	bl	80058bc <__smakebuf_r>
 8004a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a7a:	f013 0201 	ands.w	r2, r3, #1
 8004a7e:	d00a      	beq.n	8004a96 <__swsetup_r+0x9a>
 8004a80:	2200      	movs	r2, #0
 8004a82:	60a2      	str	r2, [r4, #8]
 8004a84:	6962      	ldr	r2, [r4, #20]
 8004a86:	4252      	negs	r2, r2
 8004a88:	61a2      	str	r2, [r4, #24]
 8004a8a:	6922      	ldr	r2, [r4, #16]
 8004a8c:	b942      	cbnz	r2, 8004aa0 <__swsetup_r+0xa4>
 8004a8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004a92:	d1c5      	bne.n	8004a20 <__swsetup_r+0x24>
 8004a94:	bd38      	pop	{r3, r4, r5, pc}
 8004a96:	0799      	lsls	r1, r3, #30
 8004a98:	bf58      	it	pl
 8004a9a:	6962      	ldrpl	r2, [r4, #20]
 8004a9c:	60a2      	str	r2, [r4, #8]
 8004a9e:	e7f4      	b.n	8004a8a <__swsetup_r+0x8e>
 8004aa0:	2000      	movs	r0, #0
 8004aa2:	e7f7      	b.n	8004a94 <__swsetup_r+0x98>
 8004aa4:	20000018 	.word	0x20000018

08004aa8 <memset>:
 8004aa8:	4402      	add	r2, r0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d100      	bne.n	8004ab2 <memset+0xa>
 8004ab0:	4770      	bx	lr
 8004ab2:	f803 1b01 	strb.w	r1, [r3], #1
 8004ab6:	e7f9      	b.n	8004aac <memset+0x4>

08004ab8 <strtok>:
 8004ab8:	4b16      	ldr	r3, [pc, #88]	@ (8004b14 <strtok+0x5c>)
 8004aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004abe:	681f      	ldr	r7, [r3, #0]
 8004ac0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004ac2:	4605      	mov	r5, r0
 8004ac4:	460e      	mov	r6, r1
 8004ac6:	b9ec      	cbnz	r4, 8004b04 <strtok+0x4c>
 8004ac8:	2050      	movs	r0, #80	@ 0x50
 8004aca:	f000 f935 	bl	8004d38 <malloc>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	6478      	str	r0, [r7, #68]	@ 0x44
 8004ad2:	b920      	cbnz	r0, 8004ade <strtok+0x26>
 8004ad4:	4b10      	ldr	r3, [pc, #64]	@ (8004b18 <strtok+0x60>)
 8004ad6:	4811      	ldr	r0, [pc, #68]	@ (8004b1c <strtok+0x64>)
 8004ad8:	215b      	movs	r1, #91	@ 0x5b
 8004ada:	f000 f8c5 	bl	8004c68 <__assert_func>
 8004ade:	e9c0 4400 	strd	r4, r4, [r0]
 8004ae2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004ae6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004aea:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004aee:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004af2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8004af6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8004afa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004afe:	6184      	str	r4, [r0, #24]
 8004b00:	7704      	strb	r4, [r0, #28]
 8004b02:	6244      	str	r4, [r0, #36]	@ 0x24
 8004b04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b06:	4631      	mov	r1, r6
 8004b08:	4628      	mov	r0, r5
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b10:	f000 b806 	b.w	8004b20 <__strtok_r>
 8004b14:	20000018 	.word	0x20000018
 8004b18:	08005cc9 	.word	0x08005cc9
 8004b1c:	08005ce0 	.word	0x08005ce0

08004b20 <__strtok_r>:
 8004b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b22:	4604      	mov	r4, r0
 8004b24:	b908      	cbnz	r0, 8004b2a <__strtok_r+0xa>
 8004b26:	6814      	ldr	r4, [r2, #0]
 8004b28:	b144      	cbz	r4, 8004b3c <__strtok_r+0x1c>
 8004b2a:	4620      	mov	r0, r4
 8004b2c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004b30:	460f      	mov	r7, r1
 8004b32:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004b36:	b91e      	cbnz	r6, 8004b40 <__strtok_r+0x20>
 8004b38:	b965      	cbnz	r5, 8004b54 <__strtok_r+0x34>
 8004b3a:	6015      	str	r5, [r2, #0]
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	e005      	b.n	8004b4c <__strtok_r+0x2c>
 8004b40:	42b5      	cmp	r5, r6
 8004b42:	d1f6      	bne.n	8004b32 <__strtok_r+0x12>
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1f0      	bne.n	8004b2a <__strtok_r+0xa>
 8004b48:	6014      	str	r4, [r2, #0]
 8004b4a:	7003      	strb	r3, [r0, #0]
 8004b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b4e:	461c      	mov	r4, r3
 8004b50:	e00c      	b.n	8004b6c <__strtok_r+0x4c>
 8004b52:	b915      	cbnz	r5, 8004b5a <__strtok_r+0x3a>
 8004b54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004b58:	460e      	mov	r6, r1
 8004b5a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004b5e:	42ab      	cmp	r3, r5
 8004b60:	d1f7      	bne.n	8004b52 <__strtok_r+0x32>
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0f3      	beq.n	8004b4e <__strtok_r+0x2e>
 8004b66:	2300      	movs	r3, #0
 8004b68:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004b6c:	6014      	str	r4, [r2, #0]
 8004b6e:	e7ed      	b.n	8004b4c <__strtok_r+0x2c>

08004b70 <_close_r>:
 8004b70:	b538      	push	{r3, r4, r5, lr}
 8004b72:	4d06      	ldr	r5, [pc, #24]	@ (8004b8c <_close_r+0x1c>)
 8004b74:	2300      	movs	r3, #0
 8004b76:	4604      	mov	r4, r0
 8004b78:	4608      	mov	r0, r1
 8004b7a:	602b      	str	r3, [r5, #0]
 8004b7c:	f7fc fc2e 	bl	80013dc <_close>
 8004b80:	1c43      	adds	r3, r0, #1
 8004b82:	d102      	bne.n	8004b8a <_close_r+0x1a>
 8004b84:	682b      	ldr	r3, [r5, #0]
 8004b86:	b103      	cbz	r3, 8004b8a <_close_r+0x1a>
 8004b88:	6023      	str	r3, [r4, #0]
 8004b8a:	bd38      	pop	{r3, r4, r5, pc}
 8004b8c:	20000370 	.word	0x20000370

08004b90 <_lseek_r>:
 8004b90:	b538      	push	{r3, r4, r5, lr}
 8004b92:	4d07      	ldr	r5, [pc, #28]	@ (8004bb0 <_lseek_r+0x20>)
 8004b94:	4604      	mov	r4, r0
 8004b96:	4608      	mov	r0, r1
 8004b98:	4611      	mov	r1, r2
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	602a      	str	r2, [r5, #0]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	f7fc fc43 	bl	800142a <_lseek>
 8004ba4:	1c43      	adds	r3, r0, #1
 8004ba6:	d102      	bne.n	8004bae <_lseek_r+0x1e>
 8004ba8:	682b      	ldr	r3, [r5, #0]
 8004baa:	b103      	cbz	r3, 8004bae <_lseek_r+0x1e>
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
 8004bb0:	20000370 	.word	0x20000370

08004bb4 <_read_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	4d07      	ldr	r5, [pc, #28]	@ (8004bd4 <_read_r+0x20>)
 8004bb8:	4604      	mov	r4, r0
 8004bba:	4608      	mov	r0, r1
 8004bbc:	4611      	mov	r1, r2
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	602a      	str	r2, [r5, #0]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	f7fc fbd1 	bl	800136a <_read>
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	d102      	bne.n	8004bd2 <_read_r+0x1e>
 8004bcc:	682b      	ldr	r3, [r5, #0]
 8004bce:	b103      	cbz	r3, 8004bd2 <_read_r+0x1e>
 8004bd0:	6023      	str	r3, [r4, #0]
 8004bd2:	bd38      	pop	{r3, r4, r5, pc}
 8004bd4:	20000370 	.word	0x20000370

08004bd8 <_write_r>:
 8004bd8:	b538      	push	{r3, r4, r5, lr}
 8004bda:	4d07      	ldr	r5, [pc, #28]	@ (8004bf8 <_write_r+0x20>)
 8004bdc:	4604      	mov	r4, r0
 8004bde:	4608      	mov	r0, r1
 8004be0:	4611      	mov	r1, r2
 8004be2:	2200      	movs	r2, #0
 8004be4:	602a      	str	r2, [r5, #0]
 8004be6:	461a      	mov	r2, r3
 8004be8:	f7fc fbdc 	bl	80013a4 <_write>
 8004bec:	1c43      	adds	r3, r0, #1
 8004bee:	d102      	bne.n	8004bf6 <_write_r+0x1e>
 8004bf0:	682b      	ldr	r3, [r5, #0]
 8004bf2:	b103      	cbz	r3, 8004bf6 <_write_r+0x1e>
 8004bf4:	6023      	str	r3, [r4, #0]
 8004bf6:	bd38      	pop	{r3, r4, r5, pc}
 8004bf8:	20000370 	.word	0x20000370

08004bfc <__errno>:
 8004bfc:	4b01      	ldr	r3, [pc, #4]	@ (8004c04 <__errno+0x8>)
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	20000018 	.word	0x20000018

08004c08 <__libc_init_array>:
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	4d0d      	ldr	r5, [pc, #52]	@ (8004c40 <__libc_init_array+0x38>)
 8004c0c:	4c0d      	ldr	r4, [pc, #52]	@ (8004c44 <__libc_init_array+0x3c>)
 8004c0e:	1b64      	subs	r4, r4, r5
 8004c10:	10a4      	asrs	r4, r4, #2
 8004c12:	2600      	movs	r6, #0
 8004c14:	42a6      	cmp	r6, r4
 8004c16:	d109      	bne.n	8004c2c <__libc_init_array+0x24>
 8004c18:	4d0b      	ldr	r5, [pc, #44]	@ (8004c48 <__libc_init_array+0x40>)
 8004c1a:	4c0c      	ldr	r4, [pc, #48]	@ (8004c4c <__libc_init_array+0x44>)
 8004c1c:	f000 ff66 	bl	8005aec <_init>
 8004c20:	1b64      	subs	r4, r4, r5
 8004c22:	10a4      	asrs	r4, r4, #2
 8004c24:	2600      	movs	r6, #0
 8004c26:	42a6      	cmp	r6, r4
 8004c28:	d105      	bne.n	8004c36 <__libc_init_array+0x2e>
 8004c2a:	bd70      	pop	{r4, r5, r6, pc}
 8004c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c30:	4798      	blx	r3
 8004c32:	3601      	adds	r6, #1
 8004c34:	e7ee      	b.n	8004c14 <__libc_init_array+0xc>
 8004c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c3a:	4798      	blx	r3
 8004c3c:	3601      	adds	r6, #1
 8004c3e:	e7f2      	b.n	8004c26 <__libc_init_array+0x1e>
 8004c40:	08005db4 	.word	0x08005db4
 8004c44:	08005db4 	.word	0x08005db4
 8004c48:	08005db4 	.word	0x08005db4
 8004c4c:	08005db8 	.word	0x08005db8

08004c50 <__retarget_lock_init_recursive>:
 8004c50:	4770      	bx	lr

08004c52 <__retarget_lock_acquire_recursive>:
 8004c52:	4770      	bx	lr

08004c54 <__retarget_lock_release_recursive>:
 8004c54:	4770      	bx	lr

08004c56 <strcpy>:
 8004c56:	4603      	mov	r3, r0
 8004c58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c5c:	f803 2b01 	strb.w	r2, [r3], #1
 8004c60:	2a00      	cmp	r2, #0
 8004c62:	d1f9      	bne.n	8004c58 <strcpy+0x2>
 8004c64:	4770      	bx	lr
	...

08004c68 <__assert_func>:
 8004c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004c6a:	4614      	mov	r4, r2
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4b09      	ldr	r3, [pc, #36]	@ (8004c94 <__assert_func+0x2c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4605      	mov	r5, r0
 8004c74:	68d8      	ldr	r0, [r3, #12]
 8004c76:	b954      	cbnz	r4, 8004c8e <__assert_func+0x26>
 8004c78:	4b07      	ldr	r3, [pc, #28]	@ (8004c98 <__assert_func+0x30>)
 8004c7a:	461c      	mov	r4, r3
 8004c7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004c80:	9100      	str	r1, [sp, #0]
 8004c82:	462b      	mov	r3, r5
 8004c84:	4905      	ldr	r1, [pc, #20]	@ (8004c9c <__assert_func+0x34>)
 8004c86:	f000 fde1 	bl	800584c <fiprintf>
 8004c8a:	f000 fead 	bl	80059e8 <abort>
 8004c8e:	4b04      	ldr	r3, [pc, #16]	@ (8004ca0 <__assert_func+0x38>)
 8004c90:	e7f4      	b.n	8004c7c <__assert_func+0x14>
 8004c92:	bf00      	nop
 8004c94:	20000018 	.word	0x20000018
 8004c98:	08005d75 	.word	0x08005d75
 8004c9c:	08005d47 	.word	0x08005d47
 8004ca0:	08005d3a 	.word	0x08005d3a

08004ca4 <_free_r>:
 8004ca4:	b538      	push	{r3, r4, r5, lr}
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	2900      	cmp	r1, #0
 8004caa:	d041      	beq.n	8004d30 <_free_r+0x8c>
 8004cac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cb0:	1f0c      	subs	r4, r1, #4
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	bfb8      	it	lt
 8004cb6:	18e4      	addlt	r4, r4, r3
 8004cb8:	f000 f8e8 	bl	8004e8c <__malloc_lock>
 8004cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8004d34 <_free_r+0x90>)
 8004cbe:	6813      	ldr	r3, [r2, #0]
 8004cc0:	b933      	cbnz	r3, 8004cd0 <_free_r+0x2c>
 8004cc2:	6063      	str	r3, [r4, #4]
 8004cc4:	6014      	str	r4, [r2, #0]
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ccc:	f000 b8e4 	b.w	8004e98 <__malloc_unlock>
 8004cd0:	42a3      	cmp	r3, r4
 8004cd2:	d908      	bls.n	8004ce6 <_free_r+0x42>
 8004cd4:	6820      	ldr	r0, [r4, #0]
 8004cd6:	1821      	adds	r1, r4, r0
 8004cd8:	428b      	cmp	r3, r1
 8004cda:	bf01      	itttt	eq
 8004cdc:	6819      	ldreq	r1, [r3, #0]
 8004cde:	685b      	ldreq	r3, [r3, #4]
 8004ce0:	1809      	addeq	r1, r1, r0
 8004ce2:	6021      	streq	r1, [r4, #0]
 8004ce4:	e7ed      	b.n	8004cc2 <_free_r+0x1e>
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	b10b      	cbz	r3, 8004cf0 <_free_r+0x4c>
 8004cec:	42a3      	cmp	r3, r4
 8004cee:	d9fa      	bls.n	8004ce6 <_free_r+0x42>
 8004cf0:	6811      	ldr	r1, [r2, #0]
 8004cf2:	1850      	adds	r0, r2, r1
 8004cf4:	42a0      	cmp	r0, r4
 8004cf6:	d10b      	bne.n	8004d10 <_free_r+0x6c>
 8004cf8:	6820      	ldr	r0, [r4, #0]
 8004cfa:	4401      	add	r1, r0
 8004cfc:	1850      	adds	r0, r2, r1
 8004cfe:	4283      	cmp	r3, r0
 8004d00:	6011      	str	r1, [r2, #0]
 8004d02:	d1e0      	bne.n	8004cc6 <_free_r+0x22>
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	6053      	str	r3, [r2, #4]
 8004d0a:	4408      	add	r0, r1
 8004d0c:	6010      	str	r0, [r2, #0]
 8004d0e:	e7da      	b.n	8004cc6 <_free_r+0x22>
 8004d10:	d902      	bls.n	8004d18 <_free_r+0x74>
 8004d12:	230c      	movs	r3, #12
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	e7d6      	b.n	8004cc6 <_free_r+0x22>
 8004d18:	6820      	ldr	r0, [r4, #0]
 8004d1a:	1821      	adds	r1, r4, r0
 8004d1c:	428b      	cmp	r3, r1
 8004d1e:	bf04      	itt	eq
 8004d20:	6819      	ldreq	r1, [r3, #0]
 8004d22:	685b      	ldreq	r3, [r3, #4]
 8004d24:	6063      	str	r3, [r4, #4]
 8004d26:	bf04      	itt	eq
 8004d28:	1809      	addeq	r1, r1, r0
 8004d2a:	6021      	streq	r1, [r4, #0]
 8004d2c:	6054      	str	r4, [r2, #4]
 8004d2e:	e7ca      	b.n	8004cc6 <_free_r+0x22>
 8004d30:	bd38      	pop	{r3, r4, r5, pc}
 8004d32:	bf00      	nop
 8004d34:	2000037c 	.word	0x2000037c

08004d38 <malloc>:
 8004d38:	4b02      	ldr	r3, [pc, #8]	@ (8004d44 <malloc+0xc>)
 8004d3a:	4601      	mov	r1, r0
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	f000 b825 	b.w	8004d8c <_malloc_r>
 8004d42:	bf00      	nop
 8004d44:	20000018 	.word	0x20000018

08004d48 <sbrk_aligned>:
 8004d48:	b570      	push	{r4, r5, r6, lr}
 8004d4a:	4e0f      	ldr	r6, [pc, #60]	@ (8004d88 <sbrk_aligned+0x40>)
 8004d4c:	460c      	mov	r4, r1
 8004d4e:	6831      	ldr	r1, [r6, #0]
 8004d50:	4605      	mov	r5, r0
 8004d52:	b911      	cbnz	r1, 8004d5a <sbrk_aligned+0x12>
 8004d54:	f000 fe2a 	bl	80059ac <_sbrk_r>
 8004d58:	6030      	str	r0, [r6, #0]
 8004d5a:	4621      	mov	r1, r4
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	f000 fe25 	bl	80059ac <_sbrk_r>
 8004d62:	1c43      	adds	r3, r0, #1
 8004d64:	d103      	bne.n	8004d6e <sbrk_aligned+0x26>
 8004d66:	f04f 34ff 	mov.w	r4, #4294967295
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	bd70      	pop	{r4, r5, r6, pc}
 8004d6e:	1cc4      	adds	r4, r0, #3
 8004d70:	f024 0403 	bic.w	r4, r4, #3
 8004d74:	42a0      	cmp	r0, r4
 8004d76:	d0f8      	beq.n	8004d6a <sbrk_aligned+0x22>
 8004d78:	1a21      	subs	r1, r4, r0
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	f000 fe16 	bl	80059ac <_sbrk_r>
 8004d80:	3001      	adds	r0, #1
 8004d82:	d1f2      	bne.n	8004d6a <sbrk_aligned+0x22>
 8004d84:	e7ef      	b.n	8004d66 <sbrk_aligned+0x1e>
 8004d86:	bf00      	nop
 8004d88:	20000378 	.word	0x20000378

08004d8c <_malloc_r>:
 8004d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d90:	1ccd      	adds	r5, r1, #3
 8004d92:	f025 0503 	bic.w	r5, r5, #3
 8004d96:	3508      	adds	r5, #8
 8004d98:	2d0c      	cmp	r5, #12
 8004d9a:	bf38      	it	cc
 8004d9c:	250c      	movcc	r5, #12
 8004d9e:	2d00      	cmp	r5, #0
 8004da0:	4606      	mov	r6, r0
 8004da2:	db01      	blt.n	8004da8 <_malloc_r+0x1c>
 8004da4:	42a9      	cmp	r1, r5
 8004da6:	d904      	bls.n	8004db2 <_malloc_r+0x26>
 8004da8:	230c      	movs	r3, #12
 8004daa:	6033      	str	r3, [r6, #0]
 8004dac:	2000      	movs	r0, #0
 8004dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004db2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e88 <_malloc_r+0xfc>
 8004db6:	f000 f869 	bl	8004e8c <__malloc_lock>
 8004dba:	f8d8 3000 	ldr.w	r3, [r8]
 8004dbe:	461c      	mov	r4, r3
 8004dc0:	bb44      	cbnz	r4, 8004e14 <_malloc_r+0x88>
 8004dc2:	4629      	mov	r1, r5
 8004dc4:	4630      	mov	r0, r6
 8004dc6:	f7ff ffbf 	bl	8004d48 <sbrk_aligned>
 8004dca:	1c43      	adds	r3, r0, #1
 8004dcc:	4604      	mov	r4, r0
 8004dce:	d158      	bne.n	8004e82 <_malloc_r+0xf6>
 8004dd0:	f8d8 4000 	ldr.w	r4, [r8]
 8004dd4:	4627      	mov	r7, r4
 8004dd6:	2f00      	cmp	r7, #0
 8004dd8:	d143      	bne.n	8004e62 <_malloc_r+0xd6>
 8004dda:	2c00      	cmp	r4, #0
 8004ddc:	d04b      	beq.n	8004e76 <_malloc_r+0xea>
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	4639      	mov	r1, r7
 8004de2:	4630      	mov	r0, r6
 8004de4:	eb04 0903 	add.w	r9, r4, r3
 8004de8:	f000 fde0 	bl	80059ac <_sbrk_r>
 8004dec:	4581      	cmp	r9, r0
 8004dee:	d142      	bne.n	8004e76 <_malloc_r+0xea>
 8004df0:	6821      	ldr	r1, [r4, #0]
 8004df2:	1a6d      	subs	r5, r5, r1
 8004df4:	4629      	mov	r1, r5
 8004df6:	4630      	mov	r0, r6
 8004df8:	f7ff ffa6 	bl	8004d48 <sbrk_aligned>
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	d03a      	beq.n	8004e76 <_malloc_r+0xea>
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	442b      	add	r3, r5
 8004e04:	6023      	str	r3, [r4, #0]
 8004e06:	f8d8 3000 	ldr.w	r3, [r8]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	bb62      	cbnz	r2, 8004e68 <_malloc_r+0xdc>
 8004e0e:	f8c8 7000 	str.w	r7, [r8]
 8004e12:	e00f      	b.n	8004e34 <_malloc_r+0xa8>
 8004e14:	6822      	ldr	r2, [r4, #0]
 8004e16:	1b52      	subs	r2, r2, r5
 8004e18:	d420      	bmi.n	8004e5c <_malloc_r+0xd0>
 8004e1a:	2a0b      	cmp	r2, #11
 8004e1c:	d917      	bls.n	8004e4e <_malloc_r+0xc2>
 8004e1e:	1961      	adds	r1, r4, r5
 8004e20:	42a3      	cmp	r3, r4
 8004e22:	6025      	str	r5, [r4, #0]
 8004e24:	bf18      	it	ne
 8004e26:	6059      	strne	r1, [r3, #4]
 8004e28:	6863      	ldr	r3, [r4, #4]
 8004e2a:	bf08      	it	eq
 8004e2c:	f8c8 1000 	streq.w	r1, [r8]
 8004e30:	5162      	str	r2, [r4, r5]
 8004e32:	604b      	str	r3, [r1, #4]
 8004e34:	4630      	mov	r0, r6
 8004e36:	f000 f82f 	bl	8004e98 <__malloc_unlock>
 8004e3a:	f104 000b 	add.w	r0, r4, #11
 8004e3e:	1d23      	adds	r3, r4, #4
 8004e40:	f020 0007 	bic.w	r0, r0, #7
 8004e44:	1ac2      	subs	r2, r0, r3
 8004e46:	bf1c      	itt	ne
 8004e48:	1a1b      	subne	r3, r3, r0
 8004e4a:	50a3      	strne	r3, [r4, r2]
 8004e4c:	e7af      	b.n	8004dae <_malloc_r+0x22>
 8004e4e:	6862      	ldr	r2, [r4, #4]
 8004e50:	42a3      	cmp	r3, r4
 8004e52:	bf0c      	ite	eq
 8004e54:	f8c8 2000 	streq.w	r2, [r8]
 8004e58:	605a      	strne	r2, [r3, #4]
 8004e5a:	e7eb      	b.n	8004e34 <_malloc_r+0xa8>
 8004e5c:	4623      	mov	r3, r4
 8004e5e:	6864      	ldr	r4, [r4, #4]
 8004e60:	e7ae      	b.n	8004dc0 <_malloc_r+0x34>
 8004e62:	463c      	mov	r4, r7
 8004e64:	687f      	ldr	r7, [r7, #4]
 8004e66:	e7b6      	b.n	8004dd6 <_malloc_r+0x4a>
 8004e68:	461a      	mov	r2, r3
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	42a3      	cmp	r3, r4
 8004e6e:	d1fb      	bne.n	8004e68 <_malloc_r+0xdc>
 8004e70:	2300      	movs	r3, #0
 8004e72:	6053      	str	r3, [r2, #4]
 8004e74:	e7de      	b.n	8004e34 <_malloc_r+0xa8>
 8004e76:	230c      	movs	r3, #12
 8004e78:	6033      	str	r3, [r6, #0]
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	f000 f80c 	bl	8004e98 <__malloc_unlock>
 8004e80:	e794      	b.n	8004dac <_malloc_r+0x20>
 8004e82:	6005      	str	r5, [r0, #0]
 8004e84:	e7d6      	b.n	8004e34 <_malloc_r+0xa8>
 8004e86:	bf00      	nop
 8004e88:	2000037c 	.word	0x2000037c

08004e8c <__malloc_lock>:
 8004e8c:	4801      	ldr	r0, [pc, #4]	@ (8004e94 <__malloc_lock+0x8>)
 8004e8e:	f7ff bee0 	b.w	8004c52 <__retarget_lock_acquire_recursive>
 8004e92:	bf00      	nop
 8004e94:	20000374 	.word	0x20000374

08004e98 <__malloc_unlock>:
 8004e98:	4801      	ldr	r0, [pc, #4]	@ (8004ea0 <__malloc_unlock+0x8>)
 8004e9a:	f7ff bedb 	b.w	8004c54 <__retarget_lock_release_recursive>
 8004e9e:	bf00      	nop
 8004ea0:	20000374 	.word	0x20000374

08004ea4 <__ssputs_r>:
 8004ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea8:	688e      	ldr	r6, [r1, #8]
 8004eaa:	461f      	mov	r7, r3
 8004eac:	42be      	cmp	r6, r7
 8004eae:	680b      	ldr	r3, [r1, #0]
 8004eb0:	4682      	mov	sl, r0
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	4690      	mov	r8, r2
 8004eb6:	d82d      	bhi.n	8004f14 <__ssputs_r+0x70>
 8004eb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ebc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004ec0:	d026      	beq.n	8004f10 <__ssputs_r+0x6c>
 8004ec2:	6965      	ldr	r5, [r4, #20]
 8004ec4:	6909      	ldr	r1, [r1, #16]
 8004ec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004eca:	eba3 0901 	sub.w	r9, r3, r1
 8004ece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ed2:	1c7b      	adds	r3, r7, #1
 8004ed4:	444b      	add	r3, r9
 8004ed6:	106d      	asrs	r5, r5, #1
 8004ed8:	429d      	cmp	r5, r3
 8004eda:	bf38      	it	cc
 8004edc:	461d      	movcc	r5, r3
 8004ede:	0553      	lsls	r3, r2, #21
 8004ee0:	d527      	bpl.n	8004f32 <__ssputs_r+0x8e>
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	f7ff ff52 	bl	8004d8c <_malloc_r>
 8004ee8:	4606      	mov	r6, r0
 8004eea:	b360      	cbz	r0, 8004f46 <__ssputs_r+0xa2>
 8004eec:	6921      	ldr	r1, [r4, #16]
 8004eee:	464a      	mov	r2, r9
 8004ef0:	f000 fd6c 	bl	80059cc <memcpy>
 8004ef4:	89a3      	ldrh	r3, [r4, #12]
 8004ef6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004efe:	81a3      	strh	r3, [r4, #12]
 8004f00:	6126      	str	r6, [r4, #16]
 8004f02:	6165      	str	r5, [r4, #20]
 8004f04:	444e      	add	r6, r9
 8004f06:	eba5 0509 	sub.w	r5, r5, r9
 8004f0a:	6026      	str	r6, [r4, #0]
 8004f0c:	60a5      	str	r5, [r4, #8]
 8004f0e:	463e      	mov	r6, r7
 8004f10:	42be      	cmp	r6, r7
 8004f12:	d900      	bls.n	8004f16 <__ssputs_r+0x72>
 8004f14:	463e      	mov	r6, r7
 8004f16:	6820      	ldr	r0, [r4, #0]
 8004f18:	4632      	mov	r2, r6
 8004f1a:	4641      	mov	r1, r8
 8004f1c:	f000 fd0a 	bl	8005934 <memmove>
 8004f20:	68a3      	ldr	r3, [r4, #8]
 8004f22:	1b9b      	subs	r3, r3, r6
 8004f24:	60a3      	str	r3, [r4, #8]
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	4433      	add	r3, r6
 8004f2a:	6023      	str	r3, [r4, #0]
 8004f2c:	2000      	movs	r0, #0
 8004f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f32:	462a      	mov	r2, r5
 8004f34:	f000 fd5f 	bl	80059f6 <_realloc_r>
 8004f38:	4606      	mov	r6, r0
 8004f3a:	2800      	cmp	r0, #0
 8004f3c:	d1e0      	bne.n	8004f00 <__ssputs_r+0x5c>
 8004f3e:	6921      	ldr	r1, [r4, #16]
 8004f40:	4650      	mov	r0, sl
 8004f42:	f7ff feaf 	bl	8004ca4 <_free_r>
 8004f46:	230c      	movs	r3, #12
 8004f48:	f8ca 3000 	str.w	r3, [sl]
 8004f4c:	89a3      	ldrh	r3, [r4, #12]
 8004f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f52:	81a3      	strh	r3, [r4, #12]
 8004f54:	f04f 30ff 	mov.w	r0, #4294967295
 8004f58:	e7e9      	b.n	8004f2e <__ssputs_r+0x8a>
	...

08004f5c <_svfiprintf_r>:
 8004f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f60:	4698      	mov	r8, r3
 8004f62:	898b      	ldrh	r3, [r1, #12]
 8004f64:	061b      	lsls	r3, r3, #24
 8004f66:	b09d      	sub	sp, #116	@ 0x74
 8004f68:	4607      	mov	r7, r0
 8004f6a:	460d      	mov	r5, r1
 8004f6c:	4614      	mov	r4, r2
 8004f6e:	d510      	bpl.n	8004f92 <_svfiprintf_r+0x36>
 8004f70:	690b      	ldr	r3, [r1, #16]
 8004f72:	b973      	cbnz	r3, 8004f92 <_svfiprintf_r+0x36>
 8004f74:	2140      	movs	r1, #64	@ 0x40
 8004f76:	f7ff ff09 	bl	8004d8c <_malloc_r>
 8004f7a:	6028      	str	r0, [r5, #0]
 8004f7c:	6128      	str	r0, [r5, #16]
 8004f7e:	b930      	cbnz	r0, 8004f8e <_svfiprintf_r+0x32>
 8004f80:	230c      	movs	r3, #12
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	f04f 30ff 	mov.w	r0, #4294967295
 8004f88:	b01d      	add	sp, #116	@ 0x74
 8004f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f8e:	2340      	movs	r3, #64	@ 0x40
 8004f90:	616b      	str	r3, [r5, #20]
 8004f92:	2300      	movs	r3, #0
 8004f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f96:	2320      	movs	r3, #32
 8004f98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fa0:	2330      	movs	r3, #48	@ 0x30
 8004fa2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005140 <_svfiprintf_r+0x1e4>
 8004fa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004faa:	f04f 0901 	mov.w	r9, #1
 8004fae:	4623      	mov	r3, r4
 8004fb0:	469a      	mov	sl, r3
 8004fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fb6:	b10a      	cbz	r2, 8004fbc <_svfiprintf_r+0x60>
 8004fb8:	2a25      	cmp	r2, #37	@ 0x25
 8004fba:	d1f9      	bne.n	8004fb0 <_svfiprintf_r+0x54>
 8004fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8004fc0:	d00b      	beq.n	8004fda <_svfiprintf_r+0x7e>
 8004fc2:	465b      	mov	r3, fp
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	4638      	mov	r0, r7
 8004fca:	f7ff ff6b 	bl	8004ea4 <__ssputs_r>
 8004fce:	3001      	adds	r0, #1
 8004fd0:	f000 80a7 	beq.w	8005122 <_svfiprintf_r+0x1c6>
 8004fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fd6:	445a      	add	r2, fp
 8004fd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fda:	f89a 3000 	ldrb.w	r3, [sl]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 809f 	beq.w	8005122 <_svfiprintf_r+0x1c6>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fee:	f10a 0a01 	add.w	sl, sl, #1
 8004ff2:	9304      	str	r3, [sp, #16]
 8004ff4:	9307      	str	r3, [sp, #28]
 8004ff6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ffa:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ffc:	4654      	mov	r4, sl
 8004ffe:	2205      	movs	r2, #5
 8005000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005004:	484e      	ldr	r0, [pc, #312]	@ (8005140 <_svfiprintf_r+0x1e4>)
 8005006:	f7fb f903 	bl	8000210 <memchr>
 800500a:	9a04      	ldr	r2, [sp, #16]
 800500c:	b9d8      	cbnz	r0, 8005046 <_svfiprintf_r+0xea>
 800500e:	06d0      	lsls	r0, r2, #27
 8005010:	bf44      	itt	mi
 8005012:	2320      	movmi	r3, #32
 8005014:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005018:	0711      	lsls	r1, r2, #28
 800501a:	bf44      	itt	mi
 800501c:	232b      	movmi	r3, #43	@ 0x2b
 800501e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005022:	f89a 3000 	ldrb.w	r3, [sl]
 8005026:	2b2a      	cmp	r3, #42	@ 0x2a
 8005028:	d015      	beq.n	8005056 <_svfiprintf_r+0xfa>
 800502a:	9a07      	ldr	r2, [sp, #28]
 800502c:	4654      	mov	r4, sl
 800502e:	2000      	movs	r0, #0
 8005030:	f04f 0c0a 	mov.w	ip, #10
 8005034:	4621      	mov	r1, r4
 8005036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800503a:	3b30      	subs	r3, #48	@ 0x30
 800503c:	2b09      	cmp	r3, #9
 800503e:	d94b      	bls.n	80050d8 <_svfiprintf_r+0x17c>
 8005040:	b1b0      	cbz	r0, 8005070 <_svfiprintf_r+0x114>
 8005042:	9207      	str	r2, [sp, #28]
 8005044:	e014      	b.n	8005070 <_svfiprintf_r+0x114>
 8005046:	eba0 0308 	sub.w	r3, r0, r8
 800504a:	fa09 f303 	lsl.w	r3, r9, r3
 800504e:	4313      	orrs	r3, r2
 8005050:	9304      	str	r3, [sp, #16]
 8005052:	46a2      	mov	sl, r4
 8005054:	e7d2      	b.n	8004ffc <_svfiprintf_r+0xa0>
 8005056:	9b03      	ldr	r3, [sp, #12]
 8005058:	1d19      	adds	r1, r3, #4
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	9103      	str	r1, [sp, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	bfbb      	ittet	lt
 8005062:	425b      	neglt	r3, r3
 8005064:	f042 0202 	orrlt.w	r2, r2, #2
 8005068:	9307      	strge	r3, [sp, #28]
 800506a:	9307      	strlt	r3, [sp, #28]
 800506c:	bfb8      	it	lt
 800506e:	9204      	strlt	r2, [sp, #16]
 8005070:	7823      	ldrb	r3, [r4, #0]
 8005072:	2b2e      	cmp	r3, #46	@ 0x2e
 8005074:	d10a      	bne.n	800508c <_svfiprintf_r+0x130>
 8005076:	7863      	ldrb	r3, [r4, #1]
 8005078:	2b2a      	cmp	r3, #42	@ 0x2a
 800507a:	d132      	bne.n	80050e2 <_svfiprintf_r+0x186>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	1d1a      	adds	r2, r3, #4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	9203      	str	r2, [sp, #12]
 8005084:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005088:	3402      	adds	r4, #2
 800508a:	9305      	str	r3, [sp, #20]
 800508c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005150 <_svfiprintf_r+0x1f4>
 8005090:	7821      	ldrb	r1, [r4, #0]
 8005092:	2203      	movs	r2, #3
 8005094:	4650      	mov	r0, sl
 8005096:	f7fb f8bb 	bl	8000210 <memchr>
 800509a:	b138      	cbz	r0, 80050ac <_svfiprintf_r+0x150>
 800509c:	9b04      	ldr	r3, [sp, #16]
 800509e:	eba0 000a 	sub.w	r0, r0, sl
 80050a2:	2240      	movs	r2, #64	@ 0x40
 80050a4:	4082      	lsls	r2, r0
 80050a6:	4313      	orrs	r3, r2
 80050a8:	3401      	adds	r4, #1
 80050aa:	9304      	str	r3, [sp, #16]
 80050ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b0:	4824      	ldr	r0, [pc, #144]	@ (8005144 <_svfiprintf_r+0x1e8>)
 80050b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80050b6:	2206      	movs	r2, #6
 80050b8:	f7fb f8aa 	bl	8000210 <memchr>
 80050bc:	2800      	cmp	r0, #0
 80050be:	d036      	beq.n	800512e <_svfiprintf_r+0x1d2>
 80050c0:	4b21      	ldr	r3, [pc, #132]	@ (8005148 <_svfiprintf_r+0x1ec>)
 80050c2:	bb1b      	cbnz	r3, 800510c <_svfiprintf_r+0x1b0>
 80050c4:	9b03      	ldr	r3, [sp, #12]
 80050c6:	3307      	adds	r3, #7
 80050c8:	f023 0307 	bic.w	r3, r3, #7
 80050cc:	3308      	adds	r3, #8
 80050ce:	9303      	str	r3, [sp, #12]
 80050d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050d2:	4433      	add	r3, r6
 80050d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80050d6:	e76a      	b.n	8004fae <_svfiprintf_r+0x52>
 80050d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80050dc:	460c      	mov	r4, r1
 80050de:	2001      	movs	r0, #1
 80050e0:	e7a8      	b.n	8005034 <_svfiprintf_r+0xd8>
 80050e2:	2300      	movs	r3, #0
 80050e4:	3401      	adds	r4, #1
 80050e6:	9305      	str	r3, [sp, #20]
 80050e8:	4619      	mov	r1, r3
 80050ea:	f04f 0c0a 	mov.w	ip, #10
 80050ee:	4620      	mov	r0, r4
 80050f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050f4:	3a30      	subs	r2, #48	@ 0x30
 80050f6:	2a09      	cmp	r2, #9
 80050f8:	d903      	bls.n	8005102 <_svfiprintf_r+0x1a6>
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d0c6      	beq.n	800508c <_svfiprintf_r+0x130>
 80050fe:	9105      	str	r1, [sp, #20]
 8005100:	e7c4      	b.n	800508c <_svfiprintf_r+0x130>
 8005102:	fb0c 2101 	mla	r1, ip, r1, r2
 8005106:	4604      	mov	r4, r0
 8005108:	2301      	movs	r3, #1
 800510a:	e7f0      	b.n	80050ee <_svfiprintf_r+0x192>
 800510c:	ab03      	add	r3, sp, #12
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	462a      	mov	r2, r5
 8005112:	4b0e      	ldr	r3, [pc, #56]	@ (800514c <_svfiprintf_r+0x1f0>)
 8005114:	a904      	add	r1, sp, #16
 8005116:	4638      	mov	r0, r7
 8005118:	f3af 8000 	nop.w
 800511c:	1c42      	adds	r2, r0, #1
 800511e:	4606      	mov	r6, r0
 8005120:	d1d6      	bne.n	80050d0 <_svfiprintf_r+0x174>
 8005122:	89ab      	ldrh	r3, [r5, #12]
 8005124:	065b      	lsls	r3, r3, #25
 8005126:	f53f af2d 	bmi.w	8004f84 <_svfiprintf_r+0x28>
 800512a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800512c:	e72c      	b.n	8004f88 <_svfiprintf_r+0x2c>
 800512e:	ab03      	add	r3, sp, #12
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	462a      	mov	r2, r5
 8005134:	4b05      	ldr	r3, [pc, #20]	@ (800514c <_svfiprintf_r+0x1f0>)
 8005136:	a904      	add	r1, sp, #16
 8005138:	4638      	mov	r0, r7
 800513a:	f000 f9bb 	bl	80054b4 <_printf_i>
 800513e:	e7ed      	b.n	800511c <_svfiprintf_r+0x1c0>
 8005140:	08005d76 	.word	0x08005d76
 8005144:	08005d80 	.word	0x08005d80
 8005148:	00000000 	.word	0x00000000
 800514c:	08004ea5 	.word	0x08004ea5
 8005150:	08005d7c 	.word	0x08005d7c

08005154 <__sfputc_r>:
 8005154:	6893      	ldr	r3, [r2, #8]
 8005156:	3b01      	subs	r3, #1
 8005158:	2b00      	cmp	r3, #0
 800515a:	b410      	push	{r4}
 800515c:	6093      	str	r3, [r2, #8]
 800515e:	da08      	bge.n	8005172 <__sfputc_r+0x1e>
 8005160:	6994      	ldr	r4, [r2, #24]
 8005162:	42a3      	cmp	r3, r4
 8005164:	db01      	blt.n	800516a <__sfputc_r+0x16>
 8005166:	290a      	cmp	r1, #10
 8005168:	d103      	bne.n	8005172 <__sfputc_r+0x1e>
 800516a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800516e:	f7ff bc06 	b.w	800497e <__swbuf_r>
 8005172:	6813      	ldr	r3, [r2, #0]
 8005174:	1c58      	adds	r0, r3, #1
 8005176:	6010      	str	r0, [r2, #0]
 8005178:	7019      	strb	r1, [r3, #0]
 800517a:	4608      	mov	r0, r1
 800517c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005180:	4770      	bx	lr

08005182 <__sfputs_r>:
 8005182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005184:	4606      	mov	r6, r0
 8005186:	460f      	mov	r7, r1
 8005188:	4614      	mov	r4, r2
 800518a:	18d5      	adds	r5, r2, r3
 800518c:	42ac      	cmp	r4, r5
 800518e:	d101      	bne.n	8005194 <__sfputs_r+0x12>
 8005190:	2000      	movs	r0, #0
 8005192:	e007      	b.n	80051a4 <__sfputs_r+0x22>
 8005194:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005198:	463a      	mov	r2, r7
 800519a:	4630      	mov	r0, r6
 800519c:	f7ff ffda 	bl	8005154 <__sfputc_r>
 80051a0:	1c43      	adds	r3, r0, #1
 80051a2:	d1f3      	bne.n	800518c <__sfputs_r+0xa>
 80051a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051a8 <_vfiprintf_r>:
 80051a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ac:	460d      	mov	r5, r1
 80051ae:	b09d      	sub	sp, #116	@ 0x74
 80051b0:	4614      	mov	r4, r2
 80051b2:	4698      	mov	r8, r3
 80051b4:	4606      	mov	r6, r0
 80051b6:	b118      	cbz	r0, 80051c0 <_vfiprintf_r+0x18>
 80051b8:	6a03      	ldr	r3, [r0, #32]
 80051ba:	b90b      	cbnz	r3, 80051c0 <_vfiprintf_r+0x18>
 80051bc:	f7ff fad6 	bl	800476c <__sinit>
 80051c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051c2:	07d9      	lsls	r1, r3, #31
 80051c4:	d405      	bmi.n	80051d2 <_vfiprintf_r+0x2a>
 80051c6:	89ab      	ldrh	r3, [r5, #12]
 80051c8:	059a      	lsls	r2, r3, #22
 80051ca:	d402      	bmi.n	80051d2 <_vfiprintf_r+0x2a>
 80051cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051ce:	f7ff fd40 	bl	8004c52 <__retarget_lock_acquire_recursive>
 80051d2:	89ab      	ldrh	r3, [r5, #12]
 80051d4:	071b      	lsls	r3, r3, #28
 80051d6:	d501      	bpl.n	80051dc <_vfiprintf_r+0x34>
 80051d8:	692b      	ldr	r3, [r5, #16]
 80051da:	b99b      	cbnz	r3, 8005204 <_vfiprintf_r+0x5c>
 80051dc:	4629      	mov	r1, r5
 80051de:	4630      	mov	r0, r6
 80051e0:	f7ff fc0c 	bl	80049fc <__swsetup_r>
 80051e4:	b170      	cbz	r0, 8005204 <_vfiprintf_r+0x5c>
 80051e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051e8:	07dc      	lsls	r4, r3, #31
 80051ea:	d504      	bpl.n	80051f6 <_vfiprintf_r+0x4e>
 80051ec:	f04f 30ff 	mov.w	r0, #4294967295
 80051f0:	b01d      	add	sp, #116	@ 0x74
 80051f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f6:	89ab      	ldrh	r3, [r5, #12]
 80051f8:	0598      	lsls	r0, r3, #22
 80051fa:	d4f7      	bmi.n	80051ec <_vfiprintf_r+0x44>
 80051fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051fe:	f7ff fd29 	bl	8004c54 <__retarget_lock_release_recursive>
 8005202:	e7f3      	b.n	80051ec <_vfiprintf_r+0x44>
 8005204:	2300      	movs	r3, #0
 8005206:	9309      	str	r3, [sp, #36]	@ 0x24
 8005208:	2320      	movs	r3, #32
 800520a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800520e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005212:	2330      	movs	r3, #48	@ 0x30
 8005214:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80053c4 <_vfiprintf_r+0x21c>
 8005218:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800521c:	f04f 0901 	mov.w	r9, #1
 8005220:	4623      	mov	r3, r4
 8005222:	469a      	mov	sl, r3
 8005224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005228:	b10a      	cbz	r2, 800522e <_vfiprintf_r+0x86>
 800522a:	2a25      	cmp	r2, #37	@ 0x25
 800522c:	d1f9      	bne.n	8005222 <_vfiprintf_r+0x7a>
 800522e:	ebba 0b04 	subs.w	fp, sl, r4
 8005232:	d00b      	beq.n	800524c <_vfiprintf_r+0xa4>
 8005234:	465b      	mov	r3, fp
 8005236:	4622      	mov	r2, r4
 8005238:	4629      	mov	r1, r5
 800523a:	4630      	mov	r0, r6
 800523c:	f7ff ffa1 	bl	8005182 <__sfputs_r>
 8005240:	3001      	adds	r0, #1
 8005242:	f000 80a7 	beq.w	8005394 <_vfiprintf_r+0x1ec>
 8005246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005248:	445a      	add	r2, fp
 800524a:	9209      	str	r2, [sp, #36]	@ 0x24
 800524c:	f89a 3000 	ldrb.w	r3, [sl]
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 809f 	beq.w	8005394 <_vfiprintf_r+0x1ec>
 8005256:	2300      	movs	r3, #0
 8005258:	f04f 32ff 	mov.w	r2, #4294967295
 800525c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005260:	f10a 0a01 	add.w	sl, sl, #1
 8005264:	9304      	str	r3, [sp, #16]
 8005266:	9307      	str	r3, [sp, #28]
 8005268:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800526c:	931a      	str	r3, [sp, #104]	@ 0x68
 800526e:	4654      	mov	r4, sl
 8005270:	2205      	movs	r2, #5
 8005272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005276:	4853      	ldr	r0, [pc, #332]	@ (80053c4 <_vfiprintf_r+0x21c>)
 8005278:	f7fa ffca 	bl	8000210 <memchr>
 800527c:	9a04      	ldr	r2, [sp, #16]
 800527e:	b9d8      	cbnz	r0, 80052b8 <_vfiprintf_r+0x110>
 8005280:	06d1      	lsls	r1, r2, #27
 8005282:	bf44      	itt	mi
 8005284:	2320      	movmi	r3, #32
 8005286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800528a:	0713      	lsls	r3, r2, #28
 800528c:	bf44      	itt	mi
 800528e:	232b      	movmi	r3, #43	@ 0x2b
 8005290:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005294:	f89a 3000 	ldrb.w	r3, [sl]
 8005298:	2b2a      	cmp	r3, #42	@ 0x2a
 800529a:	d015      	beq.n	80052c8 <_vfiprintf_r+0x120>
 800529c:	9a07      	ldr	r2, [sp, #28]
 800529e:	4654      	mov	r4, sl
 80052a0:	2000      	movs	r0, #0
 80052a2:	f04f 0c0a 	mov.w	ip, #10
 80052a6:	4621      	mov	r1, r4
 80052a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052ac:	3b30      	subs	r3, #48	@ 0x30
 80052ae:	2b09      	cmp	r3, #9
 80052b0:	d94b      	bls.n	800534a <_vfiprintf_r+0x1a2>
 80052b2:	b1b0      	cbz	r0, 80052e2 <_vfiprintf_r+0x13a>
 80052b4:	9207      	str	r2, [sp, #28]
 80052b6:	e014      	b.n	80052e2 <_vfiprintf_r+0x13a>
 80052b8:	eba0 0308 	sub.w	r3, r0, r8
 80052bc:	fa09 f303 	lsl.w	r3, r9, r3
 80052c0:	4313      	orrs	r3, r2
 80052c2:	9304      	str	r3, [sp, #16]
 80052c4:	46a2      	mov	sl, r4
 80052c6:	e7d2      	b.n	800526e <_vfiprintf_r+0xc6>
 80052c8:	9b03      	ldr	r3, [sp, #12]
 80052ca:	1d19      	adds	r1, r3, #4
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	9103      	str	r1, [sp, #12]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	bfbb      	ittet	lt
 80052d4:	425b      	neglt	r3, r3
 80052d6:	f042 0202 	orrlt.w	r2, r2, #2
 80052da:	9307      	strge	r3, [sp, #28]
 80052dc:	9307      	strlt	r3, [sp, #28]
 80052de:	bfb8      	it	lt
 80052e0:	9204      	strlt	r2, [sp, #16]
 80052e2:	7823      	ldrb	r3, [r4, #0]
 80052e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80052e6:	d10a      	bne.n	80052fe <_vfiprintf_r+0x156>
 80052e8:	7863      	ldrb	r3, [r4, #1]
 80052ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80052ec:	d132      	bne.n	8005354 <_vfiprintf_r+0x1ac>
 80052ee:	9b03      	ldr	r3, [sp, #12]
 80052f0:	1d1a      	adds	r2, r3, #4
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	9203      	str	r2, [sp, #12]
 80052f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80052fa:	3402      	adds	r4, #2
 80052fc:	9305      	str	r3, [sp, #20]
 80052fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80053d4 <_vfiprintf_r+0x22c>
 8005302:	7821      	ldrb	r1, [r4, #0]
 8005304:	2203      	movs	r2, #3
 8005306:	4650      	mov	r0, sl
 8005308:	f7fa ff82 	bl	8000210 <memchr>
 800530c:	b138      	cbz	r0, 800531e <_vfiprintf_r+0x176>
 800530e:	9b04      	ldr	r3, [sp, #16]
 8005310:	eba0 000a 	sub.w	r0, r0, sl
 8005314:	2240      	movs	r2, #64	@ 0x40
 8005316:	4082      	lsls	r2, r0
 8005318:	4313      	orrs	r3, r2
 800531a:	3401      	adds	r4, #1
 800531c:	9304      	str	r3, [sp, #16]
 800531e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005322:	4829      	ldr	r0, [pc, #164]	@ (80053c8 <_vfiprintf_r+0x220>)
 8005324:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005328:	2206      	movs	r2, #6
 800532a:	f7fa ff71 	bl	8000210 <memchr>
 800532e:	2800      	cmp	r0, #0
 8005330:	d03f      	beq.n	80053b2 <_vfiprintf_r+0x20a>
 8005332:	4b26      	ldr	r3, [pc, #152]	@ (80053cc <_vfiprintf_r+0x224>)
 8005334:	bb1b      	cbnz	r3, 800537e <_vfiprintf_r+0x1d6>
 8005336:	9b03      	ldr	r3, [sp, #12]
 8005338:	3307      	adds	r3, #7
 800533a:	f023 0307 	bic.w	r3, r3, #7
 800533e:	3308      	adds	r3, #8
 8005340:	9303      	str	r3, [sp, #12]
 8005342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005344:	443b      	add	r3, r7
 8005346:	9309      	str	r3, [sp, #36]	@ 0x24
 8005348:	e76a      	b.n	8005220 <_vfiprintf_r+0x78>
 800534a:	fb0c 3202 	mla	r2, ip, r2, r3
 800534e:	460c      	mov	r4, r1
 8005350:	2001      	movs	r0, #1
 8005352:	e7a8      	b.n	80052a6 <_vfiprintf_r+0xfe>
 8005354:	2300      	movs	r3, #0
 8005356:	3401      	adds	r4, #1
 8005358:	9305      	str	r3, [sp, #20]
 800535a:	4619      	mov	r1, r3
 800535c:	f04f 0c0a 	mov.w	ip, #10
 8005360:	4620      	mov	r0, r4
 8005362:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005366:	3a30      	subs	r2, #48	@ 0x30
 8005368:	2a09      	cmp	r2, #9
 800536a:	d903      	bls.n	8005374 <_vfiprintf_r+0x1cc>
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0c6      	beq.n	80052fe <_vfiprintf_r+0x156>
 8005370:	9105      	str	r1, [sp, #20]
 8005372:	e7c4      	b.n	80052fe <_vfiprintf_r+0x156>
 8005374:	fb0c 2101 	mla	r1, ip, r1, r2
 8005378:	4604      	mov	r4, r0
 800537a:	2301      	movs	r3, #1
 800537c:	e7f0      	b.n	8005360 <_vfiprintf_r+0x1b8>
 800537e:	ab03      	add	r3, sp, #12
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	462a      	mov	r2, r5
 8005384:	4b12      	ldr	r3, [pc, #72]	@ (80053d0 <_vfiprintf_r+0x228>)
 8005386:	a904      	add	r1, sp, #16
 8005388:	4630      	mov	r0, r6
 800538a:	f3af 8000 	nop.w
 800538e:	4607      	mov	r7, r0
 8005390:	1c78      	adds	r0, r7, #1
 8005392:	d1d6      	bne.n	8005342 <_vfiprintf_r+0x19a>
 8005394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005396:	07d9      	lsls	r1, r3, #31
 8005398:	d405      	bmi.n	80053a6 <_vfiprintf_r+0x1fe>
 800539a:	89ab      	ldrh	r3, [r5, #12]
 800539c:	059a      	lsls	r2, r3, #22
 800539e:	d402      	bmi.n	80053a6 <_vfiprintf_r+0x1fe>
 80053a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053a2:	f7ff fc57 	bl	8004c54 <__retarget_lock_release_recursive>
 80053a6:	89ab      	ldrh	r3, [r5, #12]
 80053a8:	065b      	lsls	r3, r3, #25
 80053aa:	f53f af1f 	bmi.w	80051ec <_vfiprintf_r+0x44>
 80053ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053b0:	e71e      	b.n	80051f0 <_vfiprintf_r+0x48>
 80053b2:	ab03      	add	r3, sp, #12
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	462a      	mov	r2, r5
 80053b8:	4b05      	ldr	r3, [pc, #20]	@ (80053d0 <_vfiprintf_r+0x228>)
 80053ba:	a904      	add	r1, sp, #16
 80053bc:	4630      	mov	r0, r6
 80053be:	f000 f879 	bl	80054b4 <_printf_i>
 80053c2:	e7e4      	b.n	800538e <_vfiprintf_r+0x1e6>
 80053c4:	08005d76 	.word	0x08005d76
 80053c8:	08005d80 	.word	0x08005d80
 80053cc:	00000000 	.word	0x00000000
 80053d0:	08005183 	.word	0x08005183
 80053d4:	08005d7c 	.word	0x08005d7c

080053d8 <_printf_common>:
 80053d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053dc:	4616      	mov	r6, r2
 80053de:	4698      	mov	r8, r3
 80053e0:	688a      	ldr	r2, [r1, #8]
 80053e2:	690b      	ldr	r3, [r1, #16]
 80053e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053e8:	4293      	cmp	r3, r2
 80053ea:	bfb8      	it	lt
 80053ec:	4613      	movlt	r3, r2
 80053ee:	6033      	str	r3, [r6, #0]
 80053f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053f4:	4607      	mov	r7, r0
 80053f6:	460c      	mov	r4, r1
 80053f8:	b10a      	cbz	r2, 80053fe <_printf_common+0x26>
 80053fa:	3301      	adds	r3, #1
 80053fc:	6033      	str	r3, [r6, #0]
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	0699      	lsls	r1, r3, #26
 8005402:	bf42      	ittt	mi
 8005404:	6833      	ldrmi	r3, [r6, #0]
 8005406:	3302      	addmi	r3, #2
 8005408:	6033      	strmi	r3, [r6, #0]
 800540a:	6825      	ldr	r5, [r4, #0]
 800540c:	f015 0506 	ands.w	r5, r5, #6
 8005410:	d106      	bne.n	8005420 <_printf_common+0x48>
 8005412:	f104 0a19 	add.w	sl, r4, #25
 8005416:	68e3      	ldr	r3, [r4, #12]
 8005418:	6832      	ldr	r2, [r6, #0]
 800541a:	1a9b      	subs	r3, r3, r2
 800541c:	42ab      	cmp	r3, r5
 800541e:	dc26      	bgt.n	800546e <_printf_common+0x96>
 8005420:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005424:	6822      	ldr	r2, [r4, #0]
 8005426:	3b00      	subs	r3, #0
 8005428:	bf18      	it	ne
 800542a:	2301      	movne	r3, #1
 800542c:	0692      	lsls	r2, r2, #26
 800542e:	d42b      	bmi.n	8005488 <_printf_common+0xb0>
 8005430:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005434:	4641      	mov	r1, r8
 8005436:	4638      	mov	r0, r7
 8005438:	47c8      	blx	r9
 800543a:	3001      	adds	r0, #1
 800543c:	d01e      	beq.n	800547c <_printf_common+0xa4>
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	6922      	ldr	r2, [r4, #16]
 8005442:	f003 0306 	and.w	r3, r3, #6
 8005446:	2b04      	cmp	r3, #4
 8005448:	bf02      	ittt	eq
 800544a:	68e5      	ldreq	r5, [r4, #12]
 800544c:	6833      	ldreq	r3, [r6, #0]
 800544e:	1aed      	subeq	r5, r5, r3
 8005450:	68a3      	ldr	r3, [r4, #8]
 8005452:	bf0c      	ite	eq
 8005454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005458:	2500      	movne	r5, #0
 800545a:	4293      	cmp	r3, r2
 800545c:	bfc4      	itt	gt
 800545e:	1a9b      	subgt	r3, r3, r2
 8005460:	18ed      	addgt	r5, r5, r3
 8005462:	2600      	movs	r6, #0
 8005464:	341a      	adds	r4, #26
 8005466:	42b5      	cmp	r5, r6
 8005468:	d11a      	bne.n	80054a0 <_printf_common+0xc8>
 800546a:	2000      	movs	r0, #0
 800546c:	e008      	b.n	8005480 <_printf_common+0xa8>
 800546e:	2301      	movs	r3, #1
 8005470:	4652      	mov	r2, sl
 8005472:	4641      	mov	r1, r8
 8005474:	4638      	mov	r0, r7
 8005476:	47c8      	blx	r9
 8005478:	3001      	adds	r0, #1
 800547a:	d103      	bne.n	8005484 <_printf_common+0xac>
 800547c:	f04f 30ff 	mov.w	r0, #4294967295
 8005480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005484:	3501      	adds	r5, #1
 8005486:	e7c6      	b.n	8005416 <_printf_common+0x3e>
 8005488:	18e1      	adds	r1, r4, r3
 800548a:	1c5a      	adds	r2, r3, #1
 800548c:	2030      	movs	r0, #48	@ 0x30
 800548e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005492:	4422      	add	r2, r4
 8005494:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005498:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800549c:	3302      	adds	r3, #2
 800549e:	e7c7      	b.n	8005430 <_printf_common+0x58>
 80054a0:	2301      	movs	r3, #1
 80054a2:	4622      	mov	r2, r4
 80054a4:	4641      	mov	r1, r8
 80054a6:	4638      	mov	r0, r7
 80054a8:	47c8      	blx	r9
 80054aa:	3001      	adds	r0, #1
 80054ac:	d0e6      	beq.n	800547c <_printf_common+0xa4>
 80054ae:	3601      	adds	r6, #1
 80054b0:	e7d9      	b.n	8005466 <_printf_common+0x8e>
	...

080054b4 <_printf_i>:
 80054b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054b8:	7e0f      	ldrb	r7, [r1, #24]
 80054ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054bc:	2f78      	cmp	r7, #120	@ 0x78
 80054be:	4691      	mov	r9, r2
 80054c0:	4680      	mov	r8, r0
 80054c2:	460c      	mov	r4, r1
 80054c4:	469a      	mov	sl, r3
 80054c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054ca:	d807      	bhi.n	80054dc <_printf_i+0x28>
 80054cc:	2f62      	cmp	r7, #98	@ 0x62
 80054ce:	d80a      	bhi.n	80054e6 <_printf_i+0x32>
 80054d0:	2f00      	cmp	r7, #0
 80054d2:	f000 80d2 	beq.w	800567a <_printf_i+0x1c6>
 80054d6:	2f58      	cmp	r7, #88	@ 0x58
 80054d8:	f000 80b9 	beq.w	800564e <_printf_i+0x19a>
 80054dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054e4:	e03a      	b.n	800555c <_printf_i+0xa8>
 80054e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054ea:	2b15      	cmp	r3, #21
 80054ec:	d8f6      	bhi.n	80054dc <_printf_i+0x28>
 80054ee:	a101      	add	r1, pc, #4	@ (adr r1, 80054f4 <_printf_i+0x40>)
 80054f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054f4:	0800554d 	.word	0x0800554d
 80054f8:	08005561 	.word	0x08005561
 80054fc:	080054dd 	.word	0x080054dd
 8005500:	080054dd 	.word	0x080054dd
 8005504:	080054dd 	.word	0x080054dd
 8005508:	080054dd 	.word	0x080054dd
 800550c:	08005561 	.word	0x08005561
 8005510:	080054dd 	.word	0x080054dd
 8005514:	080054dd 	.word	0x080054dd
 8005518:	080054dd 	.word	0x080054dd
 800551c:	080054dd 	.word	0x080054dd
 8005520:	08005661 	.word	0x08005661
 8005524:	0800558b 	.word	0x0800558b
 8005528:	0800561b 	.word	0x0800561b
 800552c:	080054dd 	.word	0x080054dd
 8005530:	080054dd 	.word	0x080054dd
 8005534:	08005683 	.word	0x08005683
 8005538:	080054dd 	.word	0x080054dd
 800553c:	0800558b 	.word	0x0800558b
 8005540:	080054dd 	.word	0x080054dd
 8005544:	080054dd 	.word	0x080054dd
 8005548:	08005623 	.word	0x08005623
 800554c:	6833      	ldr	r3, [r6, #0]
 800554e:	1d1a      	adds	r2, r3, #4
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6032      	str	r2, [r6, #0]
 8005554:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005558:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800555c:	2301      	movs	r3, #1
 800555e:	e09d      	b.n	800569c <_printf_i+0x1e8>
 8005560:	6833      	ldr	r3, [r6, #0]
 8005562:	6820      	ldr	r0, [r4, #0]
 8005564:	1d19      	adds	r1, r3, #4
 8005566:	6031      	str	r1, [r6, #0]
 8005568:	0606      	lsls	r6, r0, #24
 800556a:	d501      	bpl.n	8005570 <_printf_i+0xbc>
 800556c:	681d      	ldr	r5, [r3, #0]
 800556e:	e003      	b.n	8005578 <_printf_i+0xc4>
 8005570:	0645      	lsls	r5, r0, #25
 8005572:	d5fb      	bpl.n	800556c <_printf_i+0xb8>
 8005574:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005578:	2d00      	cmp	r5, #0
 800557a:	da03      	bge.n	8005584 <_printf_i+0xd0>
 800557c:	232d      	movs	r3, #45	@ 0x2d
 800557e:	426d      	negs	r5, r5
 8005580:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005584:	4859      	ldr	r0, [pc, #356]	@ (80056ec <_printf_i+0x238>)
 8005586:	230a      	movs	r3, #10
 8005588:	e011      	b.n	80055ae <_printf_i+0xfa>
 800558a:	6821      	ldr	r1, [r4, #0]
 800558c:	6833      	ldr	r3, [r6, #0]
 800558e:	0608      	lsls	r0, r1, #24
 8005590:	f853 5b04 	ldr.w	r5, [r3], #4
 8005594:	d402      	bmi.n	800559c <_printf_i+0xe8>
 8005596:	0649      	lsls	r1, r1, #25
 8005598:	bf48      	it	mi
 800559a:	b2ad      	uxthmi	r5, r5
 800559c:	2f6f      	cmp	r7, #111	@ 0x6f
 800559e:	4853      	ldr	r0, [pc, #332]	@ (80056ec <_printf_i+0x238>)
 80055a0:	6033      	str	r3, [r6, #0]
 80055a2:	bf14      	ite	ne
 80055a4:	230a      	movne	r3, #10
 80055a6:	2308      	moveq	r3, #8
 80055a8:	2100      	movs	r1, #0
 80055aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055ae:	6866      	ldr	r6, [r4, #4]
 80055b0:	60a6      	str	r6, [r4, #8]
 80055b2:	2e00      	cmp	r6, #0
 80055b4:	bfa2      	ittt	ge
 80055b6:	6821      	ldrge	r1, [r4, #0]
 80055b8:	f021 0104 	bicge.w	r1, r1, #4
 80055bc:	6021      	strge	r1, [r4, #0]
 80055be:	b90d      	cbnz	r5, 80055c4 <_printf_i+0x110>
 80055c0:	2e00      	cmp	r6, #0
 80055c2:	d04b      	beq.n	800565c <_printf_i+0x1a8>
 80055c4:	4616      	mov	r6, r2
 80055c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80055ca:	fb03 5711 	mls	r7, r3, r1, r5
 80055ce:	5dc7      	ldrb	r7, [r0, r7]
 80055d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055d4:	462f      	mov	r7, r5
 80055d6:	42bb      	cmp	r3, r7
 80055d8:	460d      	mov	r5, r1
 80055da:	d9f4      	bls.n	80055c6 <_printf_i+0x112>
 80055dc:	2b08      	cmp	r3, #8
 80055de:	d10b      	bne.n	80055f8 <_printf_i+0x144>
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	07df      	lsls	r7, r3, #31
 80055e4:	d508      	bpl.n	80055f8 <_printf_i+0x144>
 80055e6:	6923      	ldr	r3, [r4, #16]
 80055e8:	6861      	ldr	r1, [r4, #4]
 80055ea:	4299      	cmp	r1, r3
 80055ec:	bfde      	ittt	le
 80055ee:	2330      	movle	r3, #48	@ 0x30
 80055f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055f8:	1b92      	subs	r2, r2, r6
 80055fa:	6122      	str	r2, [r4, #16]
 80055fc:	f8cd a000 	str.w	sl, [sp]
 8005600:	464b      	mov	r3, r9
 8005602:	aa03      	add	r2, sp, #12
 8005604:	4621      	mov	r1, r4
 8005606:	4640      	mov	r0, r8
 8005608:	f7ff fee6 	bl	80053d8 <_printf_common>
 800560c:	3001      	adds	r0, #1
 800560e:	d14a      	bne.n	80056a6 <_printf_i+0x1f2>
 8005610:	f04f 30ff 	mov.w	r0, #4294967295
 8005614:	b004      	add	sp, #16
 8005616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	f043 0320 	orr.w	r3, r3, #32
 8005620:	6023      	str	r3, [r4, #0]
 8005622:	4833      	ldr	r0, [pc, #204]	@ (80056f0 <_printf_i+0x23c>)
 8005624:	2778      	movs	r7, #120	@ 0x78
 8005626:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	6831      	ldr	r1, [r6, #0]
 800562e:	061f      	lsls	r7, r3, #24
 8005630:	f851 5b04 	ldr.w	r5, [r1], #4
 8005634:	d402      	bmi.n	800563c <_printf_i+0x188>
 8005636:	065f      	lsls	r7, r3, #25
 8005638:	bf48      	it	mi
 800563a:	b2ad      	uxthmi	r5, r5
 800563c:	6031      	str	r1, [r6, #0]
 800563e:	07d9      	lsls	r1, r3, #31
 8005640:	bf44      	itt	mi
 8005642:	f043 0320 	orrmi.w	r3, r3, #32
 8005646:	6023      	strmi	r3, [r4, #0]
 8005648:	b11d      	cbz	r5, 8005652 <_printf_i+0x19e>
 800564a:	2310      	movs	r3, #16
 800564c:	e7ac      	b.n	80055a8 <_printf_i+0xf4>
 800564e:	4827      	ldr	r0, [pc, #156]	@ (80056ec <_printf_i+0x238>)
 8005650:	e7e9      	b.n	8005626 <_printf_i+0x172>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	f023 0320 	bic.w	r3, r3, #32
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	e7f6      	b.n	800564a <_printf_i+0x196>
 800565c:	4616      	mov	r6, r2
 800565e:	e7bd      	b.n	80055dc <_printf_i+0x128>
 8005660:	6833      	ldr	r3, [r6, #0]
 8005662:	6825      	ldr	r5, [r4, #0]
 8005664:	6961      	ldr	r1, [r4, #20]
 8005666:	1d18      	adds	r0, r3, #4
 8005668:	6030      	str	r0, [r6, #0]
 800566a:	062e      	lsls	r6, r5, #24
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	d501      	bpl.n	8005674 <_printf_i+0x1c0>
 8005670:	6019      	str	r1, [r3, #0]
 8005672:	e002      	b.n	800567a <_printf_i+0x1c6>
 8005674:	0668      	lsls	r0, r5, #25
 8005676:	d5fb      	bpl.n	8005670 <_printf_i+0x1bc>
 8005678:	8019      	strh	r1, [r3, #0]
 800567a:	2300      	movs	r3, #0
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	4616      	mov	r6, r2
 8005680:	e7bc      	b.n	80055fc <_printf_i+0x148>
 8005682:	6833      	ldr	r3, [r6, #0]
 8005684:	1d1a      	adds	r2, r3, #4
 8005686:	6032      	str	r2, [r6, #0]
 8005688:	681e      	ldr	r6, [r3, #0]
 800568a:	6862      	ldr	r2, [r4, #4]
 800568c:	2100      	movs	r1, #0
 800568e:	4630      	mov	r0, r6
 8005690:	f7fa fdbe 	bl	8000210 <memchr>
 8005694:	b108      	cbz	r0, 800569a <_printf_i+0x1e6>
 8005696:	1b80      	subs	r0, r0, r6
 8005698:	6060      	str	r0, [r4, #4]
 800569a:	6863      	ldr	r3, [r4, #4]
 800569c:	6123      	str	r3, [r4, #16]
 800569e:	2300      	movs	r3, #0
 80056a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056a4:	e7aa      	b.n	80055fc <_printf_i+0x148>
 80056a6:	6923      	ldr	r3, [r4, #16]
 80056a8:	4632      	mov	r2, r6
 80056aa:	4649      	mov	r1, r9
 80056ac:	4640      	mov	r0, r8
 80056ae:	47d0      	blx	sl
 80056b0:	3001      	adds	r0, #1
 80056b2:	d0ad      	beq.n	8005610 <_printf_i+0x15c>
 80056b4:	6823      	ldr	r3, [r4, #0]
 80056b6:	079b      	lsls	r3, r3, #30
 80056b8:	d413      	bmi.n	80056e2 <_printf_i+0x22e>
 80056ba:	68e0      	ldr	r0, [r4, #12]
 80056bc:	9b03      	ldr	r3, [sp, #12]
 80056be:	4298      	cmp	r0, r3
 80056c0:	bfb8      	it	lt
 80056c2:	4618      	movlt	r0, r3
 80056c4:	e7a6      	b.n	8005614 <_printf_i+0x160>
 80056c6:	2301      	movs	r3, #1
 80056c8:	4632      	mov	r2, r6
 80056ca:	4649      	mov	r1, r9
 80056cc:	4640      	mov	r0, r8
 80056ce:	47d0      	blx	sl
 80056d0:	3001      	adds	r0, #1
 80056d2:	d09d      	beq.n	8005610 <_printf_i+0x15c>
 80056d4:	3501      	adds	r5, #1
 80056d6:	68e3      	ldr	r3, [r4, #12]
 80056d8:	9903      	ldr	r1, [sp, #12]
 80056da:	1a5b      	subs	r3, r3, r1
 80056dc:	42ab      	cmp	r3, r5
 80056de:	dcf2      	bgt.n	80056c6 <_printf_i+0x212>
 80056e0:	e7eb      	b.n	80056ba <_printf_i+0x206>
 80056e2:	2500      	movs	r5, #0
 80056e4:	f104 0619 	add.w	r6, r4, #25
 80056e8:	e7f5      	b.n	80056d6 <_printf_i+0x222>
 80056ea:	bf00      	nop
 80056ec:	08005d87 	.word	0x08005d87
 80056f0:	08005d98 	.word	0x08005d98

080056f4 <__sflush_r>:
 80056f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fc:	0716      	lsls	r6, r2, #28
 80056fe:	4605      	mov	r5, r0
 8005700:	460c      	mov	r4, r1
 8005702:	d454      	bmi.n	80057ae <__sflush_r+0xba>
 8005704:	684b      	ldr	r3, [r1, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	dc02      	bgt.n	8005710 <__sflush_r+0x1c>
 800570a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800570c:	2b00      	cmp	r3, #0
 800570e:	dd48      	ble.n	80057a2 <__sflush_r+0xae>
 8005710:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005712:	2e00      	cmp	r6, #0
 8005714:	d045      	beq.n	80057a2 <__sflush_r+0xae>
 8005716:	2300      	movs	r3, #0
 8005718:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800571c:	682f      	ldr	r7, [r5, #0]
 800571e:	6a21      	ldr	r1, [r4, #32]
 8005720:	602b      	str	r3, [r5, #0]
 8005722:	d030      	beq.n	8005786 <__sflush_r+0x92>
 8005724:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	0759      	lsls	r1, r3, #29
 800572a:	d505      	bpl.n	8005738 <__sflush_r+0x44>
 800572c:	6863      	ldr	r3, [r4, #4]
 800572e:	1ad2      	subs	r2, r2, r3
 8005730:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005732:	b10b      	cbz	r3, 8005738 <__sflush_r+0x44>
 8005734:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005736:	1ad2      	subs	r2, r2, r3
 8005738:	2300      	movs	r3, #0
 800573a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800573c:	6a21      	ldr	r1, [r4, #32]
 800573e:	4628      	mov	r0, r5
 8005740:	47b0      	blx	r6
 8005742:	1c43      	adds	r3, r0, #1
 8005744:	89a3      	ldrh	r3, [r4, #12]
 8005746:	d106      	bne.n	8005756 <__sflush_r+0x62>
 8005748:	6829      	ldr	r1, [r5, #0]
 800574a:	291d      	cmp	r1, #29
 800574c:	d82b      	bhi.n	80057a6 <__sflush_r+0xb2>
 800574e:	4a2a      	ldr	r2, [pc, #168]	@ (80057f8 <__sflush_r+0x104>)
 8005750:	410a      	asrs	r2, r1
 8005752:	07d6      	lsls	r6, r2, #31
 8005754:	d427      	bmi.n	80057a6 <__sflush_r+0xb2>
 8005756:	2200      	movs	r2, #0
 8005758:	6062      	str	r2, [r4, #4]
 800575a:	04d9      	lsls	r1, r3, #19
 800575c:	6922      	ldr	r2, [r4, #16]
 800575e:	6022      	str	r2, [r4, #0]
 8005760:	d504      	bpl.n	800576c <__sflush_r+0x78>
 8005762:	1c42      	adds	r2, r0, #1
 8005764:	d101      	bne.n	800576a <__sflush_r+0x76>
 8005766:	682b      	ldr	r3, [r5, #0]
 8005768:	b903      	cbnz	r3, 800576c <__sflush_r+0x78>
 800576a:	6560      	str	r0, [r4, #84]	@ 0x54
 800576c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800576e:	602f      	str	r7, [r5, #0]
 8005770:	b1b9      	cbz	r1, 80057a2 <__sflush_r+0xae>
 8005772:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005776:	4299      	cmp	r1, r3
 8005778:	d002      	beq.n	8005780 <__sflush_r+0x8c>
 800577a:	4628      	mov	r0, r5
 800577c:	f7ff fa92 	bl	8004ca4 <_free_r>
 8005780:	2300      	movs	r3, #0
 8005782:	6363      	str	r3, [r4, #52]	@ 0x34
 8005784:	e00d      	b.n	80057a2 <__sflush_r+0xae>
 8005786:	2301      	movs	r3, #1
 8005788:	4628      	mov	r0, r5
 800578a:	47b0      	blx	r6
 800578c:	4602      	mov	r2, r0
 800578e:	1c50      	adds	r0, r2, #1
 8005790:	d1c9      	bne.n	8005726 <__sflush_r+0x32>
 8005792:	682b      	ldr	r3, [r5, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d0c6      	beq.n	8005726 <__sflush_r+0x32>
 8005798:	2b1d      	cmp	r3, #29
 800579a:	d001      	beq.n	80057a0 <__sflush_r+0xac>
 800579c:	2b16      	cmp	r3, #22
 800579e:	d11e      	bne.n	80057de <__sflush_r+0xea>
 80057a0:	602f      	str	r7, [r5, #0]
 80057a2:	2000      	movs	r0, #0
 80057a4:	e022      	b.n	80057ec <__sflush_r+0xf8>
 80057a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057aa:	b21b      	sxth	r3, r3
 80057ac:	e01b      	b.n	80057e6 <__sflush_r+0xf2>
 80057ae:	690f      	ldr	r7, [r1, #16]
 80057b0:	2f00      	cmp	r7, #0
 80057b2:	d0f6      	beq.n	80057a2 <__sflush_r+0xae>
 80057b4:	0793      	lsls	r3, r2, #30
 80057b6:	680e      	ldr	r6, [r1, #0]
 80057b8:	bf08      	it	eq
 80057ba:	694b      	ldreq	r3, [r1, #20]
 80057bc:	600f      	str	r7, [r1, #0]
 80057be:	bf18      	it	ne
 80057c0:	2300      	movne	r3, #0
 80057c2:	eba6 0807 	sub.w	r8, r6, r7
 80057c6:	608b      	str	r3, [r1, #8]
 80057c8:	f1b8 0f00 	cmp.w	r8, #0
 80057cc:	dde9      	ble.n	80057a2 <__sflush_r+0xae>
 80057ce:	6a21      	ldr	r1, [r4, #32]
 80057d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80057d2:	4643      	mov	r3, r8
 80057d4:	463a      	mov	r2, r7
 80057d6:	4628      	mov	r0, r5
 80057d8:	47b0      	blx	r6
 80057da:	2800      	cmp	r0, #0
 80057dc:	dc08      	bgt.n	80057f0 <__sflush_r+0xfc>
 80057de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057e6:	81a3      	strh	r3, [r4, #12]
 80057e8:	f04f 30ff 	mov.w	r0, #4294967295
 80057ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057f0:	4407      	add	r7, r0
 80057f2:	eba8 0800 	sub.w	r8, r8, r0
 80057f6:	e7e7      	b.n	80057c8 <__sflush_r+0xd4>
 80057f8:	dfbffffe 	.word	0xdfbffffe

080057fc <_fflush_r>:
 80057fc:	b538      	push	{r3, r4, r5, lr}
 80057fe:	690b      	ldr	r3, [r1, #16]
 8005800:	4605      	mov	r5, r0
 8005802:	460c      	mov	r4, r1
 8005804:	b913      	cbnz	r3, 800580c <_fflush_r+0x10>
 8005806:	2500      	movs	r5, #0
 8005808:	4628      	mov	r0, r5
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	b118      	cbz	r0, 8005816 <_fflush_r+0x1a>
 800580e:	6a03      	ldr	r3, [r0, #32]
 8005810:	b90b      	cbnz	r3, 8005816 <_fflush_r+0x1a>
 8005812:	f7fe ffab 	bl	800476c <__sinit>
 8005816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0f3      	beq.n	8005806 <_fflush_r+0xa>
 800581e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005820:	07d0      	lsls	r0, r2, #31
 8005822:	d404      	bmi.n	800582e <_fflush_r+0x32>
 8005824:	0599      	lsls	r1, r3, #22
 8005826:	d402      	bmi.n	800582e <_fflush_r+0x32>
 8005828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800582a:	f7ff fa12 	bl	8004c52 <__retarget_lock_acquire_recursive>
 800582e:	4628      	mov	r0, r5
 8005830:	4621      	mov	r1, r4
 8005832:	f7ff ff5f 	bl	80056f4 <__sflush_r>
 8005836:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005838:	07da      	lsls	r2, r3, #31
 800583a:	4605      	mov	r5, r0
 800583c:	d4e4      	bmi.n	8005808 <_fflush_r+0xc>
 800583e:	89a3      	ldrh	r3, [r4, #12]
 8005840:	059b      	lsls	r3, r3, #22
 8005842:	d4e1      	bmi.n	8005808 <_fflush_r+0xc>
 8005844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005846:	f7ff fa05 	bl	8004c54 <__retarget_lock_release_recursive>
 800584a:	e7dd      	b.n	8005808 <_fflush_r+0xc>

0800584c <fiprintf>:
 800584c:	b40e      	push	{r1, r2, r3}
 800584e:	b503      	push	{r0, r1, lr}
 8005850:	4601      	mov	r1, r0
 8005852:	ab03      	add	r3, sp, #12
 8005854:	4805      	ldr	r0, [pc, #20]	@ (800586c <fiprintf+0x20>)
 8005856:	f853 2b04 	ldr.w	r2, [r3], #4
 800585a:	6800      	ldr	r0, [r0, #0]
 800585c:	9301      	str	r3, [sp, #4]
 800585e:	f7ff fca3 	bl	80051a8 <_vfiprintf_r>
 8005862:	b002      	add	sp, #8
 8005864:	f85d eb04 	ldr.w	lr, [sp], #4
 8005868:	b003      	add	sp, #12
 800586a:	4770      	bx	lr
 800586c:	20000018 	.word	0x20000018

08005870 <__swhatbuf_r>:
 8005870:	b570      	push	{r4, r5, r6, lr}
 8005872:	460c      	mov	r4, r1
 8005874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005878:	2900      	cmp	r1, #0
 800587a:	b096      	sub	sp, #88	@ 0x58
 800587c:	4615      	mov	r5, r2
 800587e:	461e      	mov	r6, r3
 8005880:	da0d      	bge.n	800589e <__swhatbuf_r+0x2e>
 8005882:	89a3      	ldrh	r3, [r4, #12]
 8005884:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005888:	f04f 0100 	mov.w	r1, #0
 800588c:	bf14      	ite	ne
 800588e:	2340      	movne	r3, #64	@ 0x40
 8005890:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005894:	2000      	movs	r0, #0
 8005896:	6031      	str	r1, [r6, #0]
 8005898:	602b      	str	r3, [r5, #0]
 800589a:	b016      	add	sp, #88	@ 0x58
 800589c:	bd70      	pop	{r4, r5, r6, pc}
 800589e:	466a      	mov	r2, sp
 80058a0:	f000 f862 	bl	8005968 <_fstat_r>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	dbec      	blt.n	8005882 <__swhatbuf_r+0x12>
 80058a8:	9901      	ldr	r1, [sp, #4]
 80058aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80058ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80058b2:	4259      	negs	r1, r3
 80058b4:	4159      	adcs	r1, r3
 80058b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80058ba:	e7eb      	b.n	8005894 <__swhatbuf_r+0x24>

080058bc <__smakebuf_r>:
 80058bc:	898b      	ldrh	r3, [r1, #12]
 80058be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058c0:	079d      	lsls	r5, r3, #30
 80058c2:	4606      	mov	r6, r0
 80058c4:	460c      	mov	r4, r1
 80058c6:	d507      	bpl.n	80058d8 <__smakebuf_r+0x1c>
 80058c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80058cc:	6023      	str	r3, [r4, #0]
 80058ce:	6123      	str	r3, [r4, #16]
 80058d0:	2301      	movs	r3, #1
 80058d2:	6163      	str	r3, [r4, #20]
 80058d4:	b003      	add	sp, #12
 80058d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058d8:	ab01      	add	r3, sp, #4
 80058da:	466a      	mov	r2, sp
 80058dc:	f7ff ffc8 	bl	8005870 <__swhatbuf_r>
 80058e0:	9f00      	ldr	r7, [sp, #0]
 80058e2:	4605      	mov	r5, r0
 80058e4:	4639      	mov	r1, r7
 80058e6:	4630      	mov	r0, r6
 80058e8:	f7ff fa50 	bl	8004d8c <_malloc_r>
 80058ec:	b948      	cbnz	r0, 8005902 <__smakebuf_r+0x46>
 80058ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f2:	059a      	lsls	r2, r3, #22
 80058f4:	d4ee      	bmi.n	80058d4 <__smakebuf_r+0x18>
 80058f6:	f023 0303 	bic.w	r3, r3, #3
 80058fa:	f043 0302 	orr.w	r3, r3, #2
 80058fe:	81a3      	strh	r3, [r4, #12]
 8005900:	e7e2      	b.n	80058c8 <__smakebuf_r+0xc>
 8005902:	89a3      	ldrh	r3, [r4, #12]
 8005904:	6020      	str	r0, [r4, #0]
 8005906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800590a:	81a3      	strh	r3, [r4, #12]
 800590c:	9b01      	ldr	r3, [sp, #4]
 800590e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005912:	b15b      	cbz	r3, 800592c <__smakebuf_r+0x70>
 8005914:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005918:	4630      	mov	r0, r6
 800591a:	f000 f837 	bl	800598c <_isatty_r>
 800591e:	b128      	cbz	r0, 800592c <__smakebuf_r+0x70>
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	f023 0303 	bic.w	r3, r3, #3
 8005926:	f043 0301 	orr.w	r3, r3, #1
 800592a:	81a3      	strh	r3, [r4, #12]
 800592c:	89a3      	ldrh	r3, [r4, #12]
 800592e:	431d      	orrs	r5, r3
 8005930:	81a5      	strh	r5, [r4, #12]
 8005932:	e7cf      	b.n	80058d4 <__smakebuf_r+0x18>

08005934 <memmove>:
 8005934:	4288      	cmp	r0, r1
 8005936:	b510      	push	{r4, lr}
 8005938:	eb01 0402 	add.w	r4, r1, r2
 800593c:	d902      	bls.n	8005944 <memmove+0x10>
 800593e:	4284      	cmp	r4, r0
 8005940:	4623      	mov	r3, r4
 8005942:	d807      	bhi.n	8005954 <memmove+0x20>
 8005944:	1e43      	subs	r3, r0, #1
 8005946:	42a1      	cmp	r1, r4
 8005948:	d008      	beq.n	800595c <memmove+0x28>
 800594a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800594e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005952:	e7f8      	b.n	8005946 <memmove+0x12>
 8005954:	4402      	add	r2, r0
 8005956:	4601      	mov	r1, r0
 8005958:	428a      	cmp	r2, r1
 800595a:	d100      	bne.n	800595e <memmove+0x2a>
 800595c:	bd10      	pop	{r4, pc}
 800595e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005962:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005966:	e7f7      	b.n	8005958 <memmove+0x24>

08005968 <_fstat_r>:
 8005968:	b538      	push	{r3, r4, r5, lr}
 800596a:	4d07      	ldr	r5, [pc, #28]	@ (8005988 <_fstat_r+0x20>)
 800596c:	2300      	movs	r3, #0
 800596e:	4604      	mov	r4, r0
 8005970:	4608      	mov	r0, r1
 8005972:	4611      	mov	r1, r2
 8005974:	602b      	str	r3, [r5, #0]
 8005976:	f7fb fd3d 	bl	80013f4 <_fstat>
 800597a:	1c43      	adds	r3, r0, #1
 800597c:	d102      	bne.n	8005984 <_fstat_r+0x1c>
 800597e:	682b      	ldr	r3, [r5, #0]
 8005980:	b103      	cbz	r3, 8005984 <_fstat_r+0x1c>
 8005982:	6023      	str	r3, [r4, #0]
 8005984:	bd38      	pop	{r3, r4, r5, pc}
 8005986:	bf00      	nop
 8005988:	20000370 	.word	0x20000370

0800598c <_isatty_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	4d06      	ldr	r5, [pc, #24]	@ (80059a8 <_isatty_r+0x1c>)
 8005990:	2300      	movs	r3, #0
 8005992:	4604      	mov	r4, r0
 8005994:	4608      	mov	r0, r1
 8005996:	602b      	str	r3, [r5, #0]
 8005998:	f7fb fd3c 	bl	8001414 <_isatty>
 800599c:	1c43      	adds	r3, r0, #1
 800599e:	d102      	bne.n	80059a6 <_isatty_r+0x1a>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	b103      	cbz	r3, 80059a6 <_isatty_r+0x1a>
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	bd38      	pop	{r3, r4, r5, pc}
 80059a8:	20000370 	.word	0x20000370

080059ac <_sbrk_r>:
 80059ac:	b538      	push	{r3, r4, r5, lr}
 80059ae:	4d06      	ldr	r5, [pc, #24]	@ (80059c8 <_sbrk_r+0x1c>)
 80059b0:	2300      	movs	r3, #0
 80059b2:	4604      	mov	r4, r0
 80059b4:	4608      	mov	r0, r1
 80059b6:	602b      	str	r3, [r5, #0]
 80059b8:	f7fb fd44 	bl	8001444 <_sbrk>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d102      	bne.n	80059c6 <_sbrk_r+0x1a>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	b103      	cbz	r3, 80059c6 <_sbrk_r+0x1a>
 80059c4:	6023      	str	r3, [r4, #0]
 80059c6:	bd38      	pop	{r3, r4, r5, pc}
 80059c8:	20000370 	.word	0x20000370

080059cc <memcpy>:
 80059cc:	440a      	add	r2, r1
 80059ce:	4291      	cmp	r1, r2
 80059d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80059d4:	d100      	bne.n	80059d8 <memcpy+0xc>
 80059d6:	4770      	bx	lr
 80059d8:	b510      	push	{r4, lr}
 80059da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059e2:	4291      	cmp	r1, r2
 80059e4:	d1f9      	bne.n	80059da <memcpy+0xe>
 80059e6:	bd10      	pop	{r4, pc}

080059e8 <abort>:
 80059e8:	b508      	push	{r3, lr}
 80059ea:	2006      	movs	r0, #6
 80059ec:	f000 f85a 	bl	8005aa4 <raise>
 80059f0:	2001      	movs	r0, #1
 80059f2:	f7fb fcaf 	bl	8001354 <_exit>

080059f6 <_realloc_r>:
 80059f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059fa:	4680      	mov	r8, r0
 80059fc:	4615      	mov	r5, r2
 80059fe:	460c      	mov	r4, r1
 8005a00:	b921      	cbnz	r1, 8005a0c <_realloc_r+0x16>
 8005a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a06:	4611      	mov	r1, r2
 8005a08:	f7ff b9c0 	b.w	8004d8c <_malloc_r>
 8005a0c:	b92a      	cbnz	r2, 8005a1a <_realloc_r+0x24>
 8005a0e:	f7ff f949 	bl	8004ca4 <_free_r>
 8005a12:	2400      	movs	r4, #0
 8005a14:	4620      	mov	r0, r4
 8005a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a1a:	f000 f85f 	bl	8005adc <_malloc_usable_size_r>
 8005a1e:	4285      	cmp	r5, r0
 8005a20:	4606      	mov	r6, r0
 8005a22:	d802      	bhi.n	8005a2a <_realloc_r+0x34>
 8005a24:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005a28:	d8f4      	bhi.n	8005a14 <_realloc_r+0x1e>
 8005a2a:	4629      	mov	r1, r5
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	f7ff f9ad 	bl	8004d8c <_malloc_r>
 8005a32:	4607      	mov	r7, r0
 8005a34:	2800      	cmp	r0, #0
 8005a36:	d0ec      	beq.n	8005a12 <_realloc_r+0x1c>
 8005a38:	42b5      	cmp	r5, r6
 8005a3a:	462a      	mov	r2, r5
 8005a3c:	4621      	mov	r1, r4
 8005a3e:	bf28      	it	cs
 8005a40:	4632      	movcs	r2, r6
 8005a42:	f7ff ffc3 	bl	80059cc <memcpy>
 8005a46:	4621      	mov	r1, r4
 8005a48:	4640      	mov	r0, r8
 8005a4a:	f7ff f92b 	bl	8004ca4 <_free_r>
 8005a4e:	463c      	mov	r4, r7
 8005a50:	e7e0      	b.n	8005a14 <_realloc_r+0x1e>

08005a52 <_raise_r>:
 8005a52:	291f      	cmp	r1, #31
 8005a54:	b538      	push	{r3, r4, r5, lr}
 8005a56:	4605      	mov	r5, r0
 8005a58:	460c      	mov	r4, r1
 8005a5a:	d904      	bls.n	8005a66 <_raise_r+0x14>
 8005a5c:	2316      	movs	r3, #22
 8005a5e:	6003      	str	r3, [r0, #0]
 8005a60:	f04f 30ff 	mov.w	r0, #4294967295
 8005a64:	bd38      	pop	{r3, r4, r5, pc}
 8005a66:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005a68:	b112      	cbz	r2, 8005a70 <_raise_r+0x1e>
 8005a6a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005a6e:	b94b      	cbnz	r3, 8005a84 <_raise_r+0x32>
 8005a70:	4628      	mov	r0, r5
 8005a72:	f000 f831 	bl	8005ad8 <_getpid_r>
 8005a76:	4622      	mov	r2, r4
 8005a78:	4601      	mov	r1, r0
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a80:	f000 b818 	b.w	8005ab4 <_kill_r>
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d00a      	beq.n	8005a9e <_raise_r+0x4c>
 8005a88:	1c59      	adds	r1, r3, #1
 8005a8a:	d103      	bne.n	8005a94 <_raise_r+0x42>
 8005a8c:	2316      	movs	r3, #22
 8005a8e:	6003      	str	r3, [r0, #0]
 8005a90:	2001      	movs	r0, #1
 8005a92:	e7e7      	b.n	8005a64 <_raise_r+0x12>
 8005a94:	2100      	movs	r1, #0
 8005a96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005a9a:	4620      	mov	r0, r4
 8005a9c:	4798      	blx	r3
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	e7e0      	b.n	8005a64 <_raise_r+0x12>
	...

08005aa4 <raise>:
 8005aa4:	4b02      	ldr	r3, [pc, #8]	@ (8005ab0 <raise+0xc>)
 8005aa6:	4601      	mov	r1, r0
 8005aa8:	6818      	ldr	r0, [r3, #0]
 8005aaa:	f7ff bfd2 	b.w	8005a52 <_raise_r>
 8005aae:	bf00      	nop
 8005ab0:	20000018 	.word	0x20000018

08005ab4 <_kill_r>:
 8005ab4:	b538      	push	{r3, r4, r5, lr}
 8005ab6:	4d07      	ldr	r5, [pc, #28]	@ (8005ad4 <_kill_r+0x20>)
 8005ab8:	2300      	movs	r3, #0
 8005aba:	4604      	mov	r4, r0
 8005abc:	4608      	mov	r0, r1
 8005abe:	4611      	mov	r1, r2
 8005ac0:	602b      	str	r3, [r5, #0]
 8005ac2:	f7fb fc37 	bl	8001334 <_kill>
 8005ac6:	1c43      	adds	r3, r0, #1
 8005ac8:	d102      	bne.n	8005ad0 <_kill_r+0x1c>
 8005aca:	682b      	ldr	r3, [r5, #0]
 8005acc:	b103      	cbz	r3, 8005ad0 <_kill_r+0x1c>
 8005ace:	6023      	str	r3, [r4, #0]
 8005ad0:	bd38      	pop	{r3, r4, r5, pc}
 8005ad2:	bf00      	nop
 8005ad4:	20000370 	.word	0x20000370

08005ad8 <_getpid_r>:
 8005ad8:	f7fb bc24 	b.w	8001324 <_getpid>

08005adc <_malloc_usable_size_r>:
 8005adc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ae0:	1f18      	subs	r0, r3, #4
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	bfbc      	itt	lt
 8005ae6:	580b      	ldrlt	r3, [r1, r0]
 8005ae8:	18c0      	addlt	r0, r0, r3
 8005aea:	4770      	bx	lr

08005aec <_init>:
 8005aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aee:	bf00      	nop
 8005af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005af2:	bc08      	pop	{r3}
 8005af4:	469e      	mov	lr, r3
 8005af6:	4770      	bx	lr

08005af8 <_fini>:
 8005af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afa:	bf00      	nop
 8005afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005afe:	bc08      	pop	{r3}
 8005b00:	469e      	mov	lr, r3
 8005b02:	4770      	bx	lr
