<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de psm.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/psm.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : PSM</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_PSM_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_PSM_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : PSM_FRCE_ON</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : Force block out of reset (i.e. power it on)</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aeb29492490d8e42bc12fd2e41ce425e6">   18</a></span><span class="preprocessor">#define PSM_FRCE_ON_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a499ef3f9c47d36972ee17a2acc74ac06">   19</a></span><span class="preprocessor">#define PSM_FRCE_ON_BITS   _u(0x01ffffff)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9ff8a30391d029f8831ffec1574147ac">   20</a></span><span class="preprocessor">#define PSM_FRCE_ON_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Field       : PSM_FRCE_ON_PROC1</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa07be194598a37c8e9e0e80ad55112b8">   23</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a796369ee1368503db86aaeaeebceeaa9">   24</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3cc94ba07cac2fea84006c750bdbf59e">   25</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC1_MSB    _u(24)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf5b2d4f2053e5e80d9abd7174c3e252">   26</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC1_LSB    _u(24)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0eef41b431634ead09fc8997ad40821b">   27</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Field       : PSM_FRCE_ON_PROC0</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acb9ee8b0fc5ea490f1c0e094f3140dca">   30</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a497a761205bad1af4d94d05e92f2d799">   31</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7542b73a825a455a85f3edef2ec47554">   32</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC0_MSB    _u(23)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aecf880947d32a9c3c8bc60416f48006a">   33</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC0_LSB    _u(23)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abfffb6470657557c6b71b83e45dabbc0">   34</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// Field       : PSM_FRCE_ON_ACCESSCTRL</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a199da0a47380a82bbf30f1344b4238de">   37</a></span><span class="preprocessor">#define PSM_FRCE_ON_ACCESSCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa75fae4f841b7fde60d6a20df915980a">   38</a></span><span class="preprocessor">#define PSM_FRCE_ON_ACCESSCTRL_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9bceb6f428cae931d28a310776e5170f">   39</a></span><span class="preprocessor">#define PSM_FRCE_ON_ACCESSCTRL_MSB    _u(22)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a995cc86541d01c3bebe2aac26ee4b56f">   40</a></span><span class="preprocessor">#define PSM_FRCE_ON_ACCESSCTRL_LSB    _u(22)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac6ca46248765af90b0a27f62d89f124e">   41</a></span><span class="preprocessor">#define PSM_FRCE_ON_ACCESSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Field       : PSM_FRCE_ON_SIO</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a12fddaa762c5bdd9d6ce01627c9d823a">   44</a></span><span class="preprocessor">#define PSM_FRCE_ON_SIO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a62d3e5858af36bcfba271ca3848130a6">   45</a></span><span class="preprocessor">#define PSM_FRCE_ON_SIO_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a023b7966412ba0e1332847b64f2bf374">   46</a></span><span class="preprocessor">#define PSM_FRCE_ON_SIO_MSB    _u(21)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab26a396dc79644f00a8e561a21696a9e">   47</a></span><span class="preprocessor">#define PSM_FRCE_ON_SIO_LSB    _u(21)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad381f47c0145348b707423f8ef5a6636">   48</a></span><span class="preprocessor">#define PSM_FRCE_ON_SIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// Field       : PSM_FRCE_ON_XIP</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4b1a0defbace5a608f63bd1633613df7">   51</a></span><span class="preprocessor">#define PSM_FRCE_ON_XIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#add53884b9e9b36fd3f8d3575da6f6212">   52</a></span><span class="preprocessor">#define PSM_FRCE_ON_XIP_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a44dade683c022ad57c351c9d632011cb">   53</a></span><span class="preprocessor">#define PSM_FRCE_ON_XIP_MSB    _u(20)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad29625b63b5f2e41b7db7fe5b056f56d">   54</a></span><span class="preprocessor">#define PSM_FRCE_ON_XIP_LSB    _u(20)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0ff40d600a0f9e652240a4fcbf9f17f8">   55</a></span><span class="preprocessor">#define PSM_FRCE_ON_XIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM9</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a077fdd03bffaf22caa6a15c2f4614db9">   58</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM9_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af5e04575972974be16be9ce580e6ef19">   59</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM9_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0ac8b13f986a933b1f52a61cb2228e7f">   60</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM9_MSB    _u(19)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a67745b7279339c8aad83d22b31ae8336">   61</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM9_LSB    _u(19)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6574c1e6f0c9aa6981a1e2d5e9745d82">   62</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM8</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6b381f609d562cb36abd080fd2515bec">   65</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM8_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac46981e76d80c8fa0e39ad068f775c9c">   66</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM8_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3c00e06d22411c5efca114d8389abee4">   67</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM8_MSB    _u(18)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f62f305ab9ebd3cd2b44dc9e86b46c9">   68</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM8_LSB    _u(18)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7747a4981ac0e5edd035f93c56a86514">   69</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM7</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4043e9a3385310c95731ba9380eb6c19">   72</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f791610b388a0d6375cedff77b0b9bd">   73</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM7_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7392da9fae270a9e2aedaa67e72d745d">   74</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM7_MSB    _u(17)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aca8a5cf56fe2e0955c23a38df3a363ef">   75</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM7_LSB    _u(17)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a01bb61ec2f5a2667adc4cc10134b66db">   76</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM6</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a04ae95044b38887f2bd58ee422ad668e">   79</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aea66aaed8d4d4b1688fa6ce36d290ee5">   80</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM6_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0568da4ff54b433148294151f690f3b4">   81</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM6_MSB    _u(16)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a60ec3b11f30769c7ceb30fde897380bc">   82</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM6_LSB    _u(16)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4bd7fcfb9e9c909321c9f3dcccb31ded">   83</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM5</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9111101a261e715c28d7c2b519f27cab">   86</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9c30721ef7037710e5d6a9bf8dd2fe33">   87</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM5_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab824cb0eaf771152007f34805bb51ea0">   88</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM5_MSB    _u(15)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afeaa3ede4142e078b6e8fc094aa7543e">   89</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM5_LSB    _u(15)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a829841652917778499dde09591b07971">   90</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM4</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae12ba1d90cf5b3d4dd5565425646b505">   93</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adb3012b481c6bfd33ac64159e4794e5e">   94</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM4_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0d335889cf1c9d0c3780c29b8cda43f3">   95</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM4_MSB    _u(14)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f5eafe2f0af23d8b3c79f36afaaf7d2">   96</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM4_LSB    _u(14)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a68e903d408e925e934dbd4f4801da3b5">   97</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM3</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a15eaa918cc0249857b124320ec9ee9eb">  100</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9fb8914dfb7578f1ac5e586865b1ecd1">  101</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM3_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acb0727a31396a20e5535a55afec25ace">  102</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM3_MSB    _u(13)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a01bb40fe096c63f9b5fd8630ab7a187b">  103</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM3_LSB    _u(13)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab30c0ee158f187efc5d4b71c6d76210a">  104</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM2</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae8353d4d6c984a9d8664c570f767afd8">  107</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad7b2722746872309247a165b20cf6e1d">  108</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM2_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af2e61542692f75b7f7d52b3b189ecf3a">  109</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM2_MSB    _u(12)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a87781b59937c530828c8c2edfa73eda0">  110</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM2_LSB    _u(12)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af3928a70e9c88fc0a0c6fc9e69e93121">  111</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM1</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a246c9ea32fd747fe068f3894db2871c6">  114</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a495b103d1fbc7b856ddd03532e2dc572">  115</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM1_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab74cf0bd53025d9ccd90d4f18d0d6c1a">  116</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM1_MSB    _u(11)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac63cea7d356f86602c8c248ec8b9ed7c">  117</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM1_LSB    _u(11)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abf28a77a7d7af353aab515e3fe98edea">  118</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Field       : PSM_FRCE_ON_SRAM0</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae87c476197050bafcf14e69db5d76ae8">  121</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4bf077f31983bd8cd91a384a0fc70923">  122</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM0_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2633f5339d3bcb48c00bf06a3c4a4349">  123</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM0_MSB    _u(10)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a264be0183a17a36e735a89f1fa42a871">  124</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM0_LSB    _u(10)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a09f29b2a94c1eb932283e6b0bc2e7b6b">  125</a></span><span class="preprocessor">#define PSM_FRCE_ON_SRAM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// Field       : PSM_FRCE_ON_BOOTRAM</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a159ab1a751cf020196f1e928b43d9ae7">  128</a></span><span class="preprocessor">#define PSM_FRCE_ON_BOOTRAM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab922633e49953bb9a5be59692665eb8f">  129</a></span><span class="preprocessor">#define PSM_FRCE_ON_BOOTRAM_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab88b70a54d69047402238a328db25608">  130</a></span><span class="preprocessor">#define PSM_FRCE_ON_BOOTRAM_MSB    _u(9)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aabbe3da1a4e4bf94ef0723363071125c">  131</a></span><span class="preprocessor">#define PSM_FRCE_ON_BOOTRAM_LSB    _u(9)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4c07d89586f35076ad8121bf6af59370">  132</a></span><span class="preprocessor">#define PSM_FRCE_ON_BOOTRAM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// Field       : PSM_FRCE_ON_ROM</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a047cf4ae21d8bfb96106d2600c383a7f">  135</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a82c12111022db86b842612df6fc0ccd7">  136</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROM_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a866159d606e84f1c68b6de9845799844">  137</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROM_MSB    _u(8)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f655a509e248f83c4efb2f3e27bde4a">  138</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROM_LSB    _u(8)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af21816261c0994866e5228128b5f7ced">  139</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Field       : PSM_FRCE_ON_BUSFABRIC</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5f3a4478c45c275f696b9bf18c3de62">  142</a></span><span class="preprocessor">#define PSM_FRCE_ON_BUSFABRIC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a00e576f07966f9c951ba57f6acae502d">  143</a></span><span class="preprocessor">#define PSM_FRCE_ON_BUSFABRIC_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a70955b41b81ebaef2ebf9788bb68528a">  144</a></span><span class="preprocessor">#define PSM_FRCE_ON_BUSFABRIC_MSB    _u(7)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a677ca9f8acd73a6d10c5d7c14b268621">  145</a></span><span class="preprocessor">#define PSM_FRCE_ON_BUSFABRIC_LSB    _u(7)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad55366d9b873fe5cd6b5613195e6285a">  146</a></span><span class="preprocessor">#define PSM_FRCE_ON_BUSFABRIC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Field       : PSM_FRCE_ON_PSM_READY</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a97a7d0de95489852b609f61fc07a4b45">  149</a></span><span class="preprocessor">#define PSM_FRCE_ON_PSM_READY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a287ab7e24d76385a76ea0504be8613cb">  150</a></span><span class="preprocessor">#define PSM_FRCE_ON_PSM_READY_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a81e95c82147db336bba21e8f1fa6c035">  151</a></span><span class="preprocessor">#define PSM_FRCE_ON_PSM_READY_MSB    _u(6)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8c0a680d25dee3408b24105d1b012ec0">  152</a></span><span class="preprocessor">#define PSM_FRCE_ON_PSM_READY_LSB    _u(6)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afb8e02bc3d85d225a75063663cf361e1">  153</a></span><span class="preprocessor">#define PSM_FRCE_ON_PSM_READY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// Field       : PSM_FRCE_ON_CLOCKS</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a329e18cb8c6e24fb63f01f05b3e59779">  156</a></span><span class="preprocessor">#define PSM_FRCE_ON_CLOCKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a48c55d6453d6bc19bfd9108f9dc6b398">  157</a></span><span class="preprocessor">#define PSM_FRCE_ON_CLOCKS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a38208fa598235d6a731bff4d1efe33fd">  158</a></span><span class="preprocessor">#define PSM_FRCE_ON_CLOCKS_MSB    _u(5)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab80f89e14d73e6e25e80fc72c610825a">  159</a></span><span class="preprocessor">#define PSM_FRCE_ON_CLOCKS_LSB    _u(5)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5f1143a5510c4846982d067816790fc">  160</a></span><span class="preprocessor">#define PSM_FRCE_ON_CLOCKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Field       : PSM_FRCE_ON_RESETS</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adb84db2ef64ec2b4c352b822e720e64f">  163</a></span><span class="preprocessor">#define PSM_FRCE_ON_RESETS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a494282ea1503eff529265d1d0631f569">  164</a></span><span class="preprocessor">#define PSM_FRCE_ON_RESETS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acffae5cdb455d9365afc310098abdcb7">  165</a></span><span class="preprocessor">#define PSM_FRCE_ON_RESETS_MSB    _u(4)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a60e1cfe80c44b3db6f2dc33813e4f2f0">  166</a></span><span class="preprocessor">#define PSM_FRCE_ON_RESETS_LSB    _u(4)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a38c4dab7405b57b9efe7d6e1bf62e991">  167</a></span><span class="preprocessor">#define PSM_FRCE_ON_RESETS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// Field       : PSM_FRCE_ON_XOSC</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4d9286c85f459a20903f66e6beda137f">  170</a></span><span class="preprocessor">#define PSM_FRCE_ON_XOSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5120358c59ff200b7451d6a485dfef1">  171</a></span><span class="preprocessor">#define PSM_FRCE_ON_XOSC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abfa2fae4f5cb958b5f4a4d56b485756d">  172</a></span><span class="preprocessor">#define PSM_FRCE_ON_XOSC_MSB    _u(3)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acf3e65cc3703a9d2e9e04c631f864763">  173</a></span><span class="preprocessor">#define PSM_FRCE_ON_XOSC_LSB    _u(3)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9284d89de1d1b56cb0cdd49d3bc134fd">  174</a></span><span class="preprocessor">#define PSM_FRCE_ON_XOSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Field       : PSM_FRCE_ON_ROSC</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7edbf858bc040df4391b98fdec7847d8">  177</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee23f8922038a7f16bbb72b88aabcc33">  178</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROSC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a620980cf65b7ed133d9d7cd3c97f0cb4">  179</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROSC_MSB    _u(2)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4c333defa1d36d6d6b687bfe7bfa33c0">  180</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROSC_LSB    _u(2)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad588b9470d0a7480074521001f51f7a5">  181</a></span><span class="preprocessor">#define PSM_FRCE_ON_ROSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// Field       : PSM_FRCE_ON_OTP</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a384d71fbf38669669f0232eb0820fca5">  184</a></span><span class="preprocessor">#define PSM_FRCE_ON_OTP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9f389f44227e602c4d23803eb1c07870">  185</a></span><span class="preprocessor">#define PSM_FRCE_ON_OTP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1ba11de8429faa2d800b67a41445bab3">  186</a></span><span class="preprocessor">#define PSM_FRCE_ON_OTP_MSB    _u(1)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a38fcee01072c2081e37219cec264c9a8">  187</a></span><span class="preprocessor">#define PSM_FRCE_ON_OTP_LSB    _u(1)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37684de5b927f29153d0bca0e7f2643b">  188</a></span><span class="preprocessor">#define PSM_FRCE_ON_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">// Field       : PSM_FRCE_ON_PROC_COLD</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0e250b8cda264c919bd415b4bfa8bd75">  191</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC_COLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aaff8c5a9b5839ca6a80ad496c9418b06">  192</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC_COLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1d7570431805ee90529c814e957b9aab">  193</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC_COLD_MSB    _u(0)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac2ab6d0296cc2b513f10b46a6ce58eb8">  194</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC_COLD_LSB    _u(0)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf88f54eadc18b349a6e8e65ed5e5e99">  195</a></span><span class="preprocessor">#define PSM_FRCE_ON_PROC_COLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// Register    : PSM_FRCE_OFF</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// Description : Force into reset (i.e. power it off)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac56a64da9c950262d62ff7ce0a670c0c">  199</a></span><span class="preprocessor">#define PSM_FRCE_OFF_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acfabbb337d55b07d68f97eaf493e7b77">  200</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BITS   _u(0x01ffffff)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afe3bfd26dc63ad9b05cf54c28684abf1">  201</a></span><span class="preprocessor">#define PSM_FRCE_OFF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// Field       : PSM_FRCE_OFF_PROC1</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a978bddb95f1c3af8bb3c7515156e90cc">  204</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3f55eee7f571462cf63e5c9400315c47">  205</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4fba88bbb73ee7b43c0d568588ac4462">  206</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC1_MSB    _u(24)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a30446250d57559aef13254f53ee17fc7">  207</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC1_LSB    _u(24)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4755a686189308aaa7bc5184e07504ed">  208</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// Field       : PSM_FRCE_OFF_PROC0</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3de85f12976f4af31eaf335e832cecc7">  211</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa59198ba4a271a0d0a4f4384ff9aae1f">  212</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af3c932ca2c7fda576b745f3845413bc9">  213</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC0_MSB    _u(23)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a69743eb77926b1c802d4553a90bba553">  214</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC0_LSB    _u(23)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa3df219c435ad91625fad207b04bb10e">  215</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// Field       : PSM_FRCE_OFF_ACCESSCTRL</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa905d17fedb215f39f418c1fb255c67f">  218</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ACCESSCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a29c77b6cd9b7332bfa8fe0adddb9dec1">  219</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ACCESSCTRL_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a01ca1261b9dd750ef3d0a6e296918506">  220</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ACCESSCTRL_MSB    _u(22)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a83c13894010db32a3a0337da9539343b">  221</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ACCESSCTRL_LSB    _u(22)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af923080919805f8360861a4d83ed5e4a">  222</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ACCESSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// Field       : PSM_FRCE_OFF_SIO</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a773f6e05bc691e56768faa779a9b17de">  225</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SIO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a255b178772b17179a2a5d04394310717">  226</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SIO_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aca7250c87309c2fa33dd4fe47da08cd6">  227</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SIO_MSB    _u(21)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1c4bafa709a007260f315bba0c6346af">  228</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SIO_LSB    _u(21)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3d343d54710867ba04898013d48bc80b">  229</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// Field       : PSM_FRCE_OFF_XIP</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a32132850187d5b1087c3bb4213685447">  232</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a15140aefcd6f9bf6bdca692e62ae3ad8">  233</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XIP_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a340716793bc39fcb287e30a3571c2545">  234</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XIP_MSB    _u(20)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a42289f6fd14a5f443bfe30cb1c668f58">  235</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XIP_LSB    _u(20)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae3c13dae686cf355b34fe6d20f4db835">  236</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM9</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac6bab04214b2fc9cc074bed544b4e556">  239</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM9_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae62da6c89a4f97f2758eac9dd1b4a3da">  240</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM9_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a77212a25d8fbde0d75d4200fc3f6e559">  241</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM9_MSB    _u(19)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5082597540af10f487a4d967f717a7e5">  242</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM9_LSB    _u(19)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a78cc03149336d2518889646a573be384">  243</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM8</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37ba089d16c536fb839a9f745ceffefe">  246</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM8_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adfcb980be054f62247dc1f889d6d2c40">  247</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM8_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac35d7d6c36bc3637d6f1e3b46c4b2f47">  248</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM8_MSB    _u(18)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afaab691aa9da53054779ee6e18f28a24">  249</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM8_LSB    _u(18)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a030f8e022853f8e52462458b8e1a0f2b">  250</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM7</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a32c79fbd5ae4a457a6c225fe646e2c55">  253</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab62ae27f427e0abba08a627187f92e39">  254</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM7_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afae75df65f9b0dac13ce1a0143efc553">  255</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM7_MSB    _u(17)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7f6eedcab9860c82ce50f23e420d278c">  256</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM7_LSB    _u(17)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ade7db8378fc043a6c9bfd848b382086d">  257</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM6</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3329f82e6ed7a7958c8b7690ffe808b2">  260</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1e694ca8f52b35e030834cecd4b52cc9">  261</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM6_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab6f22b6db8460a77ac687706c42d429e">  262</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM6_MSB    _u(16)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a583942889e324e4c481b01165f433ec7">  263</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM6_LSB    _u(16)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a74335d1f532712661cdd4719fb697c25">  264</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM5</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae886e3dd1bf58c630bed79f7f74ff00c">  267</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a835bdfa5f071e0421cf74acd6c30477c">  268</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM5_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a24daeebb7f1b2a57068fef352697d42d">  269</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM5_MSB    _u(15)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aacff5cb9c4fee847eab6086173b3ec72">  270</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM5_LSB    _u(15)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae9a75073f0712ef2e667895212bac1fb">  271</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM4</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7f4360c3365bc52dc4f8e5e5a0572b69">  274</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae773bef12c9d97f0c2a7302473b8379b">  275</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM4_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab44ccc4216007a80a9f1231c886de332">  276</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM4_MSB    _u(14)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a64a1eb4627059810ff1c9efd1dbc8a71">  277</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM4_LSB    _u(14)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1a5ecf855030ddfba3c9181bc930d7e3">  278</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM3</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5ab820e4ebc030b8b21cac05f1d32b93">  281</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8988c0eb91dbc513941cfbd7076387ce">  282</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM3_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0d7cd6ee9b2f131748a6be4e63cc4f12">  283</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM3_MSB    _u(13)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af71b40811817793df78fac770d9e3a7a">  284</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM3_LSB    _u(13)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afa21f04ef86027982e67df9bac88efe9">  285</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM2</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf140f05433c6199e814bb253c6bffb2">  288</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a498ab94c38b840fabf00aa16762fee26">  289</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM2_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad058bb03cbfdbeec9e60ffb4c9696f9e">  290</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM2_MSB    _u(12)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4348b764e8ee3fe7d6c6618c8b989779">  291</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM2_LSB    _u(12)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a500a5b5a5f297b1b88de8d946e9132d2">  292</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM1</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adacdf800305b227e6622b4bdd34d2a19">  295</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0883d6a94da81adb586f6480c2e76f8c">  296</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM1_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af7355fcdf989bfcd973817ada5fbff8f">  297</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM1_MSB    _u(11)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a228c6f309926874cddb7729225bb2128">  298</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM1_LSB    _u(11)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a90167bd5ca0c187cc8a5659f47056563">  299</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// Field       : PSM_FRCE_OFF_SRAM0</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acbf04c70355ae95fd49d867feb4edbfc">  302</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af1412afb6b8855aae5695dbeb4bae7d3">  303</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM0_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a06fdd3a81d4266458510858b70b47a1f">  304</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM0_MSB    _u(10)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac56a0a8e6504c605b2550474487de40f">  305</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM0_LSB    _u(10)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac4997d6aeb24ec83b8d92b16b8f358ee">  306</a></span><span class="preprocessor">#define PSM_FRCE_OFF_SRAM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">// Field       : PSM_FRCE_OFF_BOOTRAM</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acfbf06515678f6a1dc3369575cfa5d4b">  309</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BOOTRAM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6c52fde4646fb1d3602330bcef28865f">  310</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BOOTRAM_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0dc217aab5ef7f42652a8e328a729484">  311</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BOOTRAM_MSB    _u(9)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a659b5470a0999c7ac697f1474cb03f9b">  312</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BOOTRAM_LSB    _u(9)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afb694d9319ce9091398a6b436c44b5d3">  313</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BOOTRAM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">// Field       : PSM_FRCE_OFF_ROM</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab99acf4fc3f3cc00d223b00af18ccd1c">  316</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aef83b3bba2a1d098dd6ea61d948fa763">  317</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROM_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af04484af8cc8dc63a8b9b7511c69db9e">  318</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROM_MSB    _u(8)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af15b6ed56f17f3e9465b3219dde687d7">  319</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROM_LSB    _u(8)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e4b3ed708be5f6de918301e8559e4e8">  320</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Field       : PSM_FRCE_OFF_BUSFABRIC</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a69668e4014c23b01dd3a93b0b1093053">  323</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BUSFABRIC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a877ab1632ad8bdf7472f2f155fded0ce">  324</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BUSFABRIC_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab48e93492bfbb742da67f5bd6462cf6b">  325</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BUSFABRIC_MSB    _u(7)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa253a512816d054ee0a5fac08e2ba8bb">  326</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BUSFABRIC_LSB    _u(7)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa10f1e1e19d8709b6c9a1cec126d6685">  327</a></span><span class="preprocessor">#define PSM_FRCE_OFF_BUSFABRIC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Field       : PSM_FRCE_OFF_PSM_READY</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5aab5f813ca5b3c669139bdf4269bde6">  330</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PSM_READY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a977826332c928e41cfe62e97caa4eb1e">  331</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PSM_READY_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2e46567ea826123b3ef9ff1ed6ebed0a">  332</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PSM_READY_MSB    _u(6)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a90e240043d0a8381eb553fbd5fcead52">  333</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PSM_READY_LSB    _u(6)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8257a8af95abe999105a0d249b04bead">  334</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PSM_READY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// Field       : PSM_FRCE_OFF_CLOCKS</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a18e7c318684f4f62f0bc1ab3ccd4534f">  337</a></span><span class="preprocessor">#define PSM_FRCE_OFF_CLOCKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9c6335c65f92c5565ccdd1dc3e9ff970">  338</a></span><span class="preprocessor">#define PSM_FRCE_OFF_CLOCKS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a23152caa5b1da9cce777524f965315e8">  339</a></span><span class="preprocessor">#define PSM_FRCE_OFF_CLOCKS_MSB    _u(5)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7d043f6429c32faebcf7a3ff346b9840">  340</a></span><span class="preprocessor">#define PSM_FRCE_OFF_CLOCKS_LSB    _u(5)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac35a58b965d6dc4dc6ee9b0d3ce4c9c3">  341</a></span><span class="preprocessor">#define PSM_FRCE_OFF_CLOCKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// Field       : PSM_FRCE_OFF_RESETS</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0cc4338055719fd15366e3f6cbff6eb6">  344</a></span><span class="preprocessor">#define PSM_FRCE_OFF_RESETS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6168b8d387bc50e07ea7cb830bc14bc7">  345</a></span><span class="preprocessor">#define PSM_FRCE_OFF_RESETS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac0e61183c27b3c6c9708826043eedfbe">  346</a></span><span class="preprocessor">#define PSM_FRCE_OFF_RESETS_MSB    _u(4)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0c46173094c1441af4b7be3b3df5d644">  347</a></span><span class="preprocessor">#define PSM_FRCE_OFF_RESETS_LSB    _u(4)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a201f847d435bc397daa19bf6c1a3ab54">  348</a></span><span class="preprocessor">#define PSM_FRCE_OFF_RESETS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">// Field       : PSM_FRCE_OFF_XOSC</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a642d5274fb6a282bad3c4d93d1ae41be">  351</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XOSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3597c64c54de504e63afa744b29575b7">  352</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XOSC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4f32c07bee4ee1ae8e16e0ac09dbb455">  353</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XOSC_MSB    _u(3)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0de76f5ce7f7724b72fabde8aaa94ed3">  354</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XOSC_LSB    _u(3)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4fab56518419941caedb79fb99f73bc3">  355</a></span><span class="preprocessor">#define PSM_FRCE_OFF_XOSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Field       : PSM_FRCE_OFF_ROSC</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a734c9c2e74eb0f86bc794af186284acf">  358</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ade02fa76c99db1ea4e720650b0786cf5">  359</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROSC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abbf116b7f8340ab21004a749805e7de7">  360</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROSC_MSB    _u(2)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a29d98bebbd85889beb32214121c07cfa">  361</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROSC_LSB    _u(2)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4c1d5e3b7fd865ef1f0ada025e405a3d">  362</a></span><span class="preprocessor">#define PSM_FRCE_OFF_ROSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// Field       : PSM_FRCE_OFF_OTP</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f9156f5ef3e37f64c9bcc4a21719709">  365</a></span><span class="preprocessor">#define PSM_FRCE_OFF_OTP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4819eb8a5819e7fba7c45c6fa979ff46">  366</a></span><span class="preprocessor">#define PSM_FRCE_OFF_OTP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab2137caa0df8602a1591d9816ac6cff5">  367</a></span><span class="preprocessor">#define PSM_FRCE_OFF_OTP_MSB    _u(1)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a26115c048d8aff2f3a11fe091a6795f0">  368</a></span><span class="preprocessor">#define PSM_FRCE_OFF_OTP_LSB    _u(1)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af93dbdba7b600110ce2a9b3e7eab3673">  369</a></span><span class="preprocessor">#define PSM_FRCE_OFF_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">// Field       : PSM_FRCE_OFF_PROC_COLD</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e344d26aba894b025cfef1a47ff0ebc">  372</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC_COLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a226d8940ff17cd8ef1f7ad902ae07c69">  373</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC_COLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a826401e2bfaea5b55723b2d7dfa71369">  374</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC_COLD_MSB    _u(0)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7fdf24a2835fdebd146d1184cb19296d">  375</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC_COLD_LSB    _u(0)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a16dc85b835f51feafeaf7dc4e205bf0f">  376</a></span><span class="preprocessor">#define PSM_FRCE_OFF_PROC_COLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">// Register    : PSM_WDSEL</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// Description : Set to 1 if the watchdog should reset this</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa91d79c5a3e8df04a3d0e09cb4f46aff">  380</a></span><span class="preprocessor">#define PSM_WDSEL_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa75864153e018b534630ce581f6fb319">  381</a></span><span class="preprocessor">#define PSM_WDSEL_BITS   _u(0x01ffffff)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad212a288cb0ff349f31e286495e99570">  382</a></span><span class="preprocessor">#define PSM_WDSEL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// Field       : PSM_WDSEL_PROC1</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9085622747afdd4473483670240f263c">  385</a></span><span class="preprocessor">#define PSM_WDSEL_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab05dbdf01fee22dc20f318aac50f2e9c">  386</a></span><span class="preprocessor">#define PSM_WDSEL_PROC1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4577a30557eb4c770767592763a48cc9">  387</a></span><span class="preprocessor">#define PSM_WDSEL_PROC1_MSB    _u(24)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a36f90c791d696ab075292a6f7dfa3b77">  388</a></span><span class="preprocessor">#define PSM_WDSEL_PROC1_LSB    _u(24)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af1cc4a5378db03f2b2c9f355dcc34054">  389</a></span><span class="preprocessor">#define PSM_WDSEL_PROC1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// Field       : PSM_WDSEL_PROC0</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3bacf489cd8286961b23a2018c606a97">  392</a></span><span class="preprocessor">#define PSM_WDSEL_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff58fe84cee8012a14b478ee93af0887">  393</a></span><span class="preprocessor">#define PSM_WDSEL_PROC0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a12c19ab61a17eb0b30afec62864e2d38">  394</a></span><span class="preprocessor">#define PSM_WDSEL_PROC0_MSB    _u(23)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a487273a290ac73a9c107348a19dcb476">  395</a></span><span class="preprocessor">#define PSM_WDSEL_PROC0_LSB    _u(23)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0b84908f56e03510a6a40f726525c612">  396</a></span><span class="preprocessor">#define PSM_WDSEL_PROC0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">// Field       : PSM_WDSEL_ACCESSCTRL</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aade4aaaa444f312486f548307aba0fc7">  399</a></span><span class="preprocessor">#define PSM_WDSEL_ACCESSCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adccced12b6f45bc61adce9b517b642bb">  400</a></span><span class="preprocessor">#define PSM_WDSEL_ACCESSCTRL_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afe30ac91455102d83dfb5d670017b4b1">  401</a></span><span class="preprocessor">#define PSM_WDSEL_ACCESSCTRL_MSB    _u(22)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab11bce811896529d5ce4898cb9e17f82">  402</a></span><span class="preprocessor">#define PSM_WDSEL_ACCESSCTRL_LSB    _u(22)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9f7c2a71dc1b823097c012473fc5db05">  403</a></span><span class="preprocessor">#define PSM_WDSEL_ACCESSCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">// Field       : PSM_WDSEL_SIO</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5b29e7542619f96a5ca894864f8cee0">  406</a></span><span class="preprocessor">#define PSM_WDSEL_SIO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51c242f796734c88de32e5e4534e9290">  407</a></span><span class="preprocessor">#define PSM_WDSEL_SIO_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6e5155d0d205b82b5d08b3a4801d0315">  408</a></span><span class="preprocessor">#define PSM_WDSEL_SIO_MSB    _u(21)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a63c73c8e36a59b2028492c9573cd4a7d">  409</a></span><span class="preprocessor">#define PSM_WDSEL_SIO_LSB    _u(21)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a86b7df40d535301511c6912265cea267">  410</a></span><span class="preprocessor">#define PSM_WDSEL_SIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// Field       : PSM_WDSEL_XIP</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9fba6066faf0f647620d2b3d2d0b527a">  413</a></span><span class="preprocessor">#define PSM_WDSEL_XIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee839334578d3cc25a70ac66ea013cc7">  414</a></span><span class="preprocessor">#define PSM_WDSEL_XIP_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac155be52aac7c9bee5d69d87cfa45581">  415</a></span><span class="preprocessor">#define PSM_WDSEL_XIP_MSB    _u(20)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a29023aff19571eded53d0cbe1c22b3c9">  416</a></span><span class="preprocessor">#define PSM_WDSEL_XIP_LSB    _u(20)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a628cbdee117b5d3f4b208b526d5ba595">  417</a></span><span class="preprocessor">#define PSM_WDSEL_XIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Field       : PSM_WDSEL_SRAM9</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6f420649f5145877528eec09633049cc">  420</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM9_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4917731934a064e9b2393a9315169ee5">  421</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM9_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4cce97ab0b6b3a06eedacd19cc702a3c">  422</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM9_MSB    _u(19)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a476e3e424bd7836bb36c75e9b514358c">  423</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM9_LSB    _u(19)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a395744ea70f24dee8d27ec34e3aaba00">  424</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Field       : PSM_WDSEL_SRAM8</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa2e7dd1ae0de1af87d4a20240a9fbd4d">  427</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM8_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aac528ad138d8b795b9dad4ccad9183f6">  428</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM8_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aed908e80d43a5e99bf4739b8590a8237">  429</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM8_MSB    _u(18)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a91a2af9f735ab7e8ed97d6e02159a7ee">  430</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM8_LSB    _u(18)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a12ac3367c76435326c70f77531175083">  431</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// Field       : PSM_WDSEL_SRAM7</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0025b947cf7862ade7922a99a286acbd">  434</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af418fee159ea92fd2cc4fce3e5e4509c">  435</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM7_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab1b3aec5210ac2e195434f48810cf77a">  436</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM7_MSB    _u(17)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a269751cf5ed399c4cbcee17a745095da">  437</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM7_LSB    _u(17)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff3f10e5835f83e67b2678be160dbf67">  438</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// Field       : PSM_WDSEL_SRAM6</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51b48922403d9af01be47615997efb25">  441</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a99519d58d6c2fead19e4bc53c92498a0">  442</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM6_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6967798c9395a0a40f2f3243a0860bbb">  443</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM6_MSB    _u(16)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a301089004a3ab2f43b2782ebaa70969b">  444</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM6_LSB    _u(16)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac477d605b942b5fee68ee352cdd2c895">  445</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">// Field       : PSM_WDSEL_SRAM5</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad68fe2b6da018176e1eaef09d4906548">  448</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a17216ae604ff088e4b54424f2668da59">  449</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM5_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a532d53e3e4678f1777be9616947018ec">  450</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM5_MSB    _u(15)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a473c1c5f9d3e3d14c2c9d61decfd2eae">  451</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM5_LSB    _u(15)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad955782d46ec9d3314f78b1d24c1ce5a">  452</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// Field       : PSM_WDSEL_SRAM4</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a53d28b4390d79b5a3e6c8f6cbcb8fb4a">  455</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aed30ebb9309bf7e95c1e3c68955c1566">  456</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM4_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a67833b3dea937a6baed3ed361d2a691c">  457</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM4_MSB    _u(14)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae603581f7baf7b499e9faca7d722929e">  458</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM4_LSB    _u(14)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a236ace591a82c9b9c00a02755243173f">  459</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">// Field       : PSM_WDSEL_SRAM3</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a84303d1431d5f75037c13b3455168613">  462</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad6674bc96845527a3fa7de77e5c0b87e">  463</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM3_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad338433770acee47aa05ef8f7fc31943">  464</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM3_MSB    _u(13)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a06cabb75a8e6f815cd80857db22bb8ad">  465</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM3_LSB    _u(13)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab8e04ded55c964d92434a69c0340d8d4">  466</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// Field       : PSM_WDSEL_SRAM2</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad3c95cbd4765d8db55df0e8444a3c5f5">  469</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a806c5b670b715737fe6559e7d45da994">  470</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM2_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a27dbaa562499fd812b69b7898903cf40">  471</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM2_MSB    _u(12)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aaf7dd413197bad0ac27c2810e55fb558">  472</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM2_LSB    _u(12)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0302536ba2ca74950590168e9d34af38">  473</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">// Field       : PSM_WDSEL_SRAM1</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adc63383eac6a5f0d13758cd5a9824eea">  476</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a946d98c58f65daf05102fe4acf0f4c91">  477</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM1_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab248a452e07bc37e3843455b1ace75d5">  478</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM1_MSB    _u(11)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adb3ce1243bc2284921c261c3c1bd7eba">  479</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM1_LSB    _u(11)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a80a70eedebe445d024c8b8761c1b6610">  480</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Field       : PSM_WDSEL_SRAM0</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5855c49fe18b3f4ced1113ed49f8a78c">  483</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a34e78f718e14eb9d23047a253f8f6b40">  484</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM0_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a559e5d70a4859938f93a83f7e385f9c9">  485</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM0_MSB    _u(10)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5f183e4d48253ff85b40e5451da97c75">  486</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM0_LSB    _u(10)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac2a991236179dcb262542b6e4f8d2957">  487</a></span><span class="preprocessor">#define PSM_WDSEL_SRAM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// Field       : PSM_WDSEL_BOOTRAM</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9178c4d667283092afbade815f8d187c">  490</a></span><span class="preprocessor">#define PSM_WDSEL_BOOTRAM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2366eb2cfeaad5f5db80eb9b1ac6ab61">  491</a></span><span class="preprocessor">#define PSM_WDSEL_BOOTRAM_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac57e41d46dfdfd5003e655fe0f3b99b1">  492</a></span><span class="preprocessor">#define PSM_WDSEL_BOOTRAM_MSB    _u(9)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a919ab82cef42a9068de00414b9f7d0d9">  493</a></span><span class="preprocessor">#define PSM_WDSEL_BOOTRAM_LSB    _u(9)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad05ad28a228acccb186b4e9255598257">  494</a></span><span class="preprocessor">#define PSM_WDSEL_BOOTRAM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// Field       : PSM_WDSEL_ROM</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a871d049edc5e3655a37556fdf5bb31ce">  497</a></span><span class="preprocessor">#define PSM_WDSEL_ROM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af4f9513c5ac64fee5c1944ac99395503">  498</a></span><span class="preprocessor">#define PSM_WDSEL_ROM_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a25fc6f11d799c95fe6f0b8f217984368">  499</a></span><span class="preprocessor">#define PSM_WDSEL_ROM_MSB    _u(8)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a906f70371567d07565d1b2d7e05153ad">  500</a></span><span class="preprocessor">#define PSM_WDSEL_ROM_LSB    _u(8)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9cadc6a9928ec5ba1a3498597e34fcdd">  501</a></span><span class="preprocessor">#define PSM_WDSEL_ROM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// Field       : PSM_WDSEL_BUSFABRIC</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2deb6f50674118efd1165755fcd87f77">  504</a></span><span class="preprocessor">#define PSM_WDSEL_BUSFABRIC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab324a34c8f654f7cdfb817f9687b7d0d">  505</a></span><span class="preprocessor">#define PSM_WDSEL_BUSFABRIC_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abcd26cc3147c0684816d9134cb72eb41">  506</a></span><span class="preprocessor">#define PSM_WDSEL_BUSFABRIC_MSB    _u(7)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab461d2685bd5129fd588fd8704f22972">  507</a></span><span class="preprocessor">#define PSM_WDSEL_BUSFABRIC_LSB    _u(7)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3aa2b69c6d875026aa0de6ee0aebc7f3">  508</a></span><span class="preprocessor">#define PSM_WDSEL_BUSFABRIC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// Field       : PSM_WDSEL_PSM_READY</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff111c7a66ce667d180ae361df15d680">  511</a></span><span class="preprocessor">#define PSM_WDSEL_PSM_READY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aec83fd32037c255ad7053ad32bd52bb9">  512</a></span><span class="preprocessor">#define PSM_WDSEL_PSM_READY_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0b0e300ff278acab5f341270d6d3af8d">  513</a></span><span class="preprocessor">#define PSM_WDSEL_PSM_READY_MSB    _u(6)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a62c78c27d2ee73830118a3fb5872a946">  514</a></span><span class="preprocessor">#define PSM_WDSEL_PSM_READY_LSB    _u(6)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6b6e53a95a41d46895650bdc5dbe3a23">  515</a></span><span class="preprocessor">#define PSM_WDSEL_PSM_READY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">// Field       : PSM_WDSEL_CLOCKS</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abef9b670549c276ff30a6603764256b8">  518</a></span><span class="preprocessor">#define PSM_WDSEL_CLOCKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa7101ef002da4ee03118f2b7a623893d">  519</a></span><span class="preprocessor">#define PSM_WDSEL_CLOCKS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a59382b41d14b83aaaef1d8b22691a123">  520</a></span><span class="preprocessor">#define PSM_WDSEL_CLOCKS_MSB    _u(5)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0e0ee78c70a05780fcb734b5b7616a00">  521</a></span><span class="preprocessor">#define PSM_WDSEL_CLOCKS_LSB    _u(5)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a77a788026d55af0b85008763e18d4f89">  522</a></span><span class="preprocessor">#define PSM_WDSEL_CLOCKS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// Field       : PSM_WDSEL_RESETS</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1e452335154b6a14770f3f740fb5dce">  525</a></span><span class="preprocessor">#define PSM_WDSEL_RESETS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1676cd5b083ba5c2c49c492d3c024f3">  526</a></span><span class="preprocessor">#define PSM_WDSEL_RESETS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2858677bf08b764c10b462836225b0e7">  527</a></span><span class="preprocessor">#define PSM_WDSEL_RESETS_MSB    _u(4)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a871757a54f8e8006c352c17060e42845">  528</a></span><span class="preprocessor">#define PSM_WDSEL_RESETS_LSB    _u(4)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a537e704a3972ec3b4eeb98bc11783687">  529</a></span><span class="preprocessor">#define PSM_WDSEL_RESETS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Field       : PSM_WDSEL_XOSC</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a07cefa0f72cb318747624e038b8bc9ef">  532</a></span><span class="preprocessor">#define PSM_WDSEL_XOSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2086f1f50fc58de328063eccaf1f6886">  533</a></span><span class="preprocessor">#define PSM_WDSEL_XOSC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5fba882fceb403ba4d2c298e5ae06d43">  534</a></span><span class="preprocessor">#define PSM_WDSEL_XOSC_MSB    _u(3)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9dbab51cda370858221cd680293404e4">  535</a></span><span class="preprocessor">#define PSM_WDSEL_XOSC_LSB    _u(3)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37edeb2e0cbbfc413db13f0e25352a64">  536</a></span><span class="preprocessor">#define PSM_WDSEL_XOSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// Field       : PSM_WDSEL_ROSC</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a74baadf5e5022c48eab8de11f6d1af33">  539</a></span><span class="preprocessor">#define PSM_WDSEL_ROSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afddc386409ea3fa258975579752e438a">  540</a></span><span class="preprocessor">#define PSM_WDSEL_ROSC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac8b5690579062850188c3c92272cc475">  541</a></span><span class="preprocessor">#define PSM_WDSEL_ROSC_MSB    _u(2)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a082d118dcc560cefa38509b99bc000d0">  542</a></span><span class="preprocessor">#define PSM_WDSEL_ROSC_LSB    _u(2)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5d78eda20ff89f331cba13e516b6028a">  543</a></span><span class="preprocessor">#define PSM_WDSEL_ROSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// Field       : PSM_WDSEL_OTP</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a442f608f2b4d877f90ebf3e7259e22ce">  546</a></span><span class="preprocessor">#define PSM_WDSEL_OTP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a644ed604bfb2b468453b4f0a9aff9653">  547</a></span><span class="preprocessor">#define PSM_WDSEL_OTP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a50b10f3c8e8b51eab95e4f9be862f54f">  548</a></span><span class="preprocessor">#define PSM_WDSEL_OTP_MSB    _u(1)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a48d6c77162199a7fdd7425152a18b49a">  549</a></span><span class="preprocessor">#define PSM_WDSEL_OTP_LSB    _u(1)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6b5f591d592d8446b539a57b153e3f37">  550</a></span><span class="preprocessor">#define PSM_WDSEL_OTP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">// Field       : PSM_WDSEL_PROC_COLD</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5f89c23db3e8c7a80eaa2cb9e76c7990">  553</a></span><span class="preprocessor">#define PSM_WDSEL_PROC_COLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1ab4311169a74a30b9c9a7ef9603a71">  554</a></span><span class="preprocessor">#define PSM_WDSEL_PROC_COLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa740ccda33c7713aa6ea4e7b838441ee">  555</a></span><span class="preprocessor">#define PSM_WDSEL_PROC_COLD_MSB    _u(0)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a55c4980ed3ef823c419608cb8252feb2">  556</a></span><span class="preprocessor">#define PSM_WDSEL_PROC_COLD_LSB    _u(0)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abf2e9c88cb391b4cf06c5d9759204762">  557</a></span><span class="preprocessor">#define PSM_WDSEL_PROC_COLD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">// Register    : PSM_DONE</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">// Description : Is the subsystem ready?</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a928a8e1c83edbcddbc0b1d36cdd7c22a">  561</a></span><span class="preprocessor">#define PSM_DONE_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37eef75eb4e03b280676eae923522907">  562</a></span><span class="preprocessor">#define PSM_DONE_BITS   _u(0x01ffffff)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a233f3719dafc9b639316423bae82aa60">  563</a></span><span class="preprocessor">#define PSM_DONE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// Field       : PSM_DONE_PROC1</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5e0d08a9279f89cdd025cbe98064c25d">  566</a></span><span class="preprocessor">#define PSM_DONE_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aeb703e05ebc03d36581b19935e24fb93">  567</a></span><span class="preprocessor">#define PSM_DONE_PROC1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae52721f7ea8396736a0a21259c71b9fc">  568</a></span><span class="preprocessor">#define PSM_DONE_PROC1_MSB    _u(24)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51d9b2a3e423ba5bb2449dfc48a63b0d">  569</a></span><span class="preprocessor">#define PSM_DONE_PROC1_LSB    _u(24)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3a6e761cb7940615e9c2aac29aa27394">  570</a></span><span class="preprocessor">#define PSM_DONE_PROC1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// Field       : PSM_DONE_PROC0</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a995cd867103ee12322786ab641313488">  573</a></span><span class="preprocessor">#define PSM_DONE_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1d16fb241858e760519016ca0bec656b">  574</a></span><span class="preprocessor">#define PSM_DONE_PROC0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae9d27daaec18b8288be68759ddb4e405">  575</a></span><span class="preprocessor">#define PSM_DONE_PROC0_MSB    _u(23)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ade35be560840afde4aca9d0ad90dab5c">  576</a></span><span class="preprocessor">#define PSM_DONE_PROC0_LSB    _u(23)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab53556e304b2280bf20a7c48513d248f">  577</a></span><span class="preprocessor">#define PSM_DONE_PROC0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// Field       : PSM_DONE_ACCESSCTRL</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2582156b261a184cb095f5ace0c8dc2c">  580</a></span><span class="preprocessor">#define PSM_DONE_ACCESSCTRL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9032c0edbb8ea4309b58d3a5ec07d13a">  581</a></span><span class="preprocessor">#define PSM_DONE_ACCESSCTRL_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a50ad85ee831bcb5ed0d551bea2158830">  582</a></span><span class="preprocessor">#define PSM_DONE_ACCESSCTRL_MSB    _u(22)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a50dbf72532306a1bb03670da518a5ef1">  583</a></span><span class="preprocessor">#define PSM_DONE_ACCESSCTRL_LSB    _u(22)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37e4cfe1f40f616315fdebe94fc1a5e4">  584</a></span><span class="preprocessor">#define PSM_DONE_ACCESSCTRL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// Field       : PSM_DONE_SIO</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af229730fcfe86b8a439f0fec8379e1a4">  587</a></span><span class="preprocessor">#define PSM_DONE_SIO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2c3cf26799021aa418ab30be40da7cf7">  588</a></span><span class="preprocessor">#define PSM_DONE_SIO_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a27e5ec4ae4644f8518b0f8f6b2e78ed6">  589</a></span><span class="preprocessor">#define PSM_DONE_SIO_MSB    _u(21)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae426dfb3683a56127c484099f5a27236">  590</a></span><span class="preprocessor">#define PSM_DONE_SIO_LSB    _u(21)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a032240ad8691281c0951efe50ce3620d">  591</a></span><span class="preprocessor">#define PSM_DONE_SIO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// Field       : PSM_DONE_XIP</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a89e915ad35e38791aff8800ddaa1ac31">  594</a></span><span class="preprocessor">#define PSM_DONE_XIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af164e64b5994fd2bc257b00b58ae32fc">  595</a></span><span class="preprocessor">#define PSM_DONE_XIP_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2f74160564999da160dc4b8fb9ff6c8e">  596</a></span><span class="preprocessor">#define PSM_DONE_XIP_MSB    _u(20)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afcf6fe907d2b882db46cac07a04a729f">  597</a></span><span class="preprocessor">#define PSM_DONE_XIP_LSB    _u(20)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a64ca94ad18bc812fa69bb87559959b05">  598</a></span><span class="preprocessor">#define PSM_DONE_XIP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">// Field       : PSM_DONE_SRAM9</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aea837158d868cc077e03ee2d3d279a9a">  601</a></span><span class="preprocessor">#define PSM_DONE_SRAM9_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a26e2e836782732dd199c70f40bb0789a">  602</a></span><span class="preprocessor">#define PSM_DONE_SRAM9_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5e2482522caf279347a5c24477d485c5">  603</a></span><span class="preprocessor">#define PSM_DONE_SRAM9_MSB    _u(19)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a275e38832ee08415d41d5592c38390b7">  604</a></span><span class="preprocessor">#define PSM_DONE_SRAM9_LSB    _u(19)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9dc41749b3b3d6a3de6507f353473d82">  605</a></span><span class="preprocessor">#define PSM_DONE_SRAM9_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// Field       : PSM_DONE_SRAM8</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4815a4fe49b0a7883ed9dfaa3fe04caa">  608</a></span><span class="preprocessor">#define PSM_DONE_SRAM8_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5cc10e84ca315bb6c2c8fa7d5cb28fdb">  609</a></span><span class="preprocessor">#define PSM_DONE_SRAM8_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a138e43c88ca2c8bfdb32e947ee04ac50">  610</a></span><span class="preprocessor">#define PSM_DONE_SRAM8_MSB    _u(18)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51804cfe0b3d02b17e960acc5b201ff4">  611</a></span><span class="preprocessor">#define PSM_DONE_SRAM8_LSB    _u(18)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa71d85a5178ddc1cf4be9d90b92d0a36">  612</a></span><span class="preprocessor">#define PSM_DONE_SRAM8_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">// Field       : PSM_DONE_SRAM7</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa925ced1e437424844d35baa8cc72fa3">  615</a></span><span class="preprocessor">#define PSM_DONE_SRAM7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e309a132dfed63f1758fc89030ea655">  616</a></span><span class="preprocessor">#define PSM_DONE_SRAM7_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a663009dfadee7d1e473830cb4eaa337e">  617</a></span><span class="preprocessor">#define PSM_DONE_SRAM7_MSB    _u(17)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7ab3ab9eed853229f0fdd12095b68d9a">  618</a></span><span class="preprocessor">#define PSM_DONE_SRAM7_LSB    _u(17)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf6c0ea89a92e992fb984eac2616683c">  619</a></span><span class="preprocessor">#define PSM_DONE_SRAM7_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">// Field       : PSM_DONE_SRAM6</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a99bbf64ed595fff3d77c97fc35e89cfb">  622</a></span><span class="preprocessor">#define PSM_DONE_SRAM6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a94d1b7d3141aed5c112ce62bae983ee6">  623</a></span><span class="preprocessor">#define PSM_DONE_SRAM6_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a07384a9ffed7c4876a05ffb0130dc477">  624</a></span><span class="preprocessor">#define PSM_DONE_SRAM6_MSB    _u(16)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1ca8caeba4f0bc025aa7616b073964f1">  625</a></span><span class="preprocessor">#define PSM_DONE_SRAM6_LSB    _u(16)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a42973c7d477e5158f4d491a10f63a82b">  626</a></span><span class="preprocessor">#define PSM_DONE_SRAM6_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// Field       : PSM_DONE_SRAM5</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2386fcd243e9383216804bfa1358ed3d">  629</a></span><span class="preprocessor">#define PSM_DONE_SRAM5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8c98670587ec115b4fde5bd75aaa5bfe">  630</a></span><span class="preprocessor">#define PSM_DONE_SRAM5_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2ba7c09bfe5caad8c62836521f81cdd9">  631</a></span><span class="preprocessor">#define PSM_DONE_SRAM5_MSB    _u(15)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af61816fa4927940f3985523067328ae7">  632</a></span><span class="preprocessor">#define PSM_DONE_SRAM5_LSB    _u(15)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af96b92d81bf369f5502b3ee02feb710a">  633</a></span><span class="preprocessor">#define PSM_DONE_SRAM5_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">// Field       : PSM_DONE_SRAM4</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4d6ff36dac28d05d2f427386b333d815">  636</a></span><span class="preprocessor">#define PSM_DONE_SRAM4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8b9a94a914ecf208c882bb9c78651e3d">  637</a></span><span class="preprocessor">#define PSM_DONE_SRAM4_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afd81c964af944f670f7100e955be68dd">  638</a></span><span class="preprocessor">#define PSM_DONE_SRAM4_MSB    _u(14)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a87f6bd5b8edd0285e7993f7af5a803d7">  639</a></span><span class="preprocessor">#define PSM_DONE_SRAM4_LSB    _u(14)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a43bf41c77e86bd45ea6509170eafd1e8">  640</a></span><span class="preprocessor">#define PSM_DONE_SRAM4_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">// Field       : PSM_DONE_SRAM3</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adfd3e5815cd3c26f13ef77bfceb81463">  643</a></span><span class="preprocessor">#define PSM_DONE_SRAM3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aca1d6b8873940987e3b763443d869ca1">  644</a></span><span class="preprocessor">#define PSM_DONE_SRAM3_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a17cab6c11d456175cf3756751bc67490">  645</a></span><span class="preprocessor">#define PSM_DONE_SRAM3_MSB    _u(13)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac0b7523dd7de808b22b00f5c48345e0b">  646</a></span><span class="preprocessor">#define PSM_DONE_SRAM3_LSB    _u(13)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a88499e9c80aa17571df33611dd62667f">  647</a></span><span class="preprocessor">#define PSM_DONE_SRAM3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Field       : PSM_DONE_SRAM2</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a715db1437c211b9858cbd72af3346488">  650</a></span><span class="preprocessor">#define PSM_DONE_SRAM2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0">  651</a></span><span class="preprocessor">#define PSM_DONE_SRAM2_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a75e331b6f205d16f6920fe5bc4f3ee38">  652</a></span><span class="preprocessor">#define PSM_DONE_SRAM2_MSB    _u(12)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae7333bf6da8e871a74c91ea97bc6f9e8">  653</a></span><span class="preprocessor">#define PSM_DONE_SRAM2_LSB    _u(12)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee04cb8bd4cd26ab874554d837887cf5">  654</a></span><span class="preprocessor">#define PSM_DONE_SRAM2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// Field       : PSM_DONE_SRAM1</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9003b42a3d0f15f601af176b83fee8a4">  657</a></span><span class="preprocessor">#define PSM_DONE_SRAM1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af107b733660b0154f37ba38f257a8762">  658</a></span><span class="preprocessor">#define PSM_DONE_SRAM1_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3482aeb388e39d6f2887c3958c55e218">  659</a></span><span class="preprocessor">#define PSM_DONE_SRAM1_MSB    _u(11)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e2ff7370b1a3ab3cfe439482bbeb433">  660</a></span><span class="preprocessor">#define PSM_DONE_SRAM1_LSB    _u(11)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a58e6b2c84d54afba8aeed970c1094b00">  661</a></span><span class="preprocessor">#define PSM_DONE_SRAM1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">// Field       : PSM_DONE_SRAM0</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a902aa8fbea0ab0d7ede08d16da6218cd">  664</a></span><span class="preprocessor">#define PSM_DONE_SRAM0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac17779ca25021047ddd8d687c4a6dbf3">  665</a></span><span class="preprocessor">#define PSM_DONE_SRAM0_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2fc18498729ac34b4433f025989c5f1e">  666</a></span><span class="preprocessor">#define PSM_DONE_SRAM0_MSB    _u(10)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab553cdb3630aa717d3c8ea15708dc50a">  667</a></span><span class="preprocessor">#define PSM_DONE_SRAM0_LSB    _u(10)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad78d2f28d9879aab664539df4d4c587c">  668</a></span><span class="preprocessor">#define PSM_DONE_SRAM0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">// Field       : PSM_DONE_BOOTRAM</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a26873f9e7c41d5aa516f06e9b4b61392">  671</a></span><span class="preprocessor">#define PSM_DONE_BOOTRAM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a028b864583d5c00be269bcfbfcc63e5e">  672</a></span><span class="preprocessor">#define PSM_DONE_BOOTRAM_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#accb71acd28980942d47425fc55e4940c">  673</a></span><span class="preprocessor">#define PSM_DONE_BOOTRAM_MSB    _u(9)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aab9a9f43da04b7c8ef5f7a4f9e3d998e">  674</a></span><span class="preprocessor">#define PSM_DONE_BOOTRAM_LSB    _u(9)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8646257dc5e71d8f5af6c3cc70e3696a">  675</a></span><span class="preprocessor">#define PSM_DONE_BOOTRAM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// Field       : PSM_DONE_ROM</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4efdeb9861df7ba7fcc4b73d78662eaa">  678</a></span><span class="preprocessor">#define PSM_DONE_ROM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abcd937741444f377ef19c721e340ea2e">  679</a></span><span class="preprocessor">#define PSM_DONE_ROM_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a11921d35197a472ae687eef78a31e763">  680</a></span><span class="preprocessor">#define PSM_DONE_ROM_MSB    _u(8)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa05f02802372245660ff421529e240b2">  681</a></span><span class="preprocessor">#define PSM_DONE_ROM_LSB    _u(8)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3282c6ba3028d3be92abe31c75039b00">  682</a></span><span class="preprocessor">#define PSM_DONE_ROM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// Field       : PSM_DONE_BUSFABRIC</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee7ab605c3821040354175e1ed186008">  685</a></span><span class="preprocessor">#define PSM_DONE_BUSFABRIC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a91c644f3b3931f5b7026ff18bdfcbd52">  686</a></span><span class="preprocessor">#define PSM_DONE_BUSFABRIC_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac1c88541c33b95451c5047a21a31ed00">  687</a></span><span class="preprocessor">#define PSM_DONE_BUSFABRIC_MSB    _u(7)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a500ae1bcce48da56c8651f5de7c027c7">  688</a></span><span class="preprocessor">#define PSM_DONE_BUSFABRIC_LSB    _u(7)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff46eb23535df07d5e2e67a101d883b1">  689</a></span><span class="preprocessor">#define PSM_DONE_BUSFABRIC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">// Field       : PSM_DONE_PSM_READY</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abdbb45c33a61ff773c7a62042abbf476">  692</a></span><span class="preprocessor">#define PSM_DONE_PSM_READY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa189306fdb7637fad7e6b9858de370cb">  693</a></span><span class="preprocessor">#define PSM_DONE_PSM_READY_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab85e44db493e4561411e6c6a0c940923">  694</a></span><span class="preprocessor">#define PSM_DONE_PSM_READY_MSB    _u(6)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab2d6f9538d43914e39bb05aa4a595c9b">  695</a></span><span class="preprocessor">#define PSM_DONE_PSM_READY_LSB    _u(6)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a318cc640f750b19b166fd58736e76510">  696</a></span><span class="preprocessor">#define PSM_DONE_PSM_READY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">// Field       : PSM_DONE_CLOCKS</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a17dec32262fec90984775e17cc39078f">  699</a></span><span class="preprocessor">#define PSM_DONE_CLOCKS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a05ac0ce2ca9bdf5259513999343465a2">  700</a></span><span class="preprocessor">#define PSM_DONE_CLOCKS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0cb1a4483ac0434862a3e3a9a9202fce">  701</a></span><span class="preprocessor">#define PSM_DONE_CLOCKS_MSB    _u(5)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9e1e39c403825822a9fa7df20623dc6d">  702</a></span><span class="preprocessor">#define PSM_DONE_CLOCKS_LSB    _u(5)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0d9475be244b534b2290b3a1a0210e6c">  703</a></span><span class="preprocessor">#define PSM_DONE_CLOCKS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">// Field       : PSM_DONE_RESETS</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aecff3fa29b236456f25c4467651e6aa8">  706</a></span><span class="preprocessor">#define PSM_DONE_RESETS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a18dab9be80d09e7c42df20c6245c3ac2">  707</a></span><span class="preprocessor">#define PSM_DONE_RESETS_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af2e817806397f5dc4023594bfc763fa5">  708</a></span><span class="preprocessor">#define PSM_DONE_RESETS_MSB    _u(4)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a753a12ccf775038b09bbafd5796de1c2">  709</a></span><span class="preprocessor">#define PSM_DONE_RESETS_LSB    _u(4)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a05b762acf656125ab869a3c4289a432f">  710</a></span><span class="preprocessor">#define PSM_DONE_RESETS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// Field       : PSM_DONE_XOSC</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a39b943356fdddf699e7f13502571a911">  713</a></span><span class="preprocessor">#define PSM_DONE_XOSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5a4280e160b250eab324b68c51cddecd">  714</a></span><span class="preprocessor">#define PSM_DONE_XOSC_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1d9fb24fe7f523b4d93ce5692af19c2">  715</a></span><span class="preprocessor">#define PSM_DONE_XOSC_MSB    _u(3)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aacba4334faab1ff7860ed78060ccffca">  716</a></span><span class="preprocessor">#define PSM_DONE_XOSC_LSB    _u(3)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7c7642907eab172bca78aa557e7dfd46">  717</a></span><span class="preprocessor">#define PSM_DONE_XOSC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">// Field       : PSM_DONE_ROSC</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af6e82e4f926b84a9cfdc1a71600fa726">  720</a></span><span class="preprocessor">#define PSM_DONE_ROSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adca6e97335646eca5ba3c66c34d490d2">  721</a></span><span class="preprocessor">#define PSM_DONE_ROSC_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aecf1ef6fad173ce5e04767febebadd9f">  722</a></span><span class="preprocessor">#define PSM_DONE_ROSC_MSB    _u(2)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a078dcf8a23bd33514dacd01688fe196d">  723</a></span><span class="preprocessor">#define PSM_DONE_ROSC_LSB    _u(2)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1551460b82f3fd4fe370328a2ca66805">  724</a></span><span class="preprocessor">#define PSM_DONE_ROSC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">// Field       : PSM_DONE_OTP</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2e5936675c85252de8dcf78c8bb24bbf">  727</a></span><span class="preprocessor">#define PSM_DONE_OTP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2a67e0b132e3a0de93bc3117b0303f63">  728</a></span><span class="preprocessor">#define PSM_DONE_OTP_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4b37189ecc360f824e1ec304d8c7597d">  729</a></span><span class="preprocessor">#define PSM_DONE_OTP_MSB    _u(1)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae4e890f5efd4d981df40b0589b467fa7">  730</a></span><span class="preprocessor">#define PSM_DONE_OTP_LSB    _u(1)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0197f8473a90d04de9afdf018151e045">  731</a></span><span class="preprocessor">#define PSM_DONE_OTP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">// Field       : PSM_DONE_PROC_COLD</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a933c5e82aaa6aadcebdf49af69a96e39">  734</a></span><span class="preprocessor">#define PSM_DONE_PROC_COLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac3376bf1230cc144dc82701ab16c5897">  735</a></span><span class="preprocessor">#define PSM_DONE_PROC_COLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a686b1d3b2fb6ce3b12e441add5b24236">  736</a></span><span class="preprocessor">#define PSM_DONE_PROC_COLD_MSB    _u(0)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aafd7e99274d9d989a7183800694ff82e">  737</a></span><span class="preprocessor">#define PSM_DONE_PROC_COLD_LSB    _u(0)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1fdd57cba018f0dd981d71dc282df47c">  738</a></span><span class="preprocessor">#define PSM_DONE_PROC_COLD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_PSM_H</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html">psm.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
