#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000016c2c6eed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000016c2c766f00_0 .net "PC", 31 0, v0000016c2c72b070_0;  1 drivers
v0000016c2c767720_0 .var "clk", 0 0;
v0000016c2c766fa0_0 .net "clkout", 0 0, L_0000016c2c769080;  1 drivers
v0000016c2c767040_0 .net "cycles_consumed", 31 0, v0000016c2c767ae0_0;  1 drivers
v0000016c2c7675e0_0 .var "rst", 0 0;
S_0000016c2c695c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000016c2c6eed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000016c2c705010 .param/l "RType" 0 4 2, C4<000000>;
P_0000016c2c705048 .param/l "add" 0 4 5, C4<100000>;
P_0000016c2c705080 .param/l "addi" 0 4 8, C4<001000>;
P_0000016c2c7050b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016c2c7050f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000016c2c705128 .param/l "andi" 0 4 8, C4<001100>;
P_0000016c2c705160 .param/l "beq" 0 4 10, C4<000100>;
P_0000016c2c705198 .param/l "bne" 0 4 10, C4<000101>;
P_0000016c2c7051d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016c2c705208 .param/l "j" 0 4 12, C4<000010>;
P_0000016c2c705240 .param/l "jal" 0 4 12, C4<000011>;
P_0000016c2c705278 .param/l "jr" 0 4 6, C4<001000>;
P_0000016c2c7052b0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016c2c7052e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016c2c705320 .param/l "or_" 0 4 5, C4<100101>;
P_0000016c2c705358 .param/l "ori" 0 4 8, C4<001101>;
P_0000016c2c705390 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016c2c7053c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000016c2c705400 .param/l "slt" 0 4 5, C4<101010>;
P_0000016c2c705438 .param/l "slti" 0 4 8, C4<101010>;
P_0000016c2c705470 .param/l "srl" 0 4 6, C4<000010>;
P_0000016c2c7054a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016c2c7054e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000016c2c705518 .param/l "sw" 0 4 8, C4<101011>;
P_0000016c2c705550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016c2c705588 .param/l "xori" 0 4 8, C4<001110>;
L_0000016c2c769550 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c7699b0 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c769860 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c769010 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c769940 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c7690f0 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c7698d0 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c7692b0 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c769080 .functor OR 1, v0000016c2c767720_0, v0000016c2c6f6a30_0, C4<0>, C4<0>;
L_0000016c2c769160 .functor OR 1, L_0000016c2c7b3510, L_0000016c2c7b2c50, C4<0>, C4<0>;
L_0000016c2c7691d0 .functor AND 1, L_0000016c2c7b27f0, L_0000016c2c7b3330, C4<1>, C4<1>;
L_0000016c2c769a20 .functor NOT 1, v0000016c2c7675e0_0, C4<0>, C4<0>, C4<0>;
L_0000016c2c769b70 .functor OR 1, L_0000016c2c7b2b10, L_0000016c2c7b3650, C4<0>, C4<0>;
L_0000016c2c769630 .functor OR 1, L_0000016c2c769b70, L_0000016c2c7b2610, C4<0>, C4<0>;
L_0000016c2c768c90 .functor OR 1, L_0000016c2c7b31f0, L_0000016c2c7c5530, C4<0>, C4<0>;
L_0000016c2c768d00 .functor AND 1, L_0000016c2c7b1df0, L_0000016c2c768c90, C4<1>, C4<1>;
L_0000016c2c769240 .functor OR 1, L_0000016c2c7c4450, L_0000016c2c7c5a30, C4<0>, C4<0>;
L_0000016c2c768d70 .functor AND 1, L_0000016c2c7c5ad0, L_0000016c2c769240, C4<1>, C4<1>;
L_0000016c2c7696a0 .functor NOT 1, L_0000016c2c769080, C4<0>, C4<0>, C4<0>;
v0000016c2c72b430_0 .net "ALUOp", 3 0, v0000016c2c6f6cb0_0;  1 drivers
v0000016c2c72b750_0 .net "ALUResult", 31 0, v0000016c2c72ba70_0;  1 drivers
v0000016c2c72b7f0_0 .net "ALUSrc", 0 0, v0000016c2c6f65d0_0;  1 drivers
v0000016c2c7652b0_0 .net "ALUin2", 31 0, L_0000016c2c7c4e50;  1 drivers
v0000016c2c766430_0 .net "MemReadEn", 0 0, v0000016c2c6f6c10_0;  1 drivers
v0000016c2c7653f0_0 .net "MemWriteEn", 0 0, v0000016c2c6f6670_0;  1 drivers
v0000016c2c7657b0_0 .net "MemtoReg", 0 0, v0000016c2c6f7cf0_0;  1 drivers
v0000016c2c764f90_0 .net "PC", 31 0, v0000016c2c72b070_0;  alias, 1 drivers
v0000016c2c766570_0 .net "PCPlus1", 31 0, L_0000016c2c7b2890;  1 drivers
v0000016c2c766110_0 .net "PCsrc", 0 0, v0000016c2c72b110_0;  1 drivers
v0000016c2c7664d0_0 .net "RegDst", 0 0, v0000016c2c6f6df0_0;  1 drivers
v0000016c2c765850_0 .net "RegWriteEn", 0 0, v0000016c2c6f7a70_0;  1 drivers
v0000016c2c764c70_0 .net "WriteRegister", 4 0, L_0000016c2c7b29d0;  1 drivers
v0000016c2c766890_0 .net *"_ivl_0", 0 0, L_0000016c2c769550;  1 drivers
L_0000016c2c769ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016c2c765ad0_0 .net/2u *"_ivl_10", 4 0, L_0000016c2c769ca0;  1 drivers
L_0000016c2c76a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c766b10_0 .net *"_ivl_101", 15 0, L_0000016c2c76a090;  1 drivers
v0000016c2c765f30_0 .net *"_ivl_102", 31 0, L_0000016c2c7b2ed0;  1 drivers
L_0000016c2c76a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c765670_0 .net *"_ivl_105", 25 0, L_0000016c2c76a0d8;  1 drivers
L_0000016c2c76a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c765350_0 .net/2u *"_ivl_106", 31 0, L_0000016c2c76a120;  1 drivers
v0000016c2c7655d0_0 .net *"_ivl_108", 0 0, L_0000016c2c7b27f0;  1 drivers
L_0000016c2c76a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000016c2c7669d0_0 .net/2u *"_ivl_110", 5 0, L_0000016c2c76a168;  1 drivers
v0000016c2c766750_0 .net *"_ivl_112", 0 0, L_0000016c2c7b3330;  1 drivers
v0000016c2c7667f0_0 .net *"_ivl_115", 0 0, L_0000016c2c7691d0;  1 drivers
v0000016c2c766390_0 .net *"_ivl_116", 47 0, L_0000016c2c7b2070;  1 drivers
L_0000016c2c76a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c765030_0 .net *"_ivl_119", 15 0, L_0000016c2c76a1b0;  1 drivers
L_0000016c2c769ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016c2c765490_0 .net/2u *"_ivl_12", 5 0, L_0000016c2c769ce8;  1 drivers
v0000016c2c766250_0 .net *"_ivl_120", 47 0, L_0000016c2c7b2e30;  1 drivers
L_0000016c2c76a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c766930_0 .net *"_ivl_123", 15 0, L_0000016c2c76a1f8;  1 drivers
v0000016c2c7650d0_0 .net *"_ivl_125", 0 0, L_0000016c2c7b3b50;  1 drivers
v0000016c2c766610_0 .net *"_ivl_126", 31 0, L_0000016c2c7b1e90;  1 drivers
v0000016c2c765df0_0 .net *"_ivl_128", 47 0, L_0000016c2c7b1fd0;  1 drivers
v0000016c2c764db0_0 .net *"_ivl_130", 47 0, L_0000016c2c7b33d0;  1 drivers
v0000016c2c765530_0 .net *"_ivl_132", 47 0, L_0000016c2c7b1d50;  1 drivers
v0000016c2c765cb0_0 .net *"_ivl_134", 47 0, L_0000016c2c7b2d90;  1 drivers
v0000016c2c7662f0_0 .net *"_ivl_14", 0 0, L_0000016c2c7679a0;  1 drivers
v0000016c2c765170_0 .net *"_ivl_140", 0 0, L_0000016c2c769a20;  1 drivers
L_0000016c2c76a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c765710_0 .net/2u *"_ivl_142", 31 0, L_0000016c2c76a288;  1 drivers
L_0000016c2c76a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000016c2c764ef0_0 .net/2u *"_ivl_146", 5 0, L_0000016c2c76a360;  1 drivers
v0000016c2c765e90_0 .net *"_ivl_148", 0 0, L_0000016c2c7b2b10;  1 drivers
L_0000016c2c76a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000016c2c766a70_0 .net/2u *"_ivl_150", 5 0, L_0000016c2c76a3a8;  1 drivers
v0000016c2c765210_0 .net *"_ivl_152", 0 0, L_0000016c2c7b3650;  1 drivers
v0000016c2c764d10_0 .net *"_ivl_155", 0 0, L_0000016c2c769b70;  1 drivers
L_0000016c2c76a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000016c2c7666b0_0 .net/2u *"_ivl_156", 5 0, L_0000016c2c76a3f0;  1 drivers
v0000016c2c765b70_0 .net *"_ivl_158", 0 0, L_0000016c2c7b2610;  1 drivers
L_0000016c2c769d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000016c2c7658f0_0 .net/2u *"_ivl_16", 4 0, L_0000016c2c769d30;  1 drivers
v0000016c2c765d50_0 .net *"_ivl_161", 0 0, L_0000016c2c769630;  1 drivers
L_0000016c2c76a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c765990_0 .net/2u *"_ivl_162", 15 0, L_0000016c2c76a438;  1 drivers
v0000016c2c765fd0_0 .net *"_ivl_164", 31 0, L_0000016c2c7b1cb0;  1 drivers
v0000016c2c764e50_0 .net *"_ivl_167", 0 0, L_0000016c2c7b2750;  1 drivers
v0000016c2c765a30_0 .net *"_ivl_168", 15 0, L_0000016c2c7b1f30;  1 drivers
v0000016c2c765c10_0 .net *"_ivl_170", 31 0, L_0000016c2c7b36f0;  1 drivers
v0000016c2c766070_0 .net *"_ivl_174", 31 0, L_0000016c2c7b3150;  1 drivers
L_0000016c2c76a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c7661b0_0 .net *"_ivl_177", 25 0, L_0000016c2c76a480;  1 drivers
L_0000016c2c76a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72c680_0 .net/2u *"_ivl_178", 31 0, L_0000016c2c76a4c8;  1 drivers
v0000016c2c72c5e0_0 .net *"_ivl_180", 0 0, L_0000016c2c7b1df0;  1 drivers
L_0000016c2c76a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72cf40_0 .net/2u *"_ivl_182", 5 0, L_0000016c2c76a510;  1 drivers
v0000016c2c72dee0_0 .net *"_ivl_184", 0 0, L_0000016c2c7b31f0;  1 drivers
L_0000016c2c76a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016c2c72dbc0_0 .net/2u *"_ivl_186", 5 0, L_0000016c2c76a558;  1 drivers
v0000016c2c72db20_0 .net *"_ivl_188", 0 0, L_0000016c2c7c5530;  1 drivers
v0000016c2c72ca40_0 .net *"_ivl_19", 4 0, L_0000016c2c7672c0;  1 drivers
v0000016c2c72dd00_0 .net *"_ivl_191", 0 0, L_0000016c2c768c90;  1 drivers
v0000016c2c72d300_0 .net *"_ivl_193", 0 0, L_0000016c2c768d00;  1 drivers
L_0000016c2c76a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016c2c72dda0_0 .net/2u *"_ivl_194", 5 0, L_0000016c2c76a5a0;  1 drivers
v0000016c2c72d760_0 .net *"_ivl_196", 0 0, L_0000016c2c7c5170;  1 drivers
L_0000016c2c76a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016c2c72cd60_0 .net/2u *"_ivl_198", 31 0, L_0000016c2c76a5e8;  1 drivers
L_0000016c2c769c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72d580_0 .net/2u *"_ivl_2", 5 0, L_0000016c2c769c58;  1 drivers
v0000016c2c72df80_0 .net *"_ivl_20", 4 0, L_0000016c2c767360;  1 drivers
v0000016c2c72d3a0_0 .net *"_ivl_200", 31 0, L_0000016c2c7c5210;  1 drivers
v0000016c2c72d6c0_0 .net *"_ivl_204", 31 0, L_0000016c2c7c58f0;  1 drivers
L_0000016c2c76a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72d940_0 .net *"_ivl_207", 25 0, L_0000016c2c76a630;  1 drivers
L_0000016c2c76a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72cae0_0 .net/2u *"_ivl_208", 31 0, L_0000016c2c76a678;  1 drivers
v0000016c2c72d8a0_0 .net *"_ivl_210", 0 0, L_0000016c2c7c5ad0;  1 drivers
L_0000016c2c76a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72dc60_0 .net/2u *"_ivl_212", 5 0, L_0000016c2c76a6c0;  1 drivers
v0000016c2c72ccc0_0 .net *"_ivl_214", 0 0, L_0000016c2c7c4450;  1 drivers
L_0000016c2c76a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016c2c72cfe0_0 .net/2u *"_ivl_216", 5 0, L_0000016c2c76a708;  1 drivers
v0000016c2c72ce00_0 .net *"_ivl_218", 0 0, L_0000016c2c7c5a30;  1 drivers
v0000016c2c72d440_0 .net *"_ivl_221", 0 0, L_0000016c2c769240;  1 drivers
v0000016c2c72c540_0 .net *"_ivl_223", 0 0, L_0000016c2c768d70;  1 drivers
L_0000016c2c76a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016c2c72de40_0 .net/2u *"_ivl_224", 5 0, L_0000016c2c76a750;  1 drivers
v0000016c2c72c400_0 .net *"_ivl_226", 0 0, L_0000016c2c7c3f50;  1 drivers
v0000016c2c72d4e0_0 .net *"_ivl_228", 31 0, L_0000016c2c7c43b0;  1 drivers
v0000016c2c72d9e0_0 .net *"_ivl_24", 0 0, L_0000016c2c769860;  1 drivers
L_0000016c2c769d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72c720_0 .net/2u *"_ivl_26", 4 0, L_0000016c2c769d78;  1 drivers
v0000016c2c72c360_0 .net *"_ivl_29", 4 0, L_0000016c2c767fe0;  1 drivers
v0000016c2c72e020_0 .net *"_ivl_32", 0 0, L_0000016c2c769010;  1 drivers
L_0000016c2c769dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72d620_0 .net/2u *"_ivl_34", 4 0, L_0000016c2c769dc0;  1 drivers
v0000016c2c72d800_0 .net *"_ivl_37", 4 0, L_0000016c2c7681c0;  1 drivers
v0000016c2c72e0c0_0 .net *"_ivl_40", 0 0, L_0000016c2c769940;  1 drivers
L_0000016c2c769e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72da80_0 .net/2u *"_ivl_42", 15 0, L_0000016c2c769e08;  1 drivers
v0000016c2c72e160_0 .net *"_ivl_45", 15 0, L_0000016c2c7b3290;  1 drivers
v0000016c2c72d120_0 .net *"_ivl_48", 0 0, L_0000016c2c7690f0;  1 drivers
v0000016c2c72c900_0 .net *"_ivl_5", 5 0, L_0000016c2c7670e0;  1 drivers
L_0000016c2c769e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72e200_0 .net/2u *"_ivl_50", 36 0, L_0000016c2c769e50;  1 drivers
L_0000016c2c769e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72c4a0_0 .net/2u *"_ivl_52", 31 0, L_0000016c2c769e98;  1 drivers
v0000016c2c72c7c0_0 .net *"_ivl_55", 4 0, L_0000016c2c7b3a10;  1 drivers
v0000016c2c72cea0_0 .net *"_ivl_56", 36 0, L_0000016c2c7b3830;  1 drivers
v0000016c2c72c860_0 .net *"_ivl_58", 36 0, L_0000016c2c7b3470;  1 drivers
v0000016c2c72c9a0_0 .net *"_ivl_62", 0 0, L_0000016c2c7698d0;  1 drivers
L_0000016c2c769ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72cb80_0 .net/2u *"_ivl_64", 5 0, L_0000016c2c769ee0;  1 drivers
v0000016c2c72d1c0_0 .net *"_ivl_67", 5 0, L_0000016c2c7b3ab0;  1 drivers
v0000016c2c72cc20_0 .net *"_ivl_70", 0 0, L_0000016c2c7692b0;  1 drivers
L_0000016c2c769f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72d080_0 .net/2u *"_ivl_72", 57 0, L_0000016c2c769f28;  1 drivers
L_0000016c2c769f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72d260_0 .net/2u *"_ivl_74", 31 0, L_0000016c2c769f70;  1 drivers
v0000016c2c767c20_0 .net *"_ivl_77", 25 0, L_0000016c2c7b2110;  1 drivers
v0000016c2c767540_0 .net *"_ivl_78", 57 0, L_0000016c2c7b2390;  1 drivers
v0000016c2c767180_0 .net *"_ivl_8", 0 0, L_0000016c2c7699b0;  1 drivers
v0000016c2c767400_0 .net *"_ivl_80", 57 0, L_0000016c2c7b2cf0;  1 drivers
L_0000016c2c769fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000016c2c767680_0 .net/2u *"_ivl_84", 31 0, L_0000016c2c769fb8;  1 drivers
L_0000016c2c76a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000016c2c767ea0_0 .net/2u *"_ivl_88", 5 0, L_0000016c2c76a000;  1 drivers
v0000016c2c768800_0 .net *"_ivl_90", 0 0, L_0000016c2c7b3510;  1 drivers
L_0000016c2c76a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000016c2c768940_0 .net/2u *"_ivl_92", 5 0, L_0000016c2c76a048;  1 drivers
v0000016c2c768620_0 .net *"_ivl_94", 0 0, L_0000016c2c7b2c50;  1 drivers
v0000016c2c766dc0_0 .net *"_ivl_97", 0 0, L_0000016c2c769160;  1 drivers
v0000016c2c768260_0 .net *"_ivl_98", 47 0, L_0000016c2c7b2430;  1 drivers
v0000016c2c7688a0_0 .net "adderResult", 31 0, L_0000016c2c7b2f70;  1 drivers
v0000016c2c767d60_0 .net "address", 31 0, L_0000016c2c7b2bb0;  1 drivers
v0000016c2c768300_0 .net "clk", 0 0, L_0000016c2c769080;  alias, 1 drivers
v0000016c2c767ae0_0 .var "cycles_consumed", 31 0;
v0000016c2c767b80_0 .net "extImm", 31 0, L_0000016c2c7b3010;  1 drivers
v0000016c2c766c80_0 .net "funct", 5 0, L_0000016c2c7b22f0;  1 drivers
v0000016c2c768a80_0 .net "hlt", 0 0, v0000016c2c6f6a30_0;  1 drivers
v0000016c2c7689e0_0 .net "imm", 15 0, L_0000016c2c7b24d0;  1 drivers
v0000016c2c767220_0 .net "immediate", 31 0, L_0000016c2c7c48b0;  1 drivers
v0000016c2c768760_0 .net "input_clk", 0 0, v0000016c2c767720_0;  1 drivers
v0000016c2c7683a0_0 .net "instruction", 31 0, L_0000016c2c7b2930;  1 drivers
v0000016c2c768440_0 .net "memoryReadData", 31 0, v0000016c2c72a990_0;  1 drivers
v0000016c2c767860_0 .net "nextPC", 31 0, L_0000016c2c7b2a70;  1 drivers
v0000016c2c767e00_0 .net "opcode", 5 0, L_0000016c2c7677c0;  1 drivers
v0000016c2c767f40_0 .net "rd", 4 0, L_0000016c2c767a40;  1 drivers
v0000016c2c767900_0 .net "readData1", 31 0, L_0000016c2c769b00;  1 drivers
v0000016c2c7674a0_0 .net "readData1_w", 31 0, L_0000016c2c7c3ff0;  1 drivers
v0000016c2c768b20_0 .net "readData2", 31 0, L_0000016c2c769a90;  1 drivers
v0000016c2c767cc0_0 .net "rs", 4 0, L_0000016c2c768080;  1 drivers
v0000016c2c766d20_0 .net "rst", 0 0, v0000016c2c7675e0_0;  1 drivers
v0000016c2c7684e0_0 .net "rt", 4 0, L_0000016c2c7b3790;  1 drivers
v0000016c2c7686c0_0 .net "shamt", 31 0, L_0000016c2c7b26b0;  1 drivers
v0000016c2c766e60_0 .net "wire_instruction", 31 0, L_0000016c2c768ec0;  1 drivers
v0000016c2c768120_0 .net "writeData", 31 0, L_0000016c2c7c5990;  1 drivers
v0000016c2c768580_0 .net "zero", 0 0, L_0000016c2c7c4950;  1 drivers
L_0000016c2c7670e0 .part L_0000016c2c7b2930, 26, 6;
L_0000016c2c7677c0 .functor MUXZ 6, L_0000016c2c7670e0, L_0000016c2c769c58, L_0000016c2c769550, C4<>;
L_0000016c2c7679a0 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c769ce8;
L_0000016c2c7672c0 .part L_0000016c2c7b2930, 11, 5;
L_0000016c2c767360 .functor MUXZ 5, L_0000016c2c7672c0, L_0000016c2c769d30, L_0000016c2c7679a0, C4<>;
L_0000016c2c767a40 .functor MUXZ 5, L_0000016c2c767360, L_0000016c2c769ca0, L_0000016c2c7699b0, C4<>;
L_0000016c2c767fe0 .part L_0000016c2c7b2930, 21, 5;
L_0000016c2c768080 .functor MUXZ 5, L_0000016c2c767fe0, L_0000016c2c769d78, L_0000016c2c769860, C4<>;
L_0000016c2c7681c0 .part L_0000016c2c7b2930, 16, 5;
L_0000016c2c7b3790 .functor MUXZ 5, L_0000016c2c7681c0, L_0000016c2c769dc0, L_0000016c2c769010, C4<>;
L_0000016c2c7b3290 .part L_0000016c2c7b2930, 0, 16;
L_0000016c2c7b24d0 .functor MUXZ 16, L_0000016c2c7b3290, L_0000016c2c769e08, L_0000016c2c769940, C4<>;
L_0000016c2c7b3a10 .part L_0000016c2c7b2930, 6, 5;
L_0000016c2c7b3830 .concat [ 5 32 0 0], L_0000016c2c7b3a10, L_0000016c2c769e98;
L_0000016c2c7b3470 .functor MUXZ 37, L_0000016c2c7b3830, L_0000016c2c769e50, L_0000016c2c7690f0, C4<>;
L_0000016c2c7b26b0 .part L_0000016c2c7b3470, 0, 32;
L_0000016c2c7b3ab0 .part L_0000016c2c7b2930, 0, 6;
L_0000016c2c7b22f0 .functor MUXZ 6, L_0000016c2c7b3ab0, L_0000016c2c769ee0, L_0000016c2c7698d0, C4<>;
L_0000016c2c7b2110 .part L_0000016c2c7b2930, 0, 26;
L_0000016c2c7b2390 .concat [ 26 32 0 0], L_0000016c2c7b2110, L_0000016c2c769f70;
L_0000016c2c7b2cf0 .functor MUXZ 58, L_0000016c2c7b2390, L_0000016c2c769f28, L_0000016c2c7692b0, C4<>;
L_0000016c2c7b2bb0 .part L_0000016c2c7b2cf0, 0, 32;
L_0000016c2c7b2890 .arith/sum 32, v0000016c2c72b070_0, L_0000016c2c769fb8;
L_0000016c2c7b3510 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a000;
L_0000016c2c7b2c50 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a048;
L_0000016c2c7b2430 .concat [ 32 16 0 0], L_0000016c2c7b2bb0, L_0000016c2c76a090;
L_0000016c2c7b2ed0 .concat [ 6 26 0 0], L_0000016c2c7677c0, L_0000016c2c76a0d8;
L_0000016c2c7b27f0 .cmp/eq 32, L_0000016c2c7b2ed0, L_0000016c2c76a120;
L_0000016c2c7b3330 .cmp/eq 6, L_0000016c2c7b22f0, L_0000016c2c76a168;
L_0000016c2c7b2070 .concat [ 32 16 0 0], L_0000016c2c769b00, L_0000016c2c76a1b0;
L_0000016c2c7b2e30 .concat [ 32 16 0 0], v0000016c2c72b070_0, L_0000016c2c76a1f8;
L_0000016c2c7b3b50 .part L_0000016c2c7b24d0, 15, 1;
LS_0000016c2c7b1e90_0_0 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_4 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_8 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_12 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_16 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_20 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_24 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_0_28 .concat [ 1 1 1 1], L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50, L_0000016c2c7b3b50;
LS_0000016c2c7b1e90_1_0 .concat [ 4 4 4 4], LS_0000016c2c7b1e90_0_0, LS_0000016c2c7b1e90_0_4, LS_0000016c2c7b1e90_0_8, LS_0000016c2c7b1e90_0_12;
LS_0000016c2c7b1e90_1_4 .concat [ 4 4 4 4], LS_0000016c2c7b1e90_0_16, LS_0000016c2c7b1e90_0_20, LS_0000016c2c7b1e90_0_24, LS_0000016c2c7b1e90_0_28;
L_0000016c2c7b1e90 .concat [ 16 16 0 0], LS_0000016c2c7b1e90_1_0, LS_0000016c2c7b1e90_1_4;
L_0000016c2c7b1fd0 .concat [ 16 32 0 0], L_0000016c2c7b24d0, L_0000016c2c7b1e90;
L_0000016c2c7b33d0 .arith/sum 48, L_0000016c2c7b2e30, L_0000016c2c7b1fd0;
L_0000016c2c7b1d50 .functor MUXZ 48, L_0000016c2c7b33d0, L_0000016c2c7b2070, L_0000016c2c7691d0, C4<>;
L_0000016c2c7b2d90 .functor MUXZ 48, L_0000016c2c7b1d50, L_0000016c2c7b2430, L_0000016c2c769160, C4<>;
L_0000016c2c7b2f70 .part L_0000016c2c7b2d90, 0, 32;
L_0000016c2c7b2a70 .functor MUXZ 32, L_0000016c2c7b2890, L_0000016c2c7b2f70, v0000016c2c72b110_0, C4<>;
L_0000016c2c7b2930 .functor MUXZ 32, L_0000016c2c768ec0, L_0000016c2c76a288, L_0000016c2c769a20, C4<>;
L_0000016c2c7b2b10 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a360;
L_0000016c2c7b3650 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a3a8;
L_0000016c2c7b2610 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a3f0;
L_0000016c2c7b1cb0 .concat [ 16 16 0 0], L_0000016c2c7b24d0, L_0000016c2c76a438;
L_0000016c2c7b2750 .part L_0000016c2c7b24d0, 15, 1;
LS_0000016c2c7b1f30_0_0 .concat [ 1 1 1 1], L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750;
LS_0000016c2c7b1f30_0_4 .concat [ 1 1 1 1], L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750;
LS_0000016c2c7b1f30_0_8 .concat [ 1 1 1 1], L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750;
LS_0000016c2c7b1f30_0_12 .concat [ 1 1 1 1], L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750, L_0000016c2c7b2750;
L_0000016c2c7b1f30 .concat [ 4 4 4 4], LS_0000016c2c7b1f30_0_0, LS_0000016c2c7b1f30_0_4, LS_0000016c2c7b1f30_0_8, LS_0000016c2c7b1f30_0_12;
L_0000016c2c7b36f0 .concat [ 16 16 0 0], L_0000016c2c7b24d0, L_0000016c2c7b1f30;
L_0000016c2c7b3010 .functor MUXZ 32, L_0000016c2c7b36f0, L_0000016c2c7b1cb0, L_0000016c2c769630, C4<>;
L_0000016c2c7b3150 .concat [ 6 26 0 0], L_0000016c2c7677c0, L_0000016c2c76a480;
L_0000016c2c7b1df0 .cmp/eq 32, L_0000016c2c7b3150, L_0000016c2c76a4c8;
L_0000016c2c7b31f0 .cmp/eq 6, L_0000016c2c7b22f0, L_0000016c2c76a510;
L_0000016c2c7c5530 .cmp/eq 6, L_0000016c2c7b22f0, L_0000016c2c76a558;
L_0000016c2c7c5170 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a5a0;
L_0000016c2c7c5210 .functor MUXZ 32, L_0000016c2c7b3010, L_0000016c2c76a5e8, L_0000016c2c7c5170, C4<>;
L_0000016c2c7c48b0 .functor MUXZ 32, L_0000016c2c7c5210, L_0000016c2c7b26b0, L_0000016c2c768d00, C4<>;
L_0000016c2c7c58f0 .concat [ 6 26 0 0], L_0000016c2c7677c0, L_0000016c2c76a630;
L_0000016c2c7c5ad0 .cmp/eq 32, L_0000016c2c7c58f0, L_0000016c2c76a678;
L_0000016c2c7c4450 .cmp/eq 6, L_0000016c2c7b22f0, L_0000016c2c76a6c0;
L_0000016c2c7c5a30 .cmp/eq 6, L_0000016c2c7b22f0, L_0000016c2c76a708;
L_0000016c2c7c3f50 .cmp/eq 6, L_0000016c2c7677c0, L_0000016c2c76a750;
L_0000016c2c7c43b0 .functor MUXZ 32, L_0000016c2c769b00, v0000016c2c72b070_0, L_0000016c2c7c3f50, C4<>;
L_0000016c2c7c3ff0 .functor MUXZ 32, L_0000016c2c7c43b0, L_0000016c2c769a90, L_0000016c2c768d70, C4<>;
S_0000016c2c7055d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016c2c6e92e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016c2c769710 .functor NOT 1, v0000016c2c6f65d0_0, C4<0>, C4<0>, C4<0>;
v0000016c2c6f7250_0 .net *"_ivl_0", 0 0, L_0000016c2c769710;  1 drivers
v0000016c2c6f7bb0_0 .net "in1", 31 0, L_0000016c2c769a90;  alias, 1 drivers
v0000016c2c6f7930_0 .net "in2", 31 0, L_0000016c2c7c48b0;  alias, 1 drivers
v0000016c2c6f60d0_0 .net "out", 31 0, L_0000016c2c7c4e50;  alias, 1 drivers
v0000016c2c6f6530_0 .net "s", 0 0, v0000016c2c6f65d0_0;  alias, 1 drivers
L_0000016c2c7c4e50 .functor MUXZ 32, L_0000016c2c7c48b0, L_0000016c2c769a90, L_0000016c2c769710, C4<>;
S_0000016c2c695db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000016c2c760090 .param/l "RType" 0 4 2, C4<000000>;
P_0000016c2c7600c8 .param/l "add" 0 4 5, C4<100000>;
P_0000016c2c760100 .param/l "addi" 0 4 8, C4<001000>;
P_0000016c2c760138 .param/l "addu" 0 4 5, C4<100001>;
P_0000016c2c760170 .param/l "and_" 0 4 5, C4<100100>;
P_0000016c2c7601a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000016c2c7601e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000016c2c760218 .param/l "bne" 0 4 10, C4<000101>;
P_0000016c2c760250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016c2c760288 .param/l "j" 0 4 12, C4<000010>;
P_0000016c2c7602c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000016c2c7602f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000016c2c760330 .param/l "lw" 0 4 8, C4<100011>;
P_0000016c2c760368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016c2c7603a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000016c2c7603d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000016c2c760410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016c2c760448 .param/l "sll" 0 4 6, C4<000000>;
P_0000016c2c760480 .param/l "slt" 0 4 5, C4<101010>;
P_0000016c2c7604b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000016c2c7604f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016c2c760528 .param/l "sub" 0 4 5, C4<100010>;
P_0000016c2c760560 .param/l "subu" 0 4 5, C4<100011>;
P_0000016c2c760598 .param/l "sw" 0 4 8, C4<101011>;
P_0000016c2c7605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016c2c760608 .param/l "xori" 0 4 8, C4<001110>;
v0000016c2c6f6cb0_0 .var "ALUOp", 3 0;
v0000016c2c6f65d0_0 .var "ALUSrc", 0 0;
v0000016c2c6f6c10_0 .var "MemReadEn", 0 0;
v0000016c2c6f6670_0 .var "MemWriteEn", 0 0;
v0000016c2c6f7cf0_0 .var "MemtoReg", 0 0;
v0000016c2c6f6df0_0 .var "RegDst", 0 0;
v0000016c2c6f7a70_0 .var "RegWriteEn", 0 0;
v0000016c2c6f7390_0 .net "funct", 5 0, L_0000016c2c7b22f0;  alias, 1 drivers
v0000016c2c6f6a30_0 .var "hlt", 0 0;
v0000016c2c6f6ad0_0 .net "opcode", 5 0, L_0000016c2c7677c0;  alias, 1 drivers
v0000016c2c6f6b70_0 .net "rst", 0 0, v0000016c2c7675e0_0;  alias, 1 drivers
E_0000016c2c6e9960 .event anyedge, v0000016c2c6f6b70_0, v0000016c2c6f6ad0_0, v0000016c2c6f7390_0;
S_0000016c2c6269c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000016c2c6e9520 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000016c2c768ec0 .functor BUFZ 32, L_0000016c2c7b38d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016c2c6f6e90_0 .net "Data_Out", 31 0, L_0000016c2c768ec0;  alias, 1 drivers
v0000016c2c6f6f30 .array "InstMem", 0 1023, 31 0;
v0000016c2c6f6fd0_0 .net *"_ivl_0", 31 0, L_0000016c2c7b38d0;  1 drivers
v0000016c2c6f71b0_0 .net *"_ivl_3", 9 0, L_0000016c2c7b2250;  1 drivers
v0000016c2c6f7070_0 .net *"_ivl_4", 11 0, L_0000016c2c7b3970;  1 drivers
L_0000016c2c76a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016c2c6f7110_0 .net *"_ivl_7", 1 0, L_0000016c2c76a240;  1 drivers
v0000016c2c6f7430_0 .net "addr", 31 0, v0000016c2c72b070_0;  alias, 1 drivers
v0000016c2c6f74d0_0 .var/i "i", 31 0;
L_0000016c2c7b38d0 .array/port v0000016c2c6f6f30, L_0000016c2c7b3970;
L_0000016c2c7b2250 .part v0000016c2c72b070_0, 0, 10;
L_0000016c2c7b3970 .concat [ 10 2 0 0], L_0000016c2c7b2250, L_0000016c2c76a240;
S_0000016c2c626b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000016c2c769b00 .functor BUFZ 32, L_0000016c2c7b2570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016c2c769a90 .functor BUFZ 32, L_0000016c2c7b21b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016c2c6f7750_0 .net *"_ivl_0", 31 0, L_0000016c2c7b2570;  1 drivers
v0000016c2c6f77f0_0 .net *"_ivl_10", 6 0, L_0000016c2c7b30b0;  1 drivers
L_0000016c2c76a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016c2c6d5530_0 .net *"_ivl_13", 1 0, L_0000016c2c76a318;  1 drivers
v0000016c2c6d4770_0 .net *"_ivl_2", 6 0, L_0000016c2c7b35b0;  1 drivers
L_0000016c2c76a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016c2c72ae90_0 .net *"_ivl_5", 1 0, L_0000016c2c76a2d0;  1 drivers
v0000016c2c72bc50_0 .net *"_ivl_8", 31 0, L_0000016c2c7b21b0;  1 drivers
v0000016c2c72a850_0 .net "clk", 0 0, L_0000016c2c769080;  alias, 1 drivers
v0000016c2c72bed0_0 .var/i "i", 31 0;
v0000016c2c72a530_0 .net "readData1", 31 0, L_0000016c2c769b00;  alias, 1 drivers
v0000016c2c72bbb0_0 .net "readData2", 31 0, L_0000016c2c769a90;  alias, 1 drivers
v0000016c2c72c150_0 .net "readRegister1", 4 0, L_0000016c2c768080;  alias, 1 drivers
v0000016c2c72b570_0 .net "readRegister2", 4 0, L_0000016c2c7b3790;  alias, 1 drivers
v0000016c2c72b4d0 .array "registers", 31 0, 31 0;
v0000016c2c72a8f0_0 .net "rst", 0 0, v0000016c2c7675e0_0;  alias, 1 drivers
v0000016c2c72bf70_0 .net "we", 0 0, v0000016c2c6f7a70_0;  alias, 1 drivers
v0000016c2c72acb0_0 .net "writeData", 31 0, L_0000016c2c7c5990;  alias, 1 drivers
v0000016c2c72aad0_0 .net "writeRegister", 4 0, L_0000016c2c7b29d0;  alias, 1 drivers
E_0000016c2c6e97a0/0 .event negedge, v0000016c2c6f6b70_0;
E_0000016c2c6e97a0/1 .event posedge, v0000016c2c72a850_0;
E_0000016c2c6e97a0 .event/or E_0000016c2c6e97a0/0, E_0000016c2c6e97a0/1;
L_0000016c2c7b2570 .array/port v0000016c2c72b4d0, L_0000016c2c7b35b0;
L_0000016c2c7b35b0 .concat [ 5 2 0 0], L_0000016c2c768080, L_0000016c2c76a2d0;
L_0000016c2c7b21b0 .array/port v0000016c2c72b4d0, L_0000016c2c7b30b0;
L_0000016c2c7b30b0 .concat [ 5 2 0 0], L_0000016c2c7b3790, L_0000016c2c76a318;
S_0000016c2c6952e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000016c2c626b50;
 .timescale 0 0;
v0000016c2c6f7c50_0 .var/i "i", 31 0;
S_0000016c2c695470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000016c2c6e97e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000016c2c7695c0 .functor NOT 1, v0000016c2c6f6df0_0, C4<0>, C4<0>, C4<0>;
v0000016c2c72b610_0 .net *"_ivl_0", 0 0, L_0000016c2c7695c0;  1 drivers
v0000016c2c72c1f0_0 .net "in1", 4 0, L_0000016c2c7b3790;  alias, 1 drivers
v0000016c2c72ab70_0 .net "in2", 4 0, L_0000016c2c767a40;  alias, 1 drivers
v0000016c2c72c0b0_0 .net "out", 4 0, L_0000016c2c7b29d0;  alias, 1 drivers
v0000016c2c72bcf0_0 .net "s", 0 0, v0000016c2c6f6df0_0;  alias, 1 drivers
L_0000016c2c7b29d0 .functor MUXZ 5, L_0000016c2c767a40, L_0000016c2c7b3790, L_0000016c2c7695c0, C4<>;
S_0000016c2c67d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000016c2c6e9ae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000016c2c768de0 .functor NOT 1, v0000016c2c6f7cf0_0, C4<0>, C4<0>, C4<0>;
v0000016c2c72b930_0 .net *"_ivl_0", 0 0, L_0000016c2c768de0;  1 drivers
v0000016c2c72b9d0_0 .net "in1", 31 0, v0000016c2c72ba70_0;  alias, 1 drivers
v0000016c2c72be30_0 .net "in2", 31 0, v0000016c2c72a990_0;  alias, 1 drivers
v0000016c2c72afd0_0 .net "out", 31 0, L_0000016c2c7c5990;  alias, 1 drivers
v0000016c2c72adf0_0 .net "s", 0 0, v0000016c2c6f7cf0_0;  alias, 1 drivers
L_0000016c2c7c5990 .functor MUXZ 32, v0000016c2c72a990_0, v0000016c2c72ba70_0, L_0000016c2c768de0, C4<>;
S_0000016c2c67d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000016c2c6c5120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000016c2c6c5158 .param/l "AND" 0 9 12, C4<0010>;
P_0000016c2c6c5190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000016c2c6c51c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000016c2c6c5200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000016c2c6c5238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000016c2c6c5270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000016c2c6c52a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000016c2c6c52e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000016c2c6c5318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000016c2c6c5350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000016c2c6c5388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000016c2c76a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016c2c72bb10_0 .net/2u *"_ivl_0", 31 0, L_0000016c2c76a798;  1 drivers
v0000016c2c72b390_0 .net "opSel", 3 0, v0000016c2c6f6cb0_0;  alias, 1 drivers
v0000016c2c72a710_0 .net "operand1", 31 0, L_0000016c2c7c3ff0;  alias, 1 drivers
v0000016c2c72b2f0_0 .net "operand2", 31 0, L_0000016c2c7c4e50;  alias, 1 drivers
v0000016c2c72ba70_0 .var "result", 31 0;
v0000016c2c72b890_0 .net "zero", 0 0, L_0000016c2c7c4950;  alias, 1 drivers
E_0000016c2c6e9b20 .event anyedge, v0000016c2c6f6cb0_0, v0000016c2c72a710_0, v0000016c2c6f60d0_0;
L_0000016c2c7c4950 .cmp/eq 32, v0000016c2c72ba70_0, L_0000016c2c76a798;
S_0000016c2c6c53d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000016c2c760650 .param/l "RType" 0 4 2, C4<000000>;
P_0000016c2c760688 .param/l "add" 0 4 5, C4<100000>;
P_0000016c2c7606c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000016c2c7606f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000016c2c760730 .param/l "and_" 0 4 5, C4<100100>;
P_0000016c2c760768 .param/l "andi" 0 4 8, C4<001100>;
P_0000016c2c7607a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000016c2c7607d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000016c2c760810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000016c2c760848 .param/l "j" 0 4 12, C4<000010>;
P_0000016c2c760880 .param/l "jal" 0 4 12, C4<000011>;
P_0000016c2c7608b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000016c2c7608f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000016c2c760928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000016c2c760960 .param/l "or_" 0 4 5, C4<100101>;
P_0000016c2c760998 .param/l "ori" 0 4 8, C4<001101>;
P_0000016c2c7609d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000016c2c760a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000016c2c760a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000016c2c760a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000016c2c760ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000016c2c760ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000016c2c760b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000016c2c760b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000016c2c760b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000016c2c760bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000016c2c72b110_0 .var "PCsrc", 0 0;
v0000016c2c72a350_0 .net "funct", 5 0, L_0000016c2c7b22f0;  alias, 1 drivers
v0000016c2c72bd90_0 .net "opcode", 5 0, L_0000016c2c7677c0;  alias, 1 drivers
v0000016c2c72a3f0_0 .net "operand1", 31 0, L_0000016c2c769b00;  alias, 1 drivers
v0000016c2c72b6b0_0 .net "operand2", 31 0, L_0000016c2c7c4e50;  alias, 1 drivers
v0000016c2c72aa30_0 .net "rst", 0 0, v0000016c2c7675e0_0;  alias, 1 drivers
E_0000016c2c6eab20/0 .event anyedge, v0000016c2c6f6b70_0, v0000016c2c6f6ad0_0, v0000016c2c72a530_0, v0000016c2c6f60d0_0;
E_0000016c2c6eab20/1 .event anyedge, v0000016c2c6f7390_0;
E_0000016c2c6eab20 .event/or E_0000016c2c6eab20/0, E_0000016c2c6eab20/1;
S_0000016c2c6ad7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000016c2c72c010 .array "DataMem", 0 1023, 31 0;
v0000016c2c72a490_0 .net "address", 31 0, v0000016c2c72ba70_0;  alias, 1 drivers
v0000016c2c72a5d0_0 .net "clock", 0 0, L_0000016c2c7696a0;  1 drivers
v0000016c2c72a670_0 .net "data", 31 0, L_0000016c2c769a90;  alias, 1 drivers
v0000016c2c72a7b0_0 .var/i "i", 31 0;
v0000016c2c72a990_0 .var "q", 31 0;
v0000016c2c72af30_0 .net "rden", 0 0, v0000016c2c6f6c10_0;  alias, 1 drivers
v0000016c2c72ad50_0 .net "wren", 0 0, v0000016c2c6f6670_0;  alias, 1 drivers
E_0000016c2c6e79a0 .event posedge, v0000016c2c72a5d0_0;
S_0000016c2c6ad940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000016c2c695c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000016c2c6e9b60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000016c2c72ac10_0 .net "PCin", 31 0, L_0000016c2c7b2a70;  alias, 1 drivers
v0000016c2c72b070_0 .var "PCout", 31 0;
v0000016c2c72b1b0_0 .net "clk", 0 0, L_0000016c2c769080;  alias, 1 drivers
v0000016c2c72b250_0 .net "rst", 0 0, v0000016c2c7675e0_0;  alias, 1 drivers
    .scope S_0000016c2c6c53d0;
T_0 ;
    %wait E_0000016c2c6eab20;
    %load/vec4 v0000016c2c72aa30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016c2c72b110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016c2c72bd90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000016c2c72a3f0_0;
    %load/vec4 v0000016c2c72b6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000016c2c72bd90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000016c2c72a3f0_0;
    %load/vec4 v0000016c2c72b6b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000016c2c72bd90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000016c2c72bd90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000016c2c72bd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000016c2c72a350_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000016c2c72b110_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016c2c6ad940;
T_1 ;
    %wait E_0000016c2c6e97a0;
    %load/vec4 v0000016c2c72b250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016c2c72b070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016c2c72ac10_0;
    %assign/vec4 v0000016c2c72b070_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016c2c6269c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c2c6f74d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000016c2c6f74d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016c2c6f74d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %load/vec4 v0000016c2c6f74d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c2c6f74d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c6f6f30, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000016c2c695db0;
T_3 ;
    %wait E_0000016c2c6e9960;
    %load/vec4 v0000016c2c6f6b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000016c2c6f6a30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016c2c6f6670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016c2c6f7cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000016c2c6f6c10_0, 0;
    %assign/vec4 v0000016c2c6f6df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000016c2c6f6a30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000016c2c6f6cb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000016c2c6f65d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016c2c6f7a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016c2c6f6670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016c2c6f7cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016c2c6f6c10_0, 0, 1;
    %store/vec4 v0000016c2c6f6df0_0, 0, 1;
    %load/vec4 v0000016c2c6f6ad0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f6a30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %load/vec4 v0000016c2c6f7390_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016c2c6f6df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f6c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f7cf0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f6670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c2c6f65d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016c2c6f6cb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000016c2c626b50;
T_4 ;
    %wait E_0000016c2c6e97a0;
    %fork t_1, S_0000016c2c6952e0;
    %jmp t_0;
    .scope S_0000016c2c6952e0;
t_1 ;
    %load/vec4 v0000016c2c72a8f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c2c6f7c50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000016c2c6f7c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016c2c6f7c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72b4d0, 0, 4;
    %load/vec4 v0000016c2c6f7c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c2c6f7c50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000016c2c72bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000016c2c72acb0_0;
    %load/vec4 v0000016c2c72aad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72b4d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72b4d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000016c2c626b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016c2c626b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c2c72bed0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000016c2c72bed0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000016c2c72bed0_0;
    %ix/getv/s 4, v0000016c2c72bed0_0;
    %load/vec4a v0000016c2c72b4d0, 4;
    %ix/getv/s 4, v0000016c2c72bed0_0;
    %load/vec4a v0000016c2c72b4d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000016c2c72bed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c2c72bed0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000016c2c67d6c0;
T_6 ;
    %wait E_0000016c2c6e9b20;
    %load/vec4 v0000016c2c72b390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %add;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %sub;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %and;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %or;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %xor;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %or;
    %inv;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000016c2c72a710_0;
    %load/vec4 v0000016c2c72b2f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000016c2c72b2f0_0;
    %load/vec4 v0000016c2c72a710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000016c2c72a710_0;
    %ix/getv 4, v0000016c2c72b2f0_0;
    %shiftl 4;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000016c2c72a710_0;
    %ix/getv 4, v0000016c2c72b2f0_0;
    %shiftr 4;
    %assign/vec4 v0000016c2c72ba70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000016c2c6ad7b0;
T_7 ;
    %wait E_0000016c2c6e79a0;
    %load/vec4 v0000016c2c72af30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000016c2c72a490_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000016c2c72c010, 4;
    %assign/vec4 v0000016c2c72a990_0, 0;
T_7.0 ;
    %load/vec4 v0000016c2c72ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016c2c72a670_0;
    %ix/getv 3, v0000016c2c72a490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000016c2c6ad7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c2c72a7b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000016c2c72a7b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016c2c72a7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %load/vec4 v0000016c2c72a7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c2c72a7b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c2c72c010, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000016c2c6ad7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c2c72a7b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000016c2c72a7b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000016c2c72a7b0_0;
    %load/vec4a v0000016c2c72c010, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000016c2c72a7b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000016c2c72a7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c2c72a7b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000016c2c695c20;
T_10 ;
    %wait E_0000016c2c6e97a0;
    %load/vec4 v0000016c2c766d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016c2c767ae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000016c2c767ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000016c2c767ae0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000016c2c6eed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016c2c767720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016c2c7675e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000016c2c6eed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000016c2c767720_0;
    %inv;
    %assign/vec4 v0000016c2c767720_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000016c2c6eed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c2c7675e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016c2c7675e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000016c2c767040_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
