#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dfaa1f09080 .scope module, "Single_Cycle_Top_tb" "Single_Cycle_Top_tb" 2 5;
 .timescale -9 -12;
L_0x5dfaa1f43d50 .functor BUFZ 32, v0x5dfaa1f2c8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f43a00 .functor BUFZ 32, L_0x5dfaa1f420e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f44200 .functor BUFZ 32, L_0x5dfaa1f42450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f44300 .functor BUFZ 32, L_0x5dfaa1f42770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f443a0 .functor BUFZ 32, L_0x5dfaa1f43ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f44410 .functor BUFZ 32, v0x5dfaa1f2e1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f444c0 .functor BUFZ 1, v0x5dfaa1f29060_0, C4<0>, C4<0>, C4<0>;
L_0x5dfaa1f445c0 .functor BUFZ 1, v0x5dfaa1f28e00_0, C4<0>, C4<0>, C4<0>;
L_0x5dfaa1f44710 .functor BUFZ 32, L_0x5dfaa1f433f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f44840 .functor BUFZ 32, v0x5dfaa1eec5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f44940 .functor BUFZ 3, v0x5dfaa1f29120_0, C4<000>, C4<000>, C4<000>;
v0x5dfaa1f31170_0 .net "MemWrite", 0 0, L_0x5dfaa1f445c0;  1 drivers
v0x5dfaa1f31250_0 .net "PC_current", 31 0, L_0x5dfaa1f43d50;  1 drivers
v0x5dfaa1f31330_0 .net "RegWrite", 0 0, L_0x5dfaa1f444c0;  1 drivers
v0x5dfaa1f313d0_0 .net "alu_result", 31 0, L_0x5dfaa1f44840;  1 drivers
v0x5dfaa1f314b0_0 .var "clk", 0 0;
v0x5dfaa1f31630_0 .var/i "cycle_count", 31 0;
v0x5dfaa1f31710_0 .net "immediate", 31 0, L_0x5dfaa1f44410;  1 drivers
v0x5dfaa1f317f0_0 .net "instruction", 31 0, L_0x5dfaa1f43a00;  1 drivers
v0x5dfaa1f318d0_0 .net "memory_read_data", 31 0, L_0x5dfaa1f44710;  1 drivers
v0x5dfaa1f31a40_0 .net "reg_data1", 31 0, L_0x5dfaa1f44200;  1 drivers
v0x5dfaa1f31b20_0 .net "reg_data2", 31 0, L_0x5dfaa1f44300;  1 drivers
v0x5dfaa1f31c00_0 .net "reg_write_data", 31 0, L_0x5dfaa1f443a0;  1 drivers
v0x5dfaa1f31ce0_0 .net "result_src", 2 0, L_0x5dfaa1f44940;  1 drivers
v0x5dfaa1f31dc0_0 .var "rst", 0 0;
S_0x5dfaa1f09b00 .scope module, "cpu" "Single_Cycle_Top" 2 24, 3 12 0, S_0x5dfaa1f09080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x5dfaa1f2e510_0 .net "ALUControl_Top", 3 0, v0x5dfaa1f282e0_0;  1 drivers
v0x5dfaa1f2e5d0_0 .net "ALUResult", 31 0, v0x5dfaa1eec5d0_0;  1 drivers
v0x5dfaa1f2e6e0_0 .net "ALUSrc", 0 0, v0x5dfaa1f28a90_0;  1 drivers
v0x5dfaa1f2e780_0 .net "ImmSrc", 2 0, v0x5dfaa1f28cd0_0;  1 drivers
v0x5dfaa1f2e820_0 .net "Imm_Ext_Top", 31 0, v0x5dfaa1f2e1b0_0;  1 drivers
v0x5dfaa1f2e930_0 .net "MemWrite", 0 0, v0x5dfaa1f28e00_0;  1 drivers
v0x5dfaa1f2e9d0_0 .net "PCPlus4", 31 0, v0x5dfaa1f2c0e0_0;  1 drivers
v0x5dfaa1f2eae0_0 .net "PCSrc", 0 0, v0x5dfaa1f28fa0_0;  1 drivers
v0x5dfaa1f2eb80_0 .net "PC_Top", 31 0, v0x5dfaa1f2c8c0_0;  1 drivers
v0x5dfaa1f2ecd0_0 .net "RD1_Top", 31 0, L_0x5dfaa1f42450;  1 drivers
v0x5dfaa1f2ed90_0 .net "RD2_Top", 31 0, L_0x5dfaa1f42770;  1 drivers
v0x5dfaa1f2ee50_0 .net "RD_Instr", 31 0, L_0x5dfaa1f420e0;  1 drivers
v0x5dfaa1f2efa0_0 .net "ReadData", 31 0, L_0x5dfaa1f433f0;  1 drivers
v0x5dfaa1f2f060_0 .net "RegWrite", 0 0, v0x5dfaa1f29060_0;  1 drivers
v0x5dfaa1f2f100_0 .net "Result", 31 0, L_0x5dfaa1f43ff0;  1 drivers
v0x5dfaa1f2f1a0_0 .net "ResultSrc", 2 0, v0x5dfaa1f29120_0;  1 drivers
v0x5dfaa1f2f240_0 .net "SrcB", 31 0, L_0x5dfaa1f42b60;  1 drivers
v0x5dfaa1f2f460_0 .net "Zero", 0 0, L_0x5dfaa1f42c90;  1 drivers
L_0x748a86947210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2f500_0 .net/2u *"_ivl_10", 2 0, L_0x748a86947210;  1 drivers
v0x5dfaa1f2f5e0_0 .net *"_ivl_12", 0 0, L_0x5dfaa1f43580;  1 drivers
L_0x748a86947258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2f6a0_0 .net/2u *"_ivl_14", 2 0, L_0x748a86947258;  1 drivers
v0x5dfaa1f2f780_0 .net *"_ivl_16", 0 0, L_0x5dfaa1f43740;  1 drivers
L_0x748a869472a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2f840_0 .net/2u *"_ivl_18", 2 0, L_0x748a869472a0;  1 drivers
v0x5dfaa1f2f920_0 .net *"_ivl_20", 0 0, L_0x5dfaa1f43870;  1 drivers
L_0x748a869472e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2f9e0_0 .net/2u *"_ivl_22", 31 0, L_0x748a869472e8;  1 drivers
v0x5dfaa1f2fac0_0 .net *"_ivl_24", 31 0, L_0x5dfaa1f43960;  1 drivers
L_0x748a86947330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2fba0_0 .net/2u *"_ivl_26", 2 0, L_0x748a86947330;  1 drivers
v0x5dfaa1f2fc80_0 .net *"_ivl_28", 0 0, L_0x5dfaa1f43ac0;  1 drivers
v0x5dfaa1f2fd40_0 .net *"_ivl_30", 31 0, L_0x5dfaa1f43c10;  1 drivers
v0x5dfaa1f2fe20_0 .net *"_ivl_32", 31 0, L_0x5dfaa1f43cb0;  1 drivers
v0x5dfaa1f2ff00_0 .net *"_ivl_34", 31 0, L_0x5dfaa1f43eb0;  1 drivers
v0x5dfaa1f2ffe0_0 .net "clk", 0 0, v0x5dfaa1f314b0_0;  1 drivers
v0x5dfaa1f30080_0 .net "rst", 0 0, v0x5dfaa1f31dc0_0;  1 drivers
L_0x5dfaa1f42870 .part L_0x5dfaa1f420e0, 15, 5;
L_0x5dfaa1f42960 .part L_0x5dfaa1f420e0, 20, 5;
L_0x5dfaa1f42a50 .part L_0x5dfaa1f420e0, 7, 5;
L_0x5dfaa1f43040 .part L_0x5dfaa1f420e0, 12, 3;
L_0x5dfaa1f43160 .part L_0x5dfaa1f420e0, 25, 7;
L_0x5dfaa1f43580 .cmp/eq 3, v0x5dfaa1f29120_0, L_0x748a86947210;
L_0x5dfaa1f43740 .cmp/eq 3, v0x5dfaa1f29120_0, L_0x748a86947258;
L_0x5dfaa1f43870 .cmp/eq 3, v0x5dfaa1f29120_0, L_0x748a869472a0;
L_0x5dfaa1f43960 .arith/sum 32, v0x5dfaa1f2c8c0_0, L_0x748a869472e8;
L_0x5dfaa1f43ac0 .cmp/eq 3, v0x5dfaa1f29120_0, L_0x748a86947330;
L_0x5dfaa1f43c10 .functor MUXZ 32, v0x5dfaa1eec5d0_0, v0x5dfaa1f2e1b0_0, L_0x5dfaa1f43ac0, C4<>;
L_0x5dfaa1f43cb0 .functor MUXZ 32, L_0x5dfaa1f43c10, L_0x5dfaa1f43960, L_0x5dfaa1f43870, C4<>;
L_0x5dfaa1f43eb0 .functor MUXZ 32, L_0x5dfaa1f43cb0, L_0x5dfaa1f433f0, L_0x5dfaa1f43740, C4<>;
L_0x5dfaa1f43ff0 .functor MUXZ 32, L_0x5dfaa1f43eb0, v0x5dfaa1eec5d0_0, L_0x5dfaa1f43580, C4<>;
S_0x5dfaa1f09e80 .scope module, "ALU" "ALU" 3 67, 4 3 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5dfaa1f0d820_0 .net/s "A", 31 0, L_0x5dfaa1f42450;  alias, 1 drivers
v0x5dfaa1f0ed70_0 .net "ALUControl", 3 0, v0x5dfaa1f282e0_0;  alias, 1 drivers
v0x5dfaa1ef2630_0 .net/s "B", 31 0, L_0x5dfaa1f42b60;  alias, 1 drivers
v0x5dfaa1eec5d0_0 .var "Result", 31 0;
v0x5dfaa1f27f50_0 .net "Zero", 0 0, L_0x5dfaa1f42c90;  alias, 1 drivers
L_0x748a86947180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f28060_0 .net/2u *"_ivl_0", 31 0, L_0x748a86947180;  1 drivers
E_0x5dfaa1e921d0 .event anyedge, v0x5dfaa1f0ed70_0, v0x5dfaa1f0d820_0, v0x5dfaa1ef2630_0;
L_0x5dfaa1f42c90 .cmp/eq 32, v0x5dfaa1eec5d0_0, L_0x748a86947180;
S_0x5dfaa1f0a200 .scope module, "Controller" "Controller" 3 75, 5 5 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 1 "RegWrite_E";
    .port_info 3 /OUTPUT 3 "ImmSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWrite_E";
    .port_info 6 /OUTPUT 3 "ResultSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /INPUT 7 "funct7";
    .port_info 10 /OUTPUT 4 "ALUControl";
v0x5dfaa1f29480_0 .net "ALUControl", 3 0, v0x5dfaa1f282e0_0;  alias, 1 drivers
v0x5dfaa1f29560_0 .net "ALUOp", 2 0, v0x5dfaa1f289b0_0;  1 drivers
v0x5dfaa1f29670_0 .net "ALUSrc", 0 0, v0x5dfaa1f28a90_0;  alias, 1 drivers
v0x5dfaa1f29710_0 .net "ImmSrc", 2 0, v0x5dfaa1f28cd0_0;  alias, 1 drivers
v0x5dfaa1f297e0_0 .net "MemWrite_E", 0 0, v0x5dfaa1f28e00_0;  alias, 1 drivers
v0x5dfaa1f298d0_0 .net "Op", 6 0, L_0x5dfaa1f42dc0;  1 drivers
v0x5dfaa1f299a0_0 .net "PCSrc", 0 0, v0x5dfaa1f28fa0_0;  alias, 1 drivers
v0x5dfaa1f29a70_0 .net "RegWrite_E", 0 0, v0x5dfaa1f29060_0;  alias, 1 drivers
v0x5dfaa1f29b40_0 .net "ResultSrc", 2 0, v0x5dfaa1f29120_0;  alias, 1 drivers
v0x5dfaa1f29ca0_0 .net "Zero", 0 0, L_0x5dfaa1f42c90;  alias, 1 drivers
v0x5dfaa1f29d40_0 .net "funct3", 2 0, L_0x5dfaa1f43040;  1 drivers
v0x5dfaa1f29de0_0 .net "funct7", 6 0, L_0x5dfaa1f43160;  1 drivers
v0x5dfaa1f29eb0_0 .net "inst", 31 0, L_0x5dfaa1f420e0;  alias, 1 drivers
L_0x5dfaa1f42dc0 .part L_0x5dfaa1f420e0, 0, 7;
S_0x5dfaa1f0a580 .scope module, "alu_decoder" "ALU_Decoder" 5 38, 6 2 0, S_0x5dfaa1f0a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x5dfaa1f282e0_0 .var "ALUControl", 3 0;
v0x5dfaa1f283c0_0 .net "ALUOp", 2 0, v0x5dfaa1f289b0_0;  alias, 1 drivers
v0x5dfaa1f28480_0 .net "funct3", 2 0, L_0x5dfaa1f43040;  alias, 1 drivers
v0x5dfaa1f28540_0 .net "funct7", 6 0, L_0x5dfaa1f43160;  alias, 1 drivers
v0x5dfaa1f28620_0 .net "op", 6 0, L_0x5dfaa1f42dc0;  alias, 1 drivers
E_0x5dfaa1e92820 .event anyedge, v0x5dfaa1f283c0_0, v0x5dfaa1f28480_0, v0x5dfaa1f28540_0;
S_0x5dfaa1f0a900 .scope module, "main_decoder" "Op_Decoder" 5 26, 7 2 0, S_0x5dfaa1f0a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 1 "RegWrite_E";
    .port_info 3 /OUTPUT 3 "ImmSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWrite_E";
    .port_info 6 /OUTPUT 3 "ResultSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 3 "ALUOp";
v0x5dfaa1f289b0_0 .var "ALUOp", 2 0;
v0x5dfaa1f28a90_0 .var "ALUSrc", 0 0;
v0x5dfaa1f28b30_0 .net "Funct3", 2 0, L_0x5dfaa1f42f00;  1 drivers
v0x5dfaa1f28bf0_0 .net "Funct7", 6 0, L_0x5dfaa1f42fa0;  1 drivers
v0x5dfaa1f28cd0_0 .var "ImmSrc", 2 0;
v0x5dfaa1f28e00_0 .var "MemWrite_E", 0 0;
v0x5dfaa1f28ec0_0 .net "Op", 6 0, L_0x5dfaa1f42e60;  1 drivers
v0x5dfaa1f28fa0_0 .var "PCSrc", 0 0;
v0x5dfaa1f29060_0 .var "RegWrite_E", 0 0;
v0x5dfaa1f29120_0 .var "ResultSrc", 2 0;
v0x5dfaa1f29200_0 .net "Zero", 0 0, L_0x5dfaa1f42c90;  alias, 1 drivers
v0x5dfaa1f292a0_0 .net "inst", 31 0, L_0x5dfaa1f420e0;  alias, 1 drivers
E_0x5dfaa1e925c0 .event anyedge, v0x5dfaa1f28ec0_0, v0x5dfaa1f27f50_0;
L_0x5dfaa1f42e60 .part L_0x5dfaa1f420e0, 0, 7;
L_0x5dfaa1f42f00 .part L_0x5dfaa1f420e0, 12, 3;
L_0x5dfaa1f42fa0 .part L_0x5dfaa1f420e0, 25, 7;
S_0x5dfaa1f0ac80 .scope module, "Data_Memory" "Data_Memory" 3 89, 8 1 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /OUTPUT 32 "RD";
L_0x5dfaa1f43250 .functor NOT 1, v0x5dfaa1f31dc0_0, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2a1e0_0 .net "A", 31 0, v0x5dfaa1eec5d0_0;  alias, 1 drivers
v0x5dfaa1f2a2f0_0 .net "RD", 31 0, L_0x5dfaa1f433f0;  alias, 1 drivers
v0x5dfaa1f2a3b0_0 .net "WD", 31 0, L_0x5dfaa1f42770;  alias, 1 drivers
v0x5dfaa1f2a4a0_0 .net "WE", 0 0, v0x5dfaa1f28e00_0;  alias, 1 drivers
v0x5dfaa1f2a590_0 .net *"_ivl_0", 0 0, L_0x5dfaa1f43250;  1 drivers
L_0x748a869471c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2a6c0_0 .net/2u *"_ivl_2", 31 0, L_0x748a869471c8;  1 drivers
v0x5dfaa1f2a7a0_0 .net *"_ivl_4", 31 0, L_0x5dfaa1f432c0;  1 drivers
v0x5dfaa1f2a880_0 .net "clk", 0 0, v0x5dfaa1f314b0_0;  alias, 1 drivers
v0x5dfaa1f2a940 .array "mem", 0 1023, 31 0;
v0x5dfaa1f2aa90_0 .net "rst", 0 0, v0x5dfaa1f31dc0_0;  alias, 1 drivers
E_0x5dfaa1f11010 .event posedge, v0x5dfaa1f2a880_0;
L_0x5dfaa1f432c0 .array/port v0x5dfaa1f2a940, v0x5dfaa1eec5d0_0;
L_0x5dfaa1f433f0 .functor MUXZ 32, L_0x5dfaa1f432c0, L_0x748a869471c8, L_0x5dfaa1f43250, C4<>;
S_0x5dfaa1f2ac50 .scope module, "Instruction_Memory" "Instruction_Memory" 3 36, 9 1 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /OUTPUT 32 "ReadData";
L_0x748a86947060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5dfaa1eec4b0 .functor XNOR 1, v0x5dfaa1f31dc0_0, L_0x748a86947060, C4<0>, C4<0>;
v0x5dfaa1f2ae50_0 .net "Address", 31 0, v0x5dfaa1f2c8c0_0;  alias, 1 drivers
v0x5dfaa1f2af50_0 .net "ReadData", 31 0, L_0x5dfaa1f420e0;  alias, 1 drivers
v0x5dfaa1f2b060_0 .net/2u *"_ivl_0", 0 0, L_0x748a86947060;  1 drivers
v0x5dfaa1f2b120_0 .net *"_ivl_2", 0 0, L_0x5dfaa1eec4b0;  1 drivers
L_0x748a869470a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2b1e0_0 .net/2u *"_ivl_4", 31 0, L_0x748a869470a8;  1 drivers
v0x5dfaa1f2b310_0 .net *"_ivl_6", 31 0, L_0x5dfaa1f41fa0;  1 drivers
v0x5dfaa1f2b3f0_0 .net *"_ivl_9", 29 0, L_0x5dfaa1f42040;  1 drivers
v0x5dfaa1f2b4d0 .array "mem", 0 1023, 31 0;
v0x5dfaa1f2b590_0 .net "rst", 0 0, v0x5dfaa1f31dc0_0;  alias, 1 drivers
L_0x5dfaa1f41fa0 .array/port v0x5dfaa1f2b4d0, L_0x5dfaa1f42040;
L_0x5dfaa1f42040 .part v0x5dfaa1f2c8c0_0, 2, 30;
L_0x5dfaa1f420e0 .functor MUXZ 32, L_0x5dfaa1f41fa0, L_0x748a869470a8, L_0x5dfaa1eec4b0, C4<>;
S_0x5dfaa1f2b720 .scope module, "Mux_Register_to_ALU" "Mux" 3 60, 10 1 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0x5dfaa1f42af0 .functor NOT 1, v0x5dfaa1f28a90_0, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2b900_0 .net *"_ivl_0", 0 0, L_0x5dfaa1f42af0;  1 drivers
v0x5dfaa1f2b9e0_0 .net "in_1", 31 0, L_0x5dfaa1f42770;  alias, 1 drivers
v0x5dfaa1f2baa0_0 .net "in_2", 31 0, v0x5dfaa1f2e1b0_0;  alias, 1 drivers
v0x5dfaa1f2bb40_0 .net "out", 31 0, L_0x5dfaa1f42b60;  alias, 1 drivers
v0x5dfaa1f2bc30_0 .net "sel", 0 0, v0x5dfaa1f28a90_0;  alias, 1 drivers
L_0x5dfaa1f42b60 .functor MUXZ 32, v0x5dfaa1f2e1b0_0, L_0x5dfaa1f42770, L_0x5dfaa1f42af0, C4<>;
S_0x5dfaa1f2bdd0 .scope module, "NPC" "NPC" 3 29, 11 2 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 32 "IMMEXT";
    .port_info 3 /OUTPUT 32 "NPC";
v0x5dfaa1f2c000_0 .net "IMMEXT", 31 0, v0x5dfaa1f2e1b0_0;  alias, 1 drivers
v0x5dfaa1f2c0e0_0 .var "NPC", 31 0;
v0x5dfaa1f2c1a0_0 .net "PC", 31 0, v0x5dfaa1f2c8c0_0;  alias, 1 drivers
v0x5dfaa1f2c2a0_0 .net "PCPLUS4", 31 0, L_0x5dfaa1f41e70;  1 drivers
v0x5dfaa1f2c360_0 .net "PCSrc", 0 0, v0x5dfaa1f28fa0_0;  alias, 1 drivers
L_0x748a86947018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2c4a0_0 .net/2u *"_ivl_0", 31 0, L_0x748a86947018;  1 drivers
E_0x5dfaa1e6c310 .event anyedge, v0x5dfaa1f28fa0_0, v0x5dfaa1f2c2a0_0, v0x5dfaa1f2ae50_0, v0x5dfaa1f2baa0_0;
L_0x5dfaa1f41e70 .arith/sum 32, v0x5dfaa1f2c8c0_0, L_0x748a86947018;
S_0x5dfaa1f2c600 .scope module, "PC" "PC" 3 22, 12 1 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "NPC";
v0x5dfaa1f2c7e0_0 .net "NPC", 31 0, v0x5dfaa1f2c0e0_0;  alias, 1 drivers
v0x5dfaa1f2c8c0_0 .var "PC", 31 0;
v0x5dfaa1f2c9b0_0 .net "clk", 0 0, v0x5dfaa1f314b0_0;  alias, 1 drivers
v0x5dfaa1f2ca80_0 .net "rst", 0 0, v0x5dfaa1f31dc0_0;  alias, 1 drivers
S_0x5dfaa1f2cbb0 .scope module, "Register_File" "Register_File" 3 42, 13 1 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x5dfaa1f42450 .functor BUFZ 32, L_0x5dfaa1f42270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dfaa1f42770 .functor BUFZ 32, L_0x5dfaa1f42510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dfaa1f2cec0_0 .net "Address1", 4 0, L_0x5dfaa1f42870;  1 drivers
v0x5dfaa1f2cfc0_0 .net "Address2", 4 0, L_0x5dfaa1f42960;  1 drivers
v0x5dfaa1f2d0a0_0 .net "Address3", 4 0, L_0x5dfaa1f42a50;  1 drivers
v0x5dfaa1f2d160_0 .net "RD1", 31 0, L_0x5dfaa1f42450;  alias, 1 drivers
v0x5dfaa1f2d250_0 .net "RD2", 31 0, L_0x5dfaa1f42770;  alias, 1 drivers
v0x5dfaa1f2d390 .array "Register", 0 31, 31 0;
v0x5dfaa1f2d450_0 .net "WD3", 31 0, L_0x5dfaa1f43ff0;  alias, 1 drivers
v0x5dfaa1f2d530_0 .net "WriteEnable3", 0 0, v0x5dfaa1f29060_0;  alias, 1 drivers
v0x5dfaa1f2d620_0 .net *"_ivl_0", 31 0, L_0x5dfaa1f42270;  1 drivers
v0x5dfaa1f2d790_0 .net *"_ivl_10", 6 0, L_0x5dfaa1f425b0;  1 drivers
L_0x748a86947138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2d870_0 .net *"_ivl_13", 1 0, L_0x748a86947138;  1 drivers
v0x5dfaa1f2d950_0 .net *"_ivl_2", 6 0, L_0x5dfaa1f42310;  1 drivers
L_0x748a869470f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dfaa1f2da30_0 .net *"_ivl_5", 1 0, L_0x748a869470f0;  1 drivers
v0x5dfaa1f2db10_0 .net *"_ivl_8", 31 0, L_0x5dfaa1f42510;  1 drivers
v0x5dfaa1f2dbf0_0 .net "clk", 0 0, v0x5dfaa1f314b0_0;  alias, 1 drivers
v0x5dfaa1f2dc90_0 .var/i "i", 31 0;
v0x5dfaa1f2dd70_0 .net "rst", 0 0, v0x5dfaa1f31dc0_0;  alias, 1 drivers
L_0x5dfaa1f42270 .array/port v0x5dfaa1f2d390, L_0x5dfaa1f42310;
L_0x5dfaa1f42310 .concat [ 5 2 0 0], L_0x5dfaa1f42870, L_0x748a869470f0;
L_0x5dfaa1f42510 .array/port v0x5dfaa1f2d390, L_0x5dfaa1f425b0;
L_0x5dfaa1f425b0 .concat [ 5 2 0 0], L_0x5dfaa1f42960, L_0x748a86947138;
S_0x5dfaa1f2df80 .scope module, "Sign_Extend" "Sign_Extend" 3 54, 14 3 0, S_0x5dfaa1f09b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ins";
    .port_info 1 /INPUT 3 "Imm_src";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5dfaa1f2e1b0_0 .var "ImmExt", 31 0;
v0x5dfaa1f2e2e0_0 .net "Imm_src", 2 0, v0x5dfaa1f28cd0_0;  alias, 1 drivers
v0x5dfaa1f2e3f0_0 .net "Ins", 31 0, L_0x5dfaa1f420e0;  alias, 1 drivers
E_0x5dfaa1f2e130 .event anyedge, v0x5dfaa1f28cd0_0, v0x5dfaa1f292a0_0;
S_0x5dfaa1f30390 .scope task, "decode_instruction" "decode_instruction" 2 61, 2 61 0, S_0x5dfaa1f09080;
 .timescale -9 -12;
v0x5dfaa1f30520_0 .var "funct3", 2 0;
v0x5dfaa1f30600_0 .var "funct7", 6 0;
v0x5dfaa1f306e0_0 .var "instr", 31 0;
v0x5dfaa1f307a0_0 .var "opcode", 6 0;
v0x5dfaa1f30880_0 .var "pc", 31 0;
v0x5dfaa1f309b0_0 .var "rd", 4 0;
v0x5dfaa1f30a90_0 .var "rs1", 4 0;
v0x5dfaa1f30b70_0 .var "rs2", 4 0;
TD_Single_Cycle_Top_tb.decode_instruction ;
    %load/vec4 v0x5dfaa1f306e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x5dfaa1f307a0_0, 0, 7;
    %load/vec4 v0x5dfaa1f306e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5dfaa1f309b0_0, 0, 5;
    %load/vec4 v0x5dfaa1f306e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x5dfaa1f30a90_0, 0, 5;
    %load/vec4 v0x5dfaa1f306e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x5dfaa1f30b70_0, 0, 5;
    %load/vec4 v0x5dfaa1f306e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5dfaa1f30520_0, 0, 3;
    %load/vec4 v0x5dfaa1f306e0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x5dfaa1f30600_0, 0, 7;
    %vpi_call 2 77 "$display", "  PC: 0x%08x | Instruction: 0x%08x", v0x5dfaa1f30880_0, v0x5dfaa1f306e0_0 {0 0 0};
    %load/vec4 v0x5dfaa1f307a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %vpi_call 2 126 "$display", "    UNKNOWN opcode 0x%02x", v0x5dfaa1f307a0_0 {0 0 0};
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5dfaa1f30600_0;
    %load/vec4 v0x5dfaa1f30520_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %vpi_call 2 92 "$display", "    Unknown R-type instruction" {0 0 0};
    %jmp T_0.20;
T_0.9 ;
    %vpi_call 2 82 "$display", "    ADD R%0d, R%0d, R%0d  (R%0d = 0x%08x + 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {0 0 0};
    %jmp T_0.20;
T_0.10 ;
    %vpi_call 2 83 "$display", "    SUB R%0d, R%0d, R%0d  (R%0d = 0x%08x - 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {0 0 0};
    %jmp T_0.20;
T_0.11 ;
    %vpi_call 2 84 "$display", "    XOR R%0d, R%0d, R%0d  (R%0d = 0x%08x ^ 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {0 0 0};
    %jmp T_0.20;
T_0.12 ;
    %vpi_call 2 85 "$display", "    OR  R%0d, R%0d, R%0d  (R%0d = 0x%08x | 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {0 0 0};
    %jmp T_0.20;
T_0.13 ;
    %vpi_call 2 86 "$display", "    AND R%0d, R%0d, R%0d  (R%0d = 0x%08x & 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {0 0 0};
    %jmp T_0.20;
T_0.14 ;
    %vpi_call 2 87 "$display", "    SLL R%0d, R%0d, R%0d  (R%0d = 0x%08x << %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, &PV<v0x5dfaa1f31b20_0, 0, 5> {0 0 0};
    %jmp T_0.20;
T_0.15 ;
    %vpi_call 2 88 "$display", "    SRL R%0d, R%0d, R%0d  (R%0d = 0x%08x >> %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, &PV<v0x5dfaa1f31b20_0, 0, 5> {0 0 0};
    %jmp T_0.20;
T_0.16 ;
    %vpi_call 2 89 "$display", "    SRA R%0d, R%0d, R%0d  (R%0d = 0x%08x >>> %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, &PV<v0x5dfaa1f31b20_0, 0, 5> {0 0 0};
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x5dfaa1f31a40_0;
    %load/vec4 v0x5dfaa1f31b20_0;
    %vpi_call 2 90 "$display", "    SLT R%0d, R%0d, R%0d  (R%0d = %0d < %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_0.20;
T_0.18 ;
    %vpi_call 2 91 "$display", "    SLTU R%0d, R%0d, R%0d (R%0d = %0d < %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {0 0 0};
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5dfaa1f30520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %vpi_call 2 111 "$display", "    Unknown I-type instruction" {0 0 0};
    %jmp T_0.30;
T_0.21 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 98 "$display", "    ADDI R%0d, R%0d, %0d  (R%0d = 0x%08x + %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, S<1,vec4,s32>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, S<0,vec4,s32> {2 0 0};
    %jmp T_0.30;
T_0.22 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 99 "$display", "    XORI R%0d, R%0d, %0d  (R%0d = 0x%08x ^ 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, S<0,vec4,s32>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31710_0 {1 0 0};
    %jmp T_0.30;
T_0.23 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 100 "$display", "    ORI  R%0d, R%0d, %0d  (R%0d = 0x%08x | 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, S<0,vec4,s32>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31710_0 {1 0 0};
    %jmp T_0.30;
T_0.24 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 101 "$display", "    ANDI R%0d, R%0d, %0d  (R%0d = 0x%08x & 0x%08x)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, S<0,vec4,s32>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31710_0 {1 0 0};
    %jmp T_0.30;
T_0.25 ;
    %vpi_call 2 102 "$display", "    SLLI R%0d, R%0d, %0d  (R%0d = 0x%08x << %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, &PV<v0x5dfaa1f31710_0, 0, 5>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, &PV<v0x5dfaa1f31710_0, 0, 5> {0 0 0};
    %jmp T_0.30;
T_0.26 ;
    %load/vec4 v0x5dfaa1f30600_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.31, 8;
    %vpi_call 2 105 "$display", "    SRAI R%0d, R%0d, %0d  (R%0d = 0x%08x >>> %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, &PV<v0x5dfaa1f31710_0, 0, 5>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, &PV<v0x5dfaa1f31710_0, 0, 5> {0 0 0};
    %jmp T_0.32;
T_0.31 ;
    %vpi_call 2 107 "$display", "    SRLI R%0d, R%0d, %0d  (R%0d = 0x%08x >> %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, &PV<v0x5dfaa1f31710_0, 0, 5>, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, &PV<v0x5dfaa1f31710_0, 0, 5> {0 0 0};
T_0.32 ;
    %jmp T_0.30;
T_0.27 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %load/vec4 v0x5dfaa1f31a40_0;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 109 "$display", "    SLTI R%0d, R%0d, %0d  (R%0d = %0d < %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, S<2,vec4,s32>, v0x5dfaa1f309b0_0, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_0.30;
T_0.28 ;
    %vpi_call 2 110 "$display", "    SLTIU R%0d, R%0d, %0d (R%0d = %0d < %0d)", v0x5dfaa1f309b0_0, v0x5dfaa1f30a90_0, v0x5dfaa1f31710_0, v0x5dfaa1f309b0_0, v0x5dfaa1f31a40_0, v0x5dfaa1f31710_0 {0 0 0};
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %load/vec4 v0x5dfaa1f31a40_0;
    %load/vec4 v0x5dfaa1f31710_0;
    %add;
    %vpi_call 2 116 "$display", "    LW R%0d, %0d(R%0d)  (R%0d = MEM[0x%08x])", v0x5dfaa1f309b0_0, S<1,vec4,s32>, v0x5dfaa1f30a90_0, v0x5dfaa1f309b0_0, S<0,vec4,u32> {2 0 0};
    %vpi_call 2 117 "$display", "      Debug: ALU_Result=0x%08x, MemReadData=0x%08x, ResultSrc=%0d", v0x5dfaa1f313d0_0, v0x5dfaa1f318d0_0, v0x5dfaa1f31ce0_0 {0 0 0};
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %load/vec4 v0x5dfaa1f31a40_0;
    %load/vec4 v0x5dfaa1f31710_0;
    %add;
    %vpi_call 2 120 "$display", "    SW R%0d, %0d(R%0d)  (MEM[0x%08x] = 0x%08x)", v0x5dfaa1f30b70_0, S<1,vec4,s32>, v0x5dfaa1f30a90_0, S<0,vec4,u32>, v0x5dfaa1f31b20_0 {2 0 0};
    %vpi_call 2 121 "$display", "      Debug: ALU_Result=0x%08x, ResultSrc=%0d", v0x5dfaa1f313d0_0, v0x5dfaa1f31ce0_0 {0 0 0};
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 123 "$display", "    BEQ R%0d, R%0d, %0d (Branch if 0x%08x == 0x%08x)", v0x5dfaa1f30a90_0, v0x5dfaa1f30b70_0, S<0,vec4,s32>, v0x5dfaa1f31a40_0, v0x5dfaa1f31b20_0 {1 0 0};
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5dfaa1f31710_0;
    %load/vec4 v0x5dfaa1f31710_0;
    %vpi_call 2 124 "$display", "    JAL R%0d, %0d  (R%0d = PC+4, PC = PC + %0d)", v0x5dfaa1f309b0_0, S<1,vec4,s32>, v0x5dfaa1f309b0_0, S<0,vec4,s32> {2 0 0};
    %jmp T_0.8;
T_0.6 ;
    %vpi_call 2 125 "$display", "    LUI R%0d, %0d  (R%0d = 0x%08x)", v0x5dfaa1f309b0_0, &PV<v0x5dfaa1f31710_0, 12, 20>, v0x5dfaa1f309b0_0, v0x5dfaa1f31710_0 {0 0 0};
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5dfaa1f31330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v0x5dfaa1f309b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %vpi_call 2 130 "$display", "    -> Will write 0x%08x to R%0d", v0x5dfaa1f31c00_0, v0x5dfaa1f309b0_0 {0 0 0};
T_0.33 ;
    %load/vec4 v0x5dfaa1f31170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.36, 8;
    %vpi_call 2 133 "$display", "    -> Will write 0x%08x to memory address 0x%08x", v0x5dfaa1f31b20_0, v0x5dfaa1f2e5d0_0 {0 0 0};
T_0.36 ;
    %end;
S_0x5dfaa1f30c50 .scope task, "display_registers" "display_registers" 2 49, 2 49 0, S_0x5dfaa1f09080;
 .timescale -9 -12;
v0x5dfaa1f30e30_0 .var/i "i", 31 0;
TD_Single_Cycle_Top_tb.display_registers ;
    %vpi_call 2 52 "$display", "    Register Contents:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dfaa1f30e30_0, 0, 32;
T_1.38 ;
    %load/vec4 v0x5dfaa1f30e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.39, 5;
    %ix/getv/s 4, v0x5dfaa1f30e30_0;
    %load/vec4a v0x5dfaa1f2d390, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.40, 6;
    %vpi_call 2 55 "$display", "      R%0d = 0x%08x (%0d)", v0x5dfaa1f30e30_0, &A<v0x5dfaa1f2d390, v0x5dfaa1f30e30_0 >, &A<v0x5dfaa1f2d390, v0x5dfaa1f30e30_0 > {0 0 0};
T_1.40 ;
    %load/vec4 v0x5dfaa1f30e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dfaa1f30e30_0, 0, 32;
    %jmp T_1.38;
T_1.39 ;
    %end;
S_0x5dfaa1f30f10 .scope begin, "repeat_loop" "repeat_loop" 2 164, 2 164 0, S_0x5dfaa1f09080;
 .timescale -9 -12;
E_0x5dfaa1f310f0 .event negedge, v0x5dfaa1f2a880_0;
    .scope S_0x5dfaa1f2c600;
T_2 ;
    %wait E_0x5dfaa1f11010;
    %load/vec4 v0x5dfaa1f2ca80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dfaa1f2c8c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5dfaa1f2c7e0_0;
    %assign/vec4 v0x5dfaa1f2c8c0_0, 0;
    %vpi_call 12 13 "$write", "PC: %h\012", v0x5dfaa1f2c7e0_0 {0 0 0};
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5dfaa1f2bdd0;
T_3 ;
    %wait E_0x5dfaa1e6c310;
    %load/vec4 v0x5dfaa1f2c360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x5dfaa1f2c2a0_0;
    %store/vec4 v0x5dfaa1f2c0e0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5dfaa1f2c2a0_0;
    %store/vec4 v0x5dfaa1f2c0e0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5dfaa1f2c1a0_0;
    %load/vec4 v0x5dfaa1f2c000_0;
    %add;
    %store/vec4 v0x5dfaa1f2c0e0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5dfaa1f2ac50;
T_4 ;
    %vpi_call 9 9 "$readmemh", "../assembly/memfile.hex", v0x5dfaa1f2b4d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5dfaa1f2cbb0;
T_5 ;
    %wait E_0x5dfaa1f11010;
    %load/vec4 v0x5dfaa1f2dd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dfaa1f2dc90_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5dfaa1f2dc90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5dfaa1f2dc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dfaa1f2d390, 0, 4;
    %load/vec4 v0x5dfaa1f2dc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dfaa1f2dc90_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5dfaa1f2d530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x5dfaa1f2d0a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5dfaa1f2d450_0;
    %load/vec4 v0x5dfaa1f2d0a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dfaa1f2d390, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5dfaa1f2cbb0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dfaa1f2dc90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5dfaa1f2dc90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dfaa1f2dc90_0;
    %store/vec4a v0x5dfaa1f2d390, 4, 0;
    %load/vec4 v0x5dfaa1f2dc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dfaa1f2dc90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5dfaa1f2df80;
T_7 ;
    %wait E_0x5dfaa1f2e130;
    %load/vec4 v0x5dfaa1f2e2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5dfaa1f2e1b0_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5dfaa1f2e1b0_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5dfaa1f2e1b0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f2e1b0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x5dfaa1f2e1b0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dfaa1f2e3f0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f2e1b0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5dfaa1f09e80;
T_8 ;
    %wait E_0x5dfaa1e921d0;
    %load/vec4 v0x5dfaa1f0ed70_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v0x5dfaa1f0d820_0;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %add;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %sub;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %xor;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %or;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %and;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %load/vec4 v0x5dfaa1ef2630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x5dfaa1f0d820_0;
    %store/vec4 v0x5dfaa1eec5d0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5dfaa1f0a900;
T_9 ;
    %wait E_0x5dfaa1e925c0;
    %load/vec4 v0x5dfaa1f28ec0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %load/vec4 v0x5dfaa1f29200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
T_9.10 ;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f29060_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dfaa1f28cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dfaa1f28a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28e00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5dfaa1f29120_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5dfaa1f289b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dfaa1f28fa0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5dfaa1f0a580;
T_10 ;
    %wait E_0x5dfaa1e92820;
    %load/vec4 v0x5dfaa1f283c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x5dfaa1f28480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0x5dfaa1f28540_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x5dfaa1f28540_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
T_10.20 ;
T_10.18 ;
    %jmp T_10.16;
T_10.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0x5dfaa1f28540_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x5dfaa1f28540_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
T_10.24 ;
T_10.22 ;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x5dfaa1f28480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.28 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.30 ;
    %load/vec4 v0x5dfaa1f28540_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.35, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.36;
T_10.35 ;
    %load/vec4 v0x5dfaa1f28540_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
T_10.38 ;
T_10.36 ;
    %jmp T_10.34;
T_10.31 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.32 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.34;
T_10.34 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5dfaa1f282e0_0, 0, 4;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5dfaa1f0ac80;
T_11 ;
    %wait E_0x5dfaa1f11010;
    %load/vec4 v0x5dfaa1f2a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5dfaa1f2a3b0_0;
    %ix/getv 3, v0x5dfaa1f2a1e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dfaa1f2a940, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5dfaa1f09080;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dfaa1f314b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5dfaa1f09080;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x5dfaa1f314b0_0;
    %inv;
    %store/vec4 v0x5dfaa1f314b0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5dfaa1f09080;
T_14 ;
    %vpi_call 2 45 "$dumpfile", "Single_Cycle_Top_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dfaa1f09080 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5dfaa1f09080;
T_15 ;
    %vpi_call 2 139 "$display", "Executing program from memfile.hex with register monitoring\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dfaa1f31630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dfaa1f31dc0_0, 0, 1;
    %delay 15000, 0;
    %vpi_call 2 145 "$display", "During Reset: PC = 0x%08x", v0x5dfaa1f31250_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dfaa1f31dc0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 149 "$display", "=== Starting CPU Execution ===\012" {0 0 0};
    %load/vec4 v0x5dfaa1f31250_0;
    %store/vec4 v0x5dfaa1f30880_0, 0, 32;
    %load/vec4 v0x5dfaa1f317f0_0;
    %store/vec4 v0x5dfaa1f306e0_0, 0, 32;
    %fork TD_Single_Cycle_Top_tb.decode_instruction, S_0x5dfaa1f30390;
    %join;
    %wait E_0x5dfaa1f11010;
    %delay 1000, 0;
    %load/vec4 v0x5dfaa1f31330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5dfaa1f317f0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 2 157 "$display", "    Result: R%0d = 0x%08x", &PV<v0x5dfaa1f317f0_0, 7, 5>, v0x5dfaa1f31c00_0 {0 0 0};
T_15.0 ;
    %fork TD_Single_Cycle_Top_tb.display_registers, S_0x5dfaa1f30c50;
    %join;
    %load/vec4 v0x5dfaa1f31630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dfaa1f31630_0, 0, 32;
    %vpi_call 2 162 "$display", "\000" {0 0 0};
    %fork t_1, S_0x5dfaa1f30f10;
    %jmp t_0;
    .scope S_0x5dfaa1f30f10;
t_1 ;
    %pushi/vec4 50, 0, 32;
T_15.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.4, 5;
    %jmp/1 T_15.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 166 "$display", "Cycle %0d:", v0x5dfaa1f31630_0 {0 0 0};
    %load/vec4 v0x5dfaa1f31250_0;
    %store/vec4 v0x5dfaa1f30880_0, 0, 32;
    %load/vec4 v0x5dfaa1f317f0_0;
    %store/vec4 v0x5dfaa1f306e0_0, 0, 32;
    %fork TD_Single_Cycle_Top_tb.decode_instruction, S_0x5dfaa1f30390;
    %join;
    %wait E_0x5dfaa1f11010;
    %delay 1000, 0;
    %load/vec4 v0x5dfaa1f31330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.7, 9;
    %load/vec4 v0x5dfaa1f317f0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %vpi_call 2 173 "$display", "    Result: R%0d = 0x%08x", &PV<v0x5dfaa1f317f0_0, 7, 5>, v0x5dfaa1f31c00_0 {0 0 0};
T_15.5 ;
    %load/vec4 v0x5dfaa1f31630_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_15.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5dfaa1f31330_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_15.10;
    %jmp/0xz  T_15.8, 4;
    %fork TD_Single_Cycle_Top_tb.display_registers, S_0x5dfaa1f30c50;
    %join;
T_15.8 ;
    %load/vec4 v0x5dfaa1f31630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dfaa1f31630_0, 0, 32;
    %vpi_call 2 180 "$display", "\000" {0 0 0};
    %load/vec4 v0x5dfaa1f317f0_0;
    %cmpi/e 99, 0, 32;
    %jmp/1 T_15.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5dfaa1f317f0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_15.15;
    %jmp/1 T_15.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5dfaa1f31250_0;
    %cmpi/u 512, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_15.14;
    %jmp/1 T_15.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5dfaa1f317f0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_15.13;
    %jmp/0xz  T_15.11, 4;
    %disable S_0x5dfaa1f30f10;
T_15.11 ;
    %wait E_0x5dfaa1f310f0;
    %jmp T_15.3;
T_15.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5dfaa1f09080;
t_0 %join;
    %vpi_call 2 198 "$display", "\012=== Final Register State ===" {0 0 0};
    %fork TD_Single_Cycle_Top_tb.display_registers, S_0x5dfaa1f30c50;
    %join;
    %vpi_call 2 201 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Single_Cycle_Top_tb.v";
    "./../src/Single_Cycle_Top.v";
    "../src/ALU.v";
    "../src/Controller.v";
    "../src/ALU_Decoder.v";
    "../src/Op_Decoder.v";
    "../src/Data_Memory.v";
    "../src/Instruction_Memory.v";
    "../src/Mux.v";
    "../src/NPC.v";
    "../src/PC.v";
    "../src/Register_File.v";
    "../src/Sign_Extend.v";
