* 4 bit adder test case: 1111 + 0001
.tran 8m
.lib DetailedModel.mod
V_A0 A[0] 0 PULSE(5 5 5 10n 10n 8m 8m 1)
V_A1 A[1] 0 PULSE(5 5 5 10n 10n 8m 8m 1)
V_A2 A[2] 0 PULSE(5 5 5 10n 10n 8m 8m 1)
V_A3 A[3] 0 PULSE(5 5 5 10n 10n 8m 8m 1)

V_B0 B[0] 0 PULSE(5 5 5 10n 10n 8m 8m 1)
V_B1 B[1] 0 PULSE(0 5 5 10n 10n 8m 8m 1)
V_B2 B[2] 0 PULSE(0 5 5 10n 10n 8m 8m 1)
V_B3 B[3] 0 PULSE(0 5 5 10n 10n 8m 8m 1)
VDD Vdd 0 5
