

================================================================
== Vitis HLS Report for 'kernel_gemm_relu'
================================================================
* Date:           Mon Jan 12 14:42:02 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   278765|   278765|  2.788 ms|  2.788 ms|  278766|  278766|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_kernel_gemm_relu_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_fu_132     |kernel_gemm_relu_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1     |     4099|     4099|  40.990 us|  40.990 us|    4099|    4099|       no|
        |grp_kernel_gemm_relu_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_fu_140               |kernel_gemm_relu_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2               |     4098|     4098|  40.980 us|  40.980 us|    4098|    4098|       no|
        |grp_kernel_gemm_relu_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_fu_145     |kernel_gemm_relu_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1     |     4099|     4099|  40.990 us|  40.990 us|    4099|    4099|       no|
        |grp_kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_j_l_i_fu_153                           |kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_j_l_i                           |   262151|   262151|   2.622 ms|   2.622 ms|  262151|  262151|       no|
        |grp_kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1_fu_160                               |kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1                               |     4099|     4099|  40.990 us|  40.990 us|    4099|    4099|       no|
        |grp_kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1_fu_166  |kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1  |     4099|     4099|  40.990 us|  40.990 us|    4099|    4099|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       58|     5|     5451|     5636|    0|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     1744|    -|
|Register             |        -|     -|      403|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       90|     5|     5854|     7384|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                                      |control_s_axi                                                             |        0|   0|   246|   424|    0|
    |gmem_m_axi_U                                                                         |gmem_m_axi                                                                |       58|   0|  1415|  1585|    0|
    |grp_kernel_gemm_relu_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_fu_140               |kernel_gemm_relu_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2               |        0|   0|    29|   167|    0|
    |grp_kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1_fu_160                               |kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1                               |        0|   0|    88|   241|    0|
    |grp_kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_j_l_i_fu_153                           |kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_j_l_i                           |        0|   5|   557|   686|    0|
    |grp_kernel_gemm_relu_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_fu_132     |kernel_gemm_relu_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1     |        0|   0|  1044|   689|    0|
    |grp_kernel_gemm_relu_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_fu_145     |kernel_gemm_relu_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1     |        0|   0|  1044|   689|    0|
    |grp_kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1_fu_166  |kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1  |        0|   0|  1028|  1155|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                |                                                                          |       58|   5|  5451|  5636|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |C_U     |C      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |buf0_U  |buf0   |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |buf1_U  |buf0   |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |Y_U     |buf0   |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |       |       32|  0|   0|    0| 16384|  128|     4|       524288|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state73_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+------+-----------+-----+-----------+
    |      Name     |  LUT | Input Size| Bits| Total Bits|
    +---------------+------+-----------+-----+-----------+
    |C_address0     |    20|          4|   12|         48|
    |C_ce0          |    20|          4|    1|          4|
    |C_ce1          |     9|          2|    1|          2|
    |C_d0           |    14|          3|   32|         96|
    |C_we0          |    14|          3|    1|          3|
    |Y_address0     |    14|          3|   12|         36|
    |Y_ce0          |    14|          3|    1|          3|
    |Y_we0          |     9|          2|    1|          2|
    |ap_NS_fsm      |  1168|        220|    1|        220|
    |ap_done        |     9|          2|    1|          2|
    |buf0_address0  |    14|          3|   12|         36|
    |buf0_ce0       |    14|          3|    1|          3|
    |buf0_we0       |     9|          2|    1|          2|
    |buf1_address0  |    14|          3|   12|         36|
    |buf1_ce0       |    14|          3|    1|          3|
    |buf1_we0       |     9|          2|    1|          2|
    |gmem_ARADDR    |    26|          5|   64|        320|
    |gmem_ARBURST   |    14|          3|    2|          6|
    |gmem_ARCACHE   |    14|          3|    4|         12|
    |gmem_ARID      |    14|          3|    1|          3|
    |gmem_ARLEN     |    20|          4|   32|        128|
    |gmem_ARLOCK    |    14|          3|    2|          6|
    |gmem_ARPROT    |    14|          3|    3|          9|
    |gmem_ARQOS     |    14|          3|    4|         12|
    |gmem_ARREGION  |    14|          3|    4|         12|
    |gmem_ARSIZE    |    14|          3|    3|          9|
    |gmem_ARUSER    |    14|          3|    1|          3|
    |gmem_ARVALID   |    20|          4|    1|          4|
    |gmem_AWADDR    |    14|          3|   64|        192|
    |gmem_AWBURST   |     9|          2|    2|          4|
    |gmem_AWCACHE   |     9|          2|    4|          8|
    |gmem_AWID      |     9|          2|    1|          2|
    |gmem_AWLEN     |    14|          3|   32|         96|
    |gmem_AWLOCK    |     9|          2|    2|          4|
    |gmem_AWPROT    |     9|          2|    3|          6|
    |gmem_AWQOS     |     9|          2|    4|          8|
    |gmem_AWREGION  |     9|          2|    4|          8|
    |gmem_AWSIZE    |     9|          2|    3|          6|
    |gmem_AWUSER    |     9|          2|    1|          2|
    |gmem_AWVALID   |    14|          3|    1|          3|
    |gmem_BREADY    |    14|          3|    1|          3|
    |gmem_RREADY    |    14|          3|    1|          3|
    |gmem_WVALID    |     9|          2|    1|          2|
    |gmem_blk_n_AR  |     9|          2|    1|          2|
    |gmem_blk_n_AW  |     9|          2|    1|          2|
    |gmem_blk_n_B   |     9|          2|    1|          2|
    +---------------+------+-----------+-----+-----------+
    |Total          |  1744|        343|  339|       1375|
    +---------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                               Name                                               |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                         |  219|   0|  219|          0|
    |ap_done_reg                                                                                       |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                                      |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                                      |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                                      |    1|   0|    1|          0|
    |grp_kernel_gemm_relu_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_fu_140_ap_start_reg               |    1|   0|    1|          0|
    |grp_kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1_fu_160_ap_start_reg                               |    1|   0|    1|          0|
    |grp_kernel_gemm_relu_Pipeline_l_S_i_j_k_0_k_l_j_l_i_fu_153_ap_start_reg                           |    1|   0|    1|          0|
    |grp_kernel_gemm_relu_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_fu_132_ap_start_reg     |    1|   0|    1|          0|
    |grp_kernel_gemm_relu_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1_fu_145_ap_start_reg     |    1|   0|    1|          0|
    |grp_kernel_gemm_relu_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1_fu_166_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln1_reg_245                                                                                 |   58|   0|   58|          0|
    |trunc_ln6_reg_256                                                                                 |   58|   0|   58|          0|
    |trunc_ln_reg_234                                                                                  |   58|   0|   58|          0|
    +--------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                             |  403|   0|  403|          0|
    +--------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  kernel_gemm_relu|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  kernel_gemm_relu|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  kernel_gemm_relu|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|              gmem|       pointer|
+-----------------------+-----+-----+---------------+------------------+--------------+

