<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › include › asm › cplb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cplb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _CPLB_H</span>
<span class="cp">#define _CPLB_H</span>

<span class="cp">#include &lt;mach/anomaly.h&gt;</span>

<span class="cp">#define SDRAM_IGENERIC    (CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | CPLB_PORTPRIO)</span>
<span class="cp">#define SDRAM_IKERNEL     (SDRAM_IGENERIC | CPLB_LOCK)</span>
<span class="cp">#define L1_IMEMORY        (               CPLB_USER_RD | CPLB_VALID | CPLB_LOCK)</span>
<span class="cp">#define SDRAM_INON_CHBL   (               CPLB_USER_RD | CPLB_VALID)</span>

<span class="cp">#if ANOMALY_05000158</span>
<span class="cp">#define ANOMALY_05000158_WORKAROUND             0x200</span>
<span class="cp">#else</span>
<span class="cp">#define ANOMALY_05000158_WORKAROUND             0x0</span>
<span class="cp">#endif</span>

<span class="cp">#define CPLB_COMMON	(CPLB_DIRTY | CPLB_SUPV_WR | CPLB_USER_WR | CPLB_USER_RD | CPLB_VALID | ANOMALY_05000158_WORKAROUND)</span>

<span class="cp">#ifdef CONFIG_BFIN_EXTMEM_WRITEBACK</span>
<span class="cp">#define SDRAM_DGENERIC   (CPLB_L1_CHBL | CPLB_COMMON)</span>
<span class="cp">#elif defined(CONFIG_BFIN_EXTMEM_WRITETHROUGH)</span>
<span class="cp">#define SDRAM_DGENERIC   (CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW  | CPLB_COMMON)</span>
<span class="cp">#else</span>
<span class="cp">#define SDRAM_DGENERIC   (CPLB_COMMON)</span>
<span class="cp">#endif</span>

<span class="cp">#define SDRAM_DNON_CHBL  (CPLB_COMMON)</span>
<span class="cp">#define SDRAM_EBIU       (CPLB_COMMON)</span>
<span class="cp">#define SDRAM_OOPS       (CPLB_VALID | ANOMALY_05000158_WORKAROUND | CPLB_LOCK | CPLB_DIRTY)</span>

<span class="cp">#define L1_DMEMORY       (CPLB_LOCK | CPLB_COMMON)</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#define L2_ATTR          (INITIAL_T | I_CPLB | D_CPLB)</span>
<span class="cp">#define L2_IMEMORY       (CPLB_COMMON | PAGE_SIZE_1MB)</span>
<span class="cp">#define L2_DMEMORY       (CPLB_LOCK | CPLB_COMMON | PAGE_SIZE_1MB)</span>

<span class="cp">#else</span>
<span class="cp">#define L2_ATTR          (INITIAL_T | SWITCH_T | I_CPLB | D_CPLB)</span>
<span class="cp"># if defined(CONFIG_BFIN_L2_ICACHEABLE)</span>
<span class="cp"># define L2_IMEMORY      (CPLB_L1_CHBL | CPLB_USER_RD | CPLB_VALID | PAGE_SIZE_1MB)</span>
<span class="cp"># else</span>
<span class="cp"># define L2_IMEMORY      (               CPLB_USER_RD | CPLB_VALID | PAGE_SIZE_1MB)</span>
<span class="cp"># endif</span>

<span class="cp"># if defined(CONFIG_BFIN_L2_WRITEBACK)</span>
<span class="cp"># define L2_DMEMORY      (CPLB_L1_CHBL | CPLB_COMMON | PAGE_SIZE_1MB)</span>
<span class="cp"># elif defined(CONFIG_BFIN_L2_WRITETHROUGH)</span>
<span class="cp"># define L2_DMEMORY      (CPLB_L1_CHBL | CPLB_WT | CPLB_L1_AOW | CPLB_COMMON | PAGE_SIZE_1MB)</span>
<span class="cp"># else</span>
<span class="cp"># define L2_DMEMORY      (CPLB_COMMON | PAGE_SIZE_1MB)</span>
<span class="cp"># endif</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cp">#define SIZE_1K 0x00000400      </span><span class="cm">/* 1K */</span><span class="cp"></span>
<span class="cp">#define SIZE_4K 0x00001000      </span><span class="cm">/* 4K */</span><span class="cp"></span>
<span class="cp">#define SIZE_1M 0x00100000      </span><span class="cm">/* 1M */</span><span class="cp"></span>
<span class="cp">#define SIZE_4M 0x00400000      </span><span class="cm">/* 4M */</span><span class="cp"></span>
<span class="cp">#define SIZE_16K 0x00004000      </span><span class="cm">/* 16K */</span><span class="cp"></span>
<span class="cp">#define SIZE_64K 0x00010000      </span><span class="cm">/* 64K */</span><span class="cp"></span>
<span class="cp">#define SIZE_16M 0x01000000      </span><span class="cm">/* 16M */</span><span class="cp"></span>
<span class="cp">#define SIZE_64M 0x04000000      </span><span class="cm">/* 64M */</span><span class="cp"></span>

<span class="cp">#define MAX_CPLBS 16</span>

<span class="cp">#define CPLB_ENABLE_ICACHE_P	0</span>
<span class="cp">#define CPLB_ENABLE_DCACHE_P	1</span>
<span class="cp">#define CPLB_ENABLE_DCACHE2_P	2</span>
<span class="cp">#define CPLB_ENABLE_CPLBS_P	3	</span><span class="cm">/* Deprecated! */</span><span class="cp"></span>
<span class="cp">#define CPLB_ENABLE_ICPLBS_P	4</span>
<span class="cp">#define CPLB_ENABLE_DCPLBS_P	5</span>

<span class="cp">#define CPLB_ENABLE_ICACHE	(1&lt;&lt;CPLB_ENABLE_ICACHE_P)</span>
<span class="cp">#define CPLB_ENABLE_DCACHE	(1&lt;&lt;CPLB_ENABLE_DCACHE_P)</span>
<span class="cp">#define CPLB_ENABLE_DCACHE2	(1&lt;&lt;CPLB_ENABLE_DCACHE2_P)</span>
<span class="cp">#define CPLB_ENABLE_CPLBS	(1&lt;&lt;CPLB_ENABLE_CPLBS_P)</span>
<span class="cp">#define CPLB_ENABLE_ICPLBS	(1&lt;&lt;CPLB_ENABLE_ICPLBS_P)</span>
<span class="cp">#define CPLB_ENABLE_DCPLBS	(1&lt;&lt;CPLB_ENABLE_DCPLBS_P)</span>
<span class="cp">#define CPLB_ENABLE_ANY_CPLBS	CPLB_ENABLE_CPLBS | \</span>
<span class="cp">				CPLB_ENABLE_ICPLBS | \</span>
<span class="cp">				CPLB_ENABLE_DCPLBS</span>

<span class="cp">#define CPLB_RELOADED		0x0000</span>
<span class="cp">#define CPLB_NO_UNLOCKED	0x0001</span>
<span class="cp">#define CPLB_NO_ADDR_MATCH	0x0002</span>
<span class="cp">#define CPLB_PROT_VIOL		0x0003</span>
<span class="cp">#define CPLB_UNKNOWN_ERR	0x0004</span>

<span class="cp">#define CPLB_DEF_CACHE		CPLB_L1_CHBL | CPLB_WT</span>
<span class="cp">#define CPLB_CACHE_ENABLED	CPLB_L1_CHBL | CPLB_DIRTY</span>

<span class="cp">#define CPLB_I_PAGE_MGMT	CPLB_LOCK | CPLB_VALID</span>
<span class="cp">#define CPLB_D_PAGE_MGMT	CPLB_LOCK | CPLB_ALL_ACCESS | CPLB_VALID</span>
<span class="cp">#define CPLB_DNOCACHE		CPLB_ALL_ACCESS | CPLB_VALID</span>
<span class="cp">#define CPLB_DDOCACHE		CPLB_DNOCACHE | CPLB_DEF_CACHE</span>
<span class="cp">#define CPLB_INOCACHE   	CPLB_USER_RD | CPLB_VALID</span>
<span class="cp">#define CPLB_IDOCACHE   	CPLB_INOCACHE | CPLB_L1_CHBL</span>

<span class="cp">#define FAULT_RW        (1 &lt;&lt; 16)</span>
<span class="cp">#define FAULT_USERSUPV  (1 &lt;&lt; 17)</span>
<span class="cp">#define FAULT_CPLBBITS  0x0000ffff</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">_disable_cplb</span><span class="p">(</span><span class="n">u32</span> <span class="n">mmr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">mmr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="cm">/* CSYNC to ensure load store ordering */</span>
	<span class="n">__builtin_bfin_csync</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">mmr</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="n">__builtin_bfin_ssync</span><span class="p">();</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">disable_cplb</span><span class="p">(</span><span class="n">u32</span> <span class="n">mmr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">mmr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">CSYNC</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">mmr</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#define _disable_dcplb() _disable_cplb(DMEM_CONTROL, ENDCPLB)</span>
<span class="cp">#define  disable_dcplb()  disable_cplb(DMEM_CONTROL, ENDCPLB)</span>
<span class="cp">#define _disable_icplb() _disable_cplb(IMEM_CONTROL, ENICPLB)</span>
<span class="cp">#define  disable_icplb()  disable_cplb(IMEM_CONTROL, ENICPLB)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">_enable_cplb</span><span class="p">(</span><span class="n">u32</span> <span class="n">mmr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">mmr</span><span class="p">)</span> <span class="o">|</span> <span class="n">mask</span><span class="p">;</span>
	<span class="cm">/* CSYNC to ensure load store ordering */</span>
	<span class="n">__builtin_bfin_csync</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">mmr</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="n">__builtin_bfin_ssync</span><span class="p">();</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_cplb</span><span class="p">(</span><span class="n">u32</span> <span class="n">mmr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">bfin_read32</span><span class="p">(</span><span class="n">mmr</span><span class="p">)</span> <span class="o">|</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">CSYNC</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">mmr</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#define _enable_dcplb()  _enable_cplb(DMEM_CONTROL, ENDCPLB)</span>
<span class="cp">#define  enable_dcplb()   enable_cplb(DMEM_CONTROL, ENDCPLB)</span>
<span class="cp">#define _enable_icplb()  _enable_cplb(IMEM_CONTROL, ENICPLB)</span>
<span class="cp">#define  enable_icplb()   enable_cplb(IMEM_CONTROL, ENICPLB)</span>

<span class="cp">#endif		</span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#endif		</span><span class="cm">/* _CPLB_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
