<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FP-SNS-DATALOG2: Projects/STM32U585AI-STWIN.box/Applications/DATALOG2/Core/Src/system_stm32u5xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FP-SNS-DATALOG2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_s_t_m32_u585_a_i-_s_t_w_i_n_8box_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">system_stm32u5xx.c</div></div>
</div><!--header-->
<div class="contents">
<a href="_s_t_m32_u585_a_i-_s_t_w_i_n_8box_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#include &quot;stm32u5xx.h&quot;</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#include &lt;math.h&gt;</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___s_t_m32_u5xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">  123</a></span><span class="preprocessor">#define HSE_VALUE    16000000U </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#if !defined  (MSI_VALUE)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___s_t_m32_u5xx___system___private___defines.html#ga90e2a73d7fe4a7425c6e31fef5ce7263">  127</a></span><span class="preprocessor">#define MSI_VALUE    4000000U  </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#endif </span><span class="comment">/* MSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___s_t_m32_u5xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  131</a></span><span class="preprocessor">#define HSI_VALUE    16000000U </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/************************* Miscellaneous Configuration ************************/</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define VECT_TAB_OFFSET  0x00000000UL </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* The SystemCoreClock variable is updated in three ways:</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">    1) by calling CMSIS function SystemCoreClockUpdate()</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">    2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">    3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">       Note: If you use this function to configure the system clock; then there</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">             is no need to call the 2 first functions listed above, since SystemCoreClock</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">             variable is updated automatically.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">*/</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>uint32_t SystemCoreClock = 4000000U;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="keyword">const</span> uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="keyword">const</span> uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="keyword">const</span> uint32_t MSIRangeTable[16] = {48000000U, 24000000U, 16000000U, 12000000U, 4000000U, 2000000U, 1500000U, \</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                                    1000000U, 3072000U, 1536000U, 1024000U, 768000U, 400000U, 200000U, 150000U, 100000U</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                                   };</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_u5xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>{</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  SCB-&gt;CPACR |= ((3UL &lt;&lt; 20U) | (3UL &lt;&lt; 22U)); <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="comment">/* Set MSION bit */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  RCC-&gt;CR = RCC_CR_MSISON;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  RCC-&gt;CFGR1 = 0U;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  RCC-&gt;CFGR2 = 0U;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  RCC-&gt;CFGR3 = 0U;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">/* Reset HSEON, CSSON , HSION, PLLxON bits */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  RCC-&gt;CR &amp;= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  RCC-&gt;PLL1CFGR = 0U;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  RCC-&gt;CR &amp;= ~(RCC_CR_HSEBYP);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  RCC-&gt;CIER = 0U;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  SCB-&gt;VTOR = SRAM1_BASE | <a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  SCB-&gt;VTOR = FLASH_BASE | <a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>}</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_u5xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>{</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  uint32_t pllr, pllsource, pllm, tmp, pllfracen, msirange;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  float_t fracn1, pllvco;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="comment">/* Get MSI Range frequency--------------------------------------------------*/</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordflow">if</span> (READ_BIT(RCC-&gt;ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="comment">/* MSISRANGE from RCC_CSR applies */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    msirange = (RCC-&gt;CSR &amp; RCC_CSR_MSISSRANGE) &gt;&gt; RCC_CSR_MSISSRANGE_Pos;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  }</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  {</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="comment">/* MSIRANGE from RCC_CR applies */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    msirange = (RCC-&gt;ICSCR1 &amp; RCC_ICSCR1_MSISRANGE) &gt;&gt; RCC_ICSCR1_MSISRANGE_Pos;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  }</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">/*MSI frequency range in HZ*/</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  msirange = MSIRangeTable[msirange];</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordflow">switch</span> (RCC-&gt;CFGR1 &amp; RCC_CFGR1_SWS)</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  {</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* MSI used as system clock source */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>      SystemCoreClock = msirange;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      SystemCoreClock = <a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* HSE used as system clock source */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>      SystemCoreClock = <a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="keywordflow">case</span> 0x0C:  <span class="comment">/* PLL used as system clock source */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">      SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">      */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      pllsource = (RCC-&gt;PLL1CFGR &amp; RCC_PLL1CFGR_PLL1SRC);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      pllm = ((RCC-&gt;PLL1CFGR &amp; RCC_PLL1CFGR_PLL1M) &gt;&gt; RCC_PLL1CFGR_PLL1M_Pos) + 1U;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>      pllfracen = ((RCC-&gt;PLL1CFGR &amp; RCC_PLL1CFGR_PLL1FRACEN) &gt;&gt; RCC_PLL1CFGR_PLL1FRACEN_Pos);</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC-&gt;PLL1FRACR &amp; RCC_PLL1FRACR_PLL1FRACN) &gt;&gt; RCC_PLL1FRACR_PLL1FRACN_Pos));</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>      <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        <span class="keywordflow">case</span> 0x00:  <span class="comment">/* No clock sent to PLL*/</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>          pllvco = (float_t)0U;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        <span class="keywordflow">case</span> 0x02:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>          pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / (float_t)pllm);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        <span class="keywordflow">case</span> 0x03:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>          pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_u5xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pllm);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>        <span class="keywordflow">default</span>:    <span class="comment">/* MSI used as PLL clock source */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>          pllvco = ((float_t)msirange / (float_t)pllm);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>      }</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>      pllvco = pllvco * ((float_t)(uint32_t)(RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_PLL1N) + (fracn1 / (float_t)0x2000) + (float_t)1U);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>      pllr = (((RCC-&gt;PLL1DIVR &amp; RCC_PLL1DIVR_PLL1R) &gt;&gt; RCC_PLL1DIVR_PLL1R_Pos) + 1U);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      SystemCoreClock = (uint32_t)((uint32_t)pllvco / pllr);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      SystemCoreClock = msirange;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  }</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="comment">/* Compute HCLK clock frequency --------------------------------------------*/</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="comment">/* Get HCLK prescaler */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  tmp = AHBPrescTable[((RCC-&gt;CFGR2 &amp; RCC_CFGR2_HPRE) &gt;&gt; RCC_CFGR2_HPRE_Pos)];</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <span class="comment">/* HCLK clock frequency */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  SystemCoreClock &gt;&gt;= tmp;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>}</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="ttc" id="agroup___s_t_m32_u5xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_u5xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="_b-_u585_i-_i_o_t02_a_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html#l00139">system_stm32u5xx.c:138</a></div></div>
<div class="ttc" id="agroup___s_t_m32_u5xx___system___private___defines_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_u5xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="_b-_u585_i-_i_o_t02_a_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html#l00131">system_stm32u5xx.c:131</a></div></div>
<div class="ttc" id="agroup___s_t_m32_u5xx___system___private___defines_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_u5xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition</b> <a href="_b-_u585_i-_i_o_t02_a_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html#l00123">system_stm32u5xx.c:123</a></div></div>
<div class="ttc" id="agroup___s_t_m32_u5xx___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_u5xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system.</div><div class="ttdef"><b>Definition</b> <a href="_b-_u585_i-_i_o_t02_a_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html#l00194">system_stm32u5xx.c:194</a></div></div>
<div class="ttc" id="agroup___s_t_m32_u5xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_u5xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition</b> <a href="_b-_u585_i-_i_o_t02_a_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c_source.html#l00272">system_stm32u5xx.c:272</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_7a6499598ddcfcabe96e224cb4a6d834.html">Projects</a></li><li class="navelem"><a class="el" href="dir_84627e79ee10b1aec790f4f7ec0a6a51.html">STM32U585AI-STWIN.box</a></li><li class="navelem"><a class="el" href="dir_43294883117e8f6db648d4c4ee981110.html">Applications</a></li><li class="navelem"><a class="el" href="dir_445446ebb21ff5e8d396658a6916e18d.html">DATALOG2</a></li><li class="navelem"><a class="el" href="dir_f02c90829621ec8127c1aa89ce1b3180.html">Core</a></li><li class="navelem"><a class="el" href="dir_307f0f82ec47dd54de972785acacab54.html">Src</a></li><li class="navelem"><a class="el" href="_s_t_m32_u585_a_i-_s_t_w_i_n_8box_2_applications_2_d_a_t_a_l_o_g2_2_core_2_src_2system__stm32u5xx_8c.html">system_stm32u5xx.c</a></li>
    <li class="footer">Generated on Tue Oct 10 2023 14:34:44 for FP-SNS-DATALOG2 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
