
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50  284712.3      0.87    4502.2   58521.9                          
    0:00:50  284712.3      0.87    4502.2   58521.9                          
    0:00:50  285314.0      0.87    4495.3   58102.4                          
    0:00:51  285907.7      0.87    4488.4   57682.9                          
    0:00:51  286501.4      0.87    4481.5   57263.5                          
    0:00:51  287095.1      0.87    4474.7   56844.0                          
    0:00:52  287688.8      0.87    4467.8   56424.5                          
    0:00:52  288282.6      0.87    4460.9   56005.0                          
    0:00:53  288872.0      0.87    3496.5   43056.5                          
    0:00:54  289464.7      0.87    2465.7   29483.0                          
    0:00:54  290061.8      0.87    1434.9   15819.2                          
    0:00:55  290644.4      0.87     468.8    2645.3                          
    0:01:18  294343.6      0.63     243.3       0.0                          
    0:01:19  294318.1      0.63     243.3       0.0                          
    0:01:19  294318.1      0.63     243.3       0.0                          
    0:01:20  294318.4      0.63     243.3       0.0                          
    0:01:21  294318.4      0.63     243.3       0.0                          
    0:01:42  257214.5      1.03     247.3       0.0                          
    0:01:44  257148.8      0.65     222.1       0.0                          
    0:01:54  257154.2      0.63     220.9       0.0                          
    0:01:55  257162.7      0.63     219.1       0.0                          
    0:01:56  257178.9      0.63     217.4       0.0                          
    0:01:58  257180.0      0.63     217.0       0.0                          
    0:01:59  257182.1      0.63     217.0       0.0                          
    0:02:00  257182.6      0.63     216.4       0.0                          
    0:02:01  257184.5      0.62     216.3       0.0                          
    0:02:02  257187.1      0.62     215.8       0.0                          
    0:02:03  257198.1      0.61     214.9       0.0                          
    0:02:04  257211.6      0.60     213.2       0.0                          
    0:02:05  257221.5      0.59     211.7       0.0                          
    0:02:05  257221.2      0.59     211.7       0.0                          
    0:02:05  257221.2      0.59     211.7       0.0                          
    0:02:06  257221.2      0.59     211.7       0.0                          
    0:02:06  257221.2      0.59     211.7       0.0                          
    0:02:06  257221.2      0.59     211.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:06  257221.2      0.59     211.7       0.0                          
    0:02:06  257245.1      0.58     210.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:06  257263.0      0.58     209.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:06  257299.1      0.57     206.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:06  257347.0      0.57     203.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:06  257394.9      0.57     199.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:06  257442.8      0.57     196.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:06  257490.7      0.57     193.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257525.5      0.57     190.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257547.6      0.56     189.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257565.7      0.56     188.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257590.9      0.56     187.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257599.4      0.56     187.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257601.8      0.55     187.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257619.4      0.55     186.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257644.1      0.55     186.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257651.6      0.55     185.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257686.7      0.55     183.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257720.2      0.55     181.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257753.7      0.55     179.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257787.2      0.55     176.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257805.9      0.54     176.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257823.2      0.54     175.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257833.5      0.54     175.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:08  257859.9      0.54     175.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257880.9      0.54     174.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257893.1      0.53     174.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:08  257900.0      0.53     173.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257912.8      0.53     173.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:08  257918.4      0.53     173.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:08  257939.4      0.53     172.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257953.8      0.53     172.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257965.5      0.52     171.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  257983.6      0.52     169.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258003.8      0.52     167.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258019.7      0.52     167.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258032.0      0.52     167.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258052.7      0.52     167.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258062.6      0.52     166.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258071.3      0.51     166.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258079.6      0.51     166.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258087.8      0.51     166.0       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:09  258104.8      0.51     165.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258112.6      0.51     165.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258127.2      0.51     165.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258138.6      0.51     164.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258157.5      0.50     164.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258174.3      0.50     164.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258183.6      0.50     163.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258196.1      0.50     163.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258214.7      0.50     163.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258219.0      0.50     163.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258241.3      0.49     162.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258261.3      0.49     162.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258281.2      0.49     161.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258290.8      0.49     161.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258312.6      0.49     161.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258333.6      0.49     160.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258345.3      0.49     160.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258366.3      0.48     160.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258375.1      0.48     159.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258400.9      0.48     159.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258423.0      0.48     158.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258440.5      0.48     158.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258454.9      0.47     158.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258470.6      0.47     157.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258487.1      0.47     157.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258493.5      0.47     157.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258500.4      0.47     156.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258510.2      0.47     156.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258521.9      0.46     156.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258539.0      0.46     156.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258543.2      0.46     156.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258543.5      0.46     155.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258545.3      0.46     155.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258554.7      0.46     155.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258564.0      0.46     155.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258570.6      0.46     155.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258582.3      0.46     155.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258586.6      0.45     155.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258599.9      0.45     154.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258602.8      0.45     154.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258616.6      0.45     154.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258640.0      0.45     153.7      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  258692.7      0.45     152.8     121.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  258742.5      0.45     151.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:12  258751.2      0.45     151.4     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258753.9      0.45     151.3     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258767.7      0.45     150.9     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258769.1      0.45     150.9     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:13  258779.4      0.45     150.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258787.7      0.44     150.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258796.2      0.44     150.3     193.7 path/path/path/genblk1.add_in_reg[22]/D
    0:02:13  258799.6      0.44     150.2     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258803.9      0.44     150.1     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258843.8      0.44     148.2     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  258901.3      0.44     145.3     193.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  258912.4      0.44     145.2     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258923.3      0.44     145.1     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258932.1      0.44     144.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258949.1      0.44     144.6     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258958.4      0.44     144.4     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258971.7      0.44     144.3     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259047.3      0.44     144.0     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259067.2      0.44     143.8     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259069.1      0.43     143.7     435.9 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259071.2      0.43     143.7     435.9 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259082.1      0.43     143.6     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259094.4      0.43     143.4     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:14  259102.9      0.43     143.2     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259120.2      0.43     142.9     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259145.2      0.43     142.5     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259155.3      0.43     142.3     460.1 path/genblk1[29].path/path/genblk1.add_in_reg[22]/D
    0:02:14  259160.3      0.43     142.2     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259165.1      0.43     142.2     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259180.3      0.43     141.4     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259194.1      0.43     140.7     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259210.9      0.43     140.3     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259225.0      0.43     140.0     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259242.3      0.43     139.7     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259258.0      0.43     139.1     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259288.8      0.43     137.7     460.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259300.0      0.43     137.5     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259314.1      0.42     137.3     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259324.5      0.42     137.2     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:15  259342.3      0.42     136.9     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259350.5      0.42     136.7     460.1 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:15  259383.5      0.42     136.3     508.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259398.9      0.42     135.8     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259414.4      0.42     135.3     508.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259429.5      0.42     135.1     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259443.4      0.42     134.9     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259457.2      0.42     134.8     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259462.2      0.42     134.6     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259475.5      0.42     134.3     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259484.1      0.42     134.0     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259493.6      0.42     133.6     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259528.5      0.42     132.2     532.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259532.7      0.41     132.0     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259538.1      0.41     131.9     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259543.9      0.41     131.7     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259555.9      0.41     131.3     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259567.8      0.41     130.9     532.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259579.6      0.41     130.6     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259595.2      0.41     130.4     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259595.8      0.41     130.4     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259599.8      0.41     130.3     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259613.6      0.41     129.8     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259635.4      0.41     129.4     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259649.5      0.41     129.2     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259661.5      0.40     128.9     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259661.7      0.40     128.8     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259672.1      0.40     128.7     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259676.6      0.40     128.4     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259686.8      0.40     128.4     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259692.1      0.40     128.2     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259701.6      0.40     128.1     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259704.0      0.40     128.0     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259719.2      0.40     127.5     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259724.5      0.40     127.4     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259733.6      0.40     127.2     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259747.7      0.40     126.9     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259759.9      0.40     126.6     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259780.9      0.40     126.3     581.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259788.4      0.40     126.2     581.2 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259788.9      0.40     126.2     581.2 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259792.1      0.40     126.2     581.2 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259825.6      0.40     125.7     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259840.5      0.40     125.3     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259841.8      0.40     125.3     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259858.1      0.40     124.9     629.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259874.0      0.40     124.3     629.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259890.0      0.40     123.9     629.6 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259899.3      0.40     123.7     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259908.9      0.39     123.5     629.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259921.1      0.39     123.2     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259921.6      0.39     123.1     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259930.9      0.39     122.7     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259933.1      0.39     122.6     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259933.9      0.39     122.6     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259939.2      0.39     122.4     629.6 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259955.7      0.39     121.9     629.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259970.8      0.39     121.7     629.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259990.8      0.39     120.9     629.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260011.0      0.39     120.2     629.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260015.3      0.39     120.1     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:19  260016.9      0.39     120.1     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:19  260021.9      0.39     119.9     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:19  260032.6      0.39     119.6     629.6 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:19  260042.4      0.39     119.3     629.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  260049.0      0.38     119.2     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:19  260053.0      0.38     119.1     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:19  260057.3      0.38     119.0     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:19  260063.1      0.38     118.8     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:19  260067.7      0.38     118.7     629.6 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:20  260075.6      0.38     118.5     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260088.4      0.38     118.2     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260095.6      0.38     118.1     629.6 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260102.5      0.38     117.9     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260108.6      0.38     117.7     629.6 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:20  260116.9      0.38     117.5     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260121.7      0.38     117.4     629.6 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260129.9      0.38     117.2     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260135.8      0.38     117.1     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[22]/D
    0:02:20  260144.0      0.38     116.9     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260152.5      0.38     116.7     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260162.4      0.37     116.4     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260171.4      0.37     116.2     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260181.2      0.37     116.0     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260187.6      0.37     115.9     629.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260187.6      0.37     115.9     629.6                          
    0:02:23  260115.8      0.37     115.9     629.6                          
    0:02:23  260116.9      0.37     115.8     629.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:23  260116.9      0.37     115.8     629.6                          
    0:02:23  260096.4      0.37     115.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260102.0      0.37     115.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:23  260116.1      0.37     115.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260116.9      0.37     115.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260123.0      0.37     115.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260126.7      0.37     114.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260136.0      0.37     114.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260143.7      0.37     114.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260143.7      0.37     114.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260155.2      0.37     114.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260173.3      0.37     113.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260179.9      0.37     113.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260195.3      0.37     112.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260207.6      0.37     112.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260227.0      0.37     112.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260242.7      0.37     111.8      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260248.8      0.37     111.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260265.0      0.37     111.2      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260280.2      0.37     110.8      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260281.3      0.37     110.7      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260287.1      0.37     110.6      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260304.1      0.37     110.1      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260314.2      0.37     109.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260316.9      0.37     109.7      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260332.3      0.37     109.3      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260343.2      0.37     108.8      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260351.5      0.37     108.7      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260356.3      0.36     108.5      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260367.7      0.36     108.0      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260370.1      0.36     107.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260386.1      0.36     107.5      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260395.9      0.36     107.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260406.8      0.36     106.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260412.1      0.36     106.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260429.4      0.36     106.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260432.1      0.36     106.1      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260431.8      0.36     106.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260439.5      0.36     105.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260439.3      0.36     105.8      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260445.4      0.36     105.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260453.4      0.36     105.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260463.2      0.36     105.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260469.3      0.36     105.4      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260470.9      0.36     105.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260473.8      0.36     105.3      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260473.8      0.36     105.3      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260477.0      0.36     105.3      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260484.2      0.36     105.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:26  260503.1      0.36     104.8      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260513.2      0.36     104.7      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260519.6      0.36     104.6      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260521.5      0.36     104.6      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260523.6      0.35     104.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260538.0      0.35     104.2      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260540.1      0.35     104.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260540.3      0.35     104.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260548.3      0.35     104.0      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260549.9      0.35     104.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260566.1      0.35     103.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260570.9      0.35     103.3      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260572.3      0.35     103.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260577.1      0.35     103.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260585.0      0.35     103.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260590.6      0.35     102.9      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260600.5      0.35     102.7      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260606.0      0.35     102.6      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260618.0      0.35     102.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260632.9      0.35     101.8      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260647.8      0.35     101.4      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260647.8      0.35     101.4      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260665.1      0.35     101.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260670.2      0.35     101.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260680.8      0.35     100.9      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260694.1      0.35     100.8      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260700.5      0.35     100.5      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260711.1      0.35     100.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:28  260722.8      0.34      99.9      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260735.3      0.34      99.6      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260750.0      0.34      99.1      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  260756.1      0.34      99.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:28  260756.6      0.34      99.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260766.2      0.34      98.8      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260772.8      0.34      98.6      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260777.1      0.34      98.5      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260780.3      0.34      98.4      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260782.7      0.34      98.3      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260786.9      0.34      98.3      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260786.9      0.34      98.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:29  260787.5      0.34      98.2      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260787.5      0.34      98.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260791.2      0.34      98.1      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260800.0      0.34      97.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  260810.3      0.34      97.8      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260814.9      0.34      97.6      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260823.1      0.34      97.4      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260824.2      0.34      97.4      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260837.2      0.34      97.1      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:29  260844.4      0.34      96.8      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260855.0      0.34      96.6      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260868.3      0.34      96.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260877.6      0.34      96.0      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260879.0      0.34      96.0      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260879.0      0.33      95.9      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260879.0      0.33      95.9      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260889.1      0.33      95.7      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260893.3      0.33      95.7      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260897.8      0.33      95.6      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260917.5      0.33      95.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:30  260929.5      0.33      95.0      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260937.7      0.33      94.8      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260940.9      0.33      94.7      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260940.4      0.33      94.7      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:30  260950.8      0.33      94.7      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260954.2      0.33      94.6      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260955.3      0.33      94.6      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260965.4      0.33      94.4      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260970.7      0.33      94.2      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260971.3      0.33      94.2      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260984.0      0.33      93.8      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  260983.8      0.33      93.7      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:31  260994.9      0.33      93.5      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261001.3      0.33      93.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261001.3      0.33      93.3      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261000.8      0.33      93.3      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261008.5      0.33      93.2      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261012.5      0.33      93.1      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261012.5      0.33      93.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:31  261012.5      0.33      93.0      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:31  261015.4      0.33      92.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:31  261017.0      0.33      92.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:32  261017.8      0.33      92.9      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261020.5      0.33      92.9      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261029.0      0.33      92.8      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261036.2      0.33      92.6      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261036.2      0.33      92.6      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261051.1      0.33      92.3      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261062.8      0.33      91.9      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261066.5      0.33      91.7      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261075.0      0.32      91.6      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261086.2      0.32      91.5      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261095.8      0.32      91.3      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261098.1      0.32      91.1      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261110.6      0.32      90.8      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261113.6      0.32      90.8      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261118.9      0.32      90.7      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261118.9      0.32      90.7      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261125.5      0.32      90.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261130.3      0.32      90.5      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261131.4      0.32      90.4      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261131.4      0.32      90.4      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261139.1      0.32      90.2      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261139.1      0.32      90.2      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261142.0      0.32      90.1      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261153.2      0.32      89.7      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261161.5      0.32      89.5      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261161.5      0.32      89.5      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261167.3      0.32      89.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261168.9      0.32      89.3      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:33  261183.5      0.32      88.9      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  261186.7      0.32      88.9      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  261191.5      0.32      88.6      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261193.9      0.32      88.6      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261196.8      0.32      88.6      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261201.9      0.32      88.5      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261205.6      0.32      88.5      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261212.0      0.32      88.2      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261212.0      0.32      88.2      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261215.7      0.32      88.0      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261215.7      0.32      88.0      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261215.7      0.32      88.0      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261221.8      0.32      87.9      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261221.8      0.32      87.9      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261229.0      0.32      87.7      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:34  261241.8      0.32      87.3      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261243.6      0.32      87.3      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261242.3      0.32      87.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261250.3      0.32      87.2      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261255.1      0.31      87.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261258.8      0.31      87.0      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261263.6      0.31      86.9      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261274.2      0.31      86.8      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:35  261280.9      0.31      86.6      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261290.7      0.31      86.4      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261301.1      0.31      86.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261313.1      0.31      86.0      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261313.6      0.31      86.0      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261316.0      0.31      86.0      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261324.5      0.31      85.8      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261325.0      0.31      85.7      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261333.3      0.31      85.5      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261333.3      0.31      85.5      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261333.3      0.31      85.5      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261334.6      0.31      85.5      24.2 path/genblk1[15].path/path/add_42/net215507
    0:02:37  261336.7      0.31      85.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261342.9      0.31      85.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261349.5      0.31      85.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261355.6      0.31      85.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:37  261361.8      0.31      85.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261370.3      0.31      84.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261378.2      0.31      84.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261385.7      0.31      84.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261390.5      0.31      84.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261396.9      0.31      84.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261400.6      0.31      84.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261409.1      0.31      84.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261413.4      0.31      84.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:38  261420.3      0.30      83.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261426.7      0.30      83.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261436.2      0.30      83.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261438.6      0.30      83.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261444.2      0.30      83.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:38  261446.9      0.30      83.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:38  261456.4      0.30      83.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261461.8      0.30      82.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261469.5      0.30      82.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261478.8      0.30      82.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261487.0      0.30      82.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261491.0      0.30      82.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:38  261495.8      0.30      82.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:38  261502.2      0.30      82.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261514.4      0.30      81.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261522.9      0.30      81.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261530.7      0.30      81.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261539.7      0.30      81.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261545.8      0.30      81.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261556.7      0.29      81.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261569.0      0.29      80.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261579.6      0.29      80.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261591.0      0.29      80.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261600.4      0.29      80.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261611.0      0.29      79.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261618.2      0.29      79.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261622.4      0.29      79.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:39  261626.7      0.29      79.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:39  261627.8      0.29      79.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:39  261634.9      0.29      79.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  261640.3      0.29      79.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261649.0      0.29      79.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261657.3      0.29      78.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261665.0      0.29      78.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:40  261669.8      0.29      78.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:40  261674.8      0.29      78.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261684.1      0.29      78.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:40  261691.6      0.29      78.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261701.7      0.29      77.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  261709.1      0.29      77.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  261717.9      0.29      77.6       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:40  261726.2      0.29      77.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  261732.8      0.28      77.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261739.7      0.28      77.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261742.7      0.28      77.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261747.5      0.28      77.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:40  261755.2      0.28      76.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261757.6      0.28      76.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261758.6      0.28      76.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261762.9      0.28      76.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261768.5      0.28      76.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261777.2      0.28      76.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261783.6      0.28      76.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  261787.6      0.28      76.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:41  261795.9      0.28      76.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261803.8      0.28      75.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  261813.2      0.28      75.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261822.2      0.28      75.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261825.7      0.28      75.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  261826.5      0.28      75.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:41  261832.0      0.28      75.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:41  261834.7      0.28      75.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261837.9      0.28      75.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261837.9      0.28      75.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  261843.5      0.28      75.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261848.3      0.28      75.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  261852.3      0.28      75.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261857.0      0.28      75.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261863.4      0.28      74.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261867.2      0.28      74.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261871.7      0.28      74.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261875.7      0.28      74.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261879.1      0.28      74.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261885.8      0.28      74.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261891.9      0.28      74.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261893.8      0.28      74.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:42  261897.5      0.28      74.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  261899.3      0.28      74.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:42  261904.9      0.28      74.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261911.6      0.28      73.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261916.9      0.28      73.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261921.7      0.28      73.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261927.8      0.28      73.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261931.8      0.28      73.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261931.8      0.28      73.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261935.8      0.27      73.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261941.4      0.27      73.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261951.2      0.27      73.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261956.8      0.27      73.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261960.5      0.27      73.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261960.5      0.27      73.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261965.6      0.27      73.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261970.9      0.27      73.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261973.6      0.27      73.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  261980.7      0.27      72.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:43  261988.7      0.27      72.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:44  261992.4      0.27      72.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  261999.6      0.27      72.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262004.9      0.27      72.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262011.3      0.27      72.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262015.0      0.27      72.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262019.3      0.27      72.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:44  262027.0      0.27      72.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262028.6      0.27      72.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  262033.7      0.27      72.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262041.1      0.27      71.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  262047.8      0.27      71.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:44  262051.8      0.27      71.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262055.5      0.27      71.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  262061.3      0.27      71.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262065.3      0.27      71.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:44  262069.0      0.27      71.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  262075.4      0.27      71.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262077.0      0.27      71.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:45  262081.8      0.27      71.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262088.5      0.27      71.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262095.4      0.27      71.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  262098.6      0.27      71.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:45  262102.8      0.27      71.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262109.7      0.27      70.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:45  262115.3      0.27      70.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:45  262119.1      0.27      70.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:45  262123.6      0.27      70.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262128.6      0.27      70.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262134.0      0.26      70.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  262139.8      0.26      70.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:45  262141.4      0.26      70.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262143.0      0.26      70.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  262146.2      0.26      70.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  262148.3      0.26      70.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:46  262148.8      0.26      70.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:46  262152.0      0.26      70.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262158.7      0.26      70.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262161.3      0.26      70.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262165.3      0.26      69.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262172.8      0.26      69.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  262175.7      0.26      69.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  262178.9      0.26      69.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262184.2      0.26      69.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  262189.5      0.26      69.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262193.5      0.26      69.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262193.5      0.26      69.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262198.3      0.26      69.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:46  262202.8      0.26      69.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262206.8      0.26      69.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262210.3      0.26      69.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262215.1      0.26      69.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262220.4      0.26      68.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262224.7      0.26      68.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262227.3      0.26      68.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262234.0      0.26      68.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262241.1      0.26      68.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262243.0      0.26      68.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262246.2      0.26      68.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262250.5      0.26      68.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262253.1      0.26      68.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262258.2      0.26      68.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262265.4      0.26      68.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262267.7      0.26      68.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262270.1      0.26      68.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:47  262274.1      0.26      68.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  262278.7      0.26      68.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262281.3      0.26      68.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262282.9      0.26      68.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262284.2      0.26      68.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262287.2      0.26      68.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262289.6      0.26      67.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262294.1      0.26      67.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262296.5      0.26      67.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262297.5      0.26      67.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262302.3      0.26      67.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262307.6      0.26      67.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262314.3      0.26      67.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:48  262315.9      0.26      67.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262323.3      0.26      67.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262327.6      0.26      67.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262331.6      0.26      67.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:48  262334.8      0.26      67.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262335.6      0.25      67.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  262341.2      0.25      67.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262345.4      0.25      67.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262348.3      0.25      67.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262353.9      0.25      67.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262360.3      0.25      67.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262365.6      0.25      66.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  262366.4      0.25      66.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:49  262367.0      0.25      67.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:49  262367.0      0.25      67.0       0.0                          
    0:02:50  262367.0      0.25      67.0       0.0                          
    0:02:55  261590.0      0.26      66.9       0.0                          
    0:02:58  261517.1      0.26      66.9       0.0                          
    0:03:00  261453.8      0.26      66.9       0.0                          
    0:03:00  261425.6      0.26      66.9       0.0                          
    0:03:01  261408.0      0.26      66.9       0.0                          
    0:03:01  261390.5      0.26      66.9       0.0                          
    0:03:01  261372.9      0.26      66.9       0.0                          
    0:03:01  261355.4      0.26      66.9       0.0                          
    0:03:02  261337.8      0.26      66.9       0.0                          
    0:03:02  261320.3      0.26      66.9       0.0                          
    0:03:02  261320.3      0.26      66.9       0.0                          
    0:03:03  261320.3      0.26      66.9       0.0                          
    0:03:03  261233.3      0.26      67.8       0.0                          
    0:03:04  261232.7      0.26      67.8       0.0                          
    0:03:04  261232.7      0.26      67.8       0.0                          
    0:03:04  261232.7      0.26      67.8       0.0                          
    0:03:04  261232.7      0.26      67.8       0.0                          
    0:03:04  261232.7      0.26      67.8       0.0                          
    0:03:04  261232.7      0.26      67.8       0.0                          
    0:03:04  261234.3      0.26      67.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:04  261235.7      0.26      67.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:04  261243.1      0.26      67.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261243.6      0.26      67.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261253.2      0.25      67.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261253.5      0.25      67.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261258.3      0.25      67.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261259.6      0.25      66.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:05  261265.7      0.25      66.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261270.0      0.25      66.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261274.2      0.25      66.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261279.0      0.25      66.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261281.2      0.25      66.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261285.7      0.25      66.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261292.1      0.25      66.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  261299.2      0.25      65.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:05  261303.2      0.25      65.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261308.3      0.25      65.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261316.8      0.25      65.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  261321.3      0.25      65.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  261331.7      0.25      65.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  261332.2      0.25      65.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:06  261339.9      0.25      64.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261343.7      0.25      64.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  261348.5      0.25      64.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:03:06  261348.5      0.25      64.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261355.1      0.25      64.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  261358.8      0.25      64.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261369.2      0.25      64.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:06  261369.2      0.25      64.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  261370.8      0.25      64.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261370.8      0.25      64.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261374.8      0.25      64.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261374.8      0.25      64.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:03:07  261378.0      0.25      64.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:07  261379.0      0.25      64.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261379.0      0.25      63.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:07  261379.6      0.25      63.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261383.3      0.25      63.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  261389.7      0.25      63.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261395.5      0.25      63.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261396.3      0.25      63.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261397.7      0.25      63.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:07  261399.3      0.25      63.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  261403.8      0.25      63.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:03:08  261404.6      0.25      63.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:03:08  261405.4      0.25      63.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:08  261405.4      0.25      63.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:08  261405.4      0.25      63.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:08  261406.2      0.25      63.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:09  261400.6      0.25      63.3       0.0                          
    0:03:09  261332.8      0.25      63.3       0.0                          
    0:03:14  261264.9      0.25      63.3       0.0                          
    0:03:15  261158.3      0.25      63.3       0.0                          
    0:03:16  261046.5      0.25      63.3       0.0                          
    0:03:16  260936.4      0.25      63.3       0.0                          
    0:03:17  260824.7      0.25      63.3       0.0                          
    0:03:17  260713.8      0.25      63.3       0.0                          
    0:03:18  260602.9      0.25      63.3       0.0                          
    0:03:18  260491.9      0.25      63.3       0.0                          
    0:03:19  260381.0      0.25      63.3       0.0                          
    0:03:19  260268.5      0.25      63.3       0.0                          
    0:03:20  260157.6      0.25      63.3       0.0                          
    0:03:20  260046.6      0.25      63.3       0.0                          
    0:03:21  259952.0      0.25      63.3       0.0                          
    0:03:21  259910.2      0.25      63.3       0.0                          
    0:03:21  259868.2      0.25      63.2       0.0                          
    0:03:22  259827.5      0.25      63.2       0.0                          
    0:03:22  259788.9      0.25      63.2       0.0                          
    0:03:22  259751.1      0.25      63.2       0.0                          
    0:03:22  259711.2      0.25      63.1       0.0                          
    0:03:23  259673.7      0.25      63.1       0.0                          
    0:03:23  259633.8      0.25      63.1       0.0                          
    0:03:23  259588.9      0.25      63.1       0.0                          
    0:03:24  259543.4      0.25      63.0       0.0                          
    0:03:24  259495.8      0.25      63.0       0.0                          
    0:03:24  259455.1      0.25      63.0       0.0                          
    0:03:24  259415.2      0.25      63.0       0.0                          
    0:03:25  259372.1      0.25      63.0       0.0                          
    0:03:25  259319.7      0.25      63.0       0.0                          
    0:03:26  259239.9      0.25      63.0       0.0                          
    0:03:26  259163.3      0.25      63.0       0.0                          
    0:03:26  259083.5      0.25      63.0       0.0                          
    0:03:27  259005.3      0.25      63.0       0.0                          
    0:03:27  258923.9      0.25      63.0       0.0                          
    0:03:28  258849.6      0.25      63.0       0.0                          
    0:03:28  258770.6      0.25      63.0       0.0                          
    0:03:29  258709.5      0.25      63.0       0.0                          
    0:03:30  258704.1      0.25      63.0       0.0                          
    0:03:30  258699.9      0.25      63.0       0.0                          
    0:03:30  258697.2      0.25      62.9       0.0                          
    0:03:31  258696.7      0.25      62.9       0.0                          
    0:03:34  258695.9      0.25      62.9       0.0                          
    0:03:36  258695.1      0.25      62.9       0.0                          
    0:03:36  258694.0      0.25      62.9       0.0                          
    0:03:37  258690.8      0.25      62.9       0.0                          
    0:03:38  258668.5      0.26      63.4       0.0                          
    0:03:38  258668.5      0.26      63.4       0.0                          
    0:03:38  258668.5      0.26      63.4       0.0                          
    0:03:38  258668.5      0.26      63.4       0.0                          
    0:03:38  258668.5      0.26      63.4       0.0                          
    0:03:38  258668.5      0.26      63.4       0.0                          
    0:03:38  258678.6      0.25      63.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258678.6      0.25      63.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258678.6      0.25      63.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258678.6      0.25      63.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258681.0      0.25      63.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258682.6      0.25      63.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258682.3      0.25      63.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258682.6      0.25      63.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258689.5      0.25      62.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258690.0      0.25      62.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258690.6      0.25      62.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:03:39  258690.6      0.25      62.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258691.9      0.25      62.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258692.7      0.25      62.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:40  258694.6      0.25      62.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258696.4      0.25      62.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258701.2      0.25      62.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258715.9      0.25      62.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258730.5      0.25      62.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:40  258731.5      0.25      62.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:40  258736.3      0.25      61.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:40  258737.7      0.25      61.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:41  258743.8      0.25      61.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258743.8      0.25      61.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258744.6      0.25      61.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258745.9      0.25      61.6       0.0                          
    0:03:41  258746.2      0.25      61.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:41  258746.4      0.25      61.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258745.9      0.25      61.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258748.0      0.25      61.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258749.9      0.25      61.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258752.6      0.25      61.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258754.2      0.25      61.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258761.1      0.25      61.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258766.4      0.25      61.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258770.1      0.25      61.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258774.4      0.25      61.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258781.8      0.25      61.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  258786.1      0.24      61.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258791.7      0.24      61.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258797.2      0.24      61.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:03:42  258798.6      0.24      61.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258800.7      0.24      61.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:03:42  258805.0      0.24      61.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:42  258805.8      0.24      61.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258811.3      0.24      61.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258815.1      0.24      60.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258821.5      0.24      60.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258824.4      0.24      60.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258831.6      0.24      60.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258837.1      0.24      60.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258841.4      0.24      60.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258844.9      0.24      60.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258847.5      0.24      60.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258853.1      0.24      60.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258855.0      0.24      60.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258858.2      0.24      60.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258859.2      0.24      60.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258863.2      0.24      60.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:03:43  258866.4      0.24      60.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:43  258874.7      0.24      60.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258880.0      0.24      60.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:43  258888.5      0.24      60.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258889.5      0.24      60.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:44  258894.3      0.24      60.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258900.7      0.24      60.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258905.5      0.24      60.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:03:44  258907.1      0.24      59.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:30:30 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             116864.972691
Buf/Inv area:                     5688.941961
Noncombinational area:          142042.133026
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                258907.105716
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:30:41 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  91.5263 mW   (90%)
  Net Switching Power  =  10.1254 mW   (10%)
                         ---------
Total Dynamic Power    = 101.6517 mW  (100%)

Cell Leakage Power     =   5.3302 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.7536e+04        1.3126e+03        2.4239e+06        9.1271e+04  (  85.32%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.9898e+03        8.8128e+03        2.9063e+06        1.5708e+04  (  14.68%)
--------------------------------------------------------------------------------------------------
Total          9.1525e+04 uW     1.0125e+04 uW     5.3302e+06 nW     1.0698e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:30:41 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[30].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[30].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[30].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[30].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[30].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[30].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE32_LOGSIZE5_4)
                                                          0.00       0.22 f
  path/genblk1[30].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE32_4)
                                                          0.00       0.22 f
  path/genblk1[30].path/path/in0[1] (mac_b12_g1_2)        0.00       0.22 f
  path/genblk1[30].path/path/mult_21/a[1] (mac_b12_g1_2_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[30].path/path/mult_21/U545/ZN (INV_X1)     0.03       0.25 r
  path/genblk1[30].path/path/mult_21/U503/Z (XOR2_X1)     0.07       0.32 r
  path/genblk1[30].path/path/mult_21/U378/Z (CLKBUF_X3)
                                                          0.06       0.38 r
  path/genblk1[30].path/path/mult_21/U581/ZN (OAI22_X1)
                                                          0.04       0.43 f
  path/genblk1[30].path/path/mult_21/U81/S (HA_X1)        0.08       0.50 f
  path/genblk1[30].path/path/mult_21/U398/ZN (NAND2_X1)
                                                          0.04       0.55 r
  path/genblk1[30].path/path/mult_21/U399/ZN (NAND3_X1)
                                                          0.04       0.59 f
  path/genblk1[30].path/path/mult_21/U373/ZN (NAND2_X1)
                                                          0.03       0.62 r
  path/genblk1[30].path/path/mult_21/U351/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[30].path/path/mult_21/U406/ZN (NAND2_X1)
                                                          0.04       0.70 r
  path/genblk1[30].path/path/mult_21/U409/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[30].path/path/mult_21/U423/ZN (NAND2_X1)
                                                          0.03       0.76 r
  path/genblk1[30].path/path/mult_21/U425/ZN (NAND3_X1)
                                                          0.03       0.80 f
  path/genblk1[30].path/path/mult_21/U19/CO (FA_X1)       0.10       0.89 f
  path/genblk1[30].path/path/mult_21/U366/ZN (NAND2_X1)
                                                          0.04       0.93 r
  path/genblk1[30].path/path/mult_21/U352/ZN (NAND3_X1)
                                                          0.04       0.97 f
  path/genblk1[30].path/path/mult_21/U454/ZN (NAND2_X1)
                                                          0.04       1.01 r
  path/genblk1[30].path/path/mult_21/U403/ZN (NAND3_X1)
                                                          0.04       1.04 f
  path/genblk1[30].path/path/mult_21/U444/ZN (NAND2_X1)
                                                          0.04       1.08 r
  path/genblk1[30].path/path/mult_21/U416/ZN (NAND3_X1)
                                                          0.04       1.11 f
  path/genblk1[30].path/path/mult_21/U463/ZN (NAND2_X1)
                                                          0.04       1.15 r
  path/genblk1[30].path/path/mult_21/U460/ZN (NAND3_X1)
                                                          0.04       1.19 f
  path/genblk1[30].path/path/mult_21/U469/ZN (NAND2_X1)
                                                          0.04       1.23 r
  path/genblk1[30].path/path/mult_21/U411/ZN (NAND3_X1)
                                                          0.04       1.26 f
  path/genblk1[30].path/path/mult_21/U475/ZN (NAND2_X1)
                                                          0.04       1.30 r
  path/genblk1[30].path/path/mult_21/U478/ZN (NAND3_X1)
                                                          0.04       1.33 f
  path/genblk1[30].path/path/mult_21/U438/ZN (NAND2_X1)
                                                          0.03       1.37 r
  path/genblk1[30].path/path/mult_21/U414/ZN (NAND3_X1)
                                                          0.04       1.41 f
  path/genblk1[30].path/path/mult_21/U509/ZN (NAND2_X1)
                                                          0.04       1.44 r
  path/genblk1[30].path/path/mult_21/U512/ZN (NAND3_X1)
                                                          0.04       1.48 f
  path/genblk1[30].path/path/mult_21/U515/ZN (NAND2_X1)
                                                          0.04       1.52 r
  path/genblk1[30].path/path/mult_21/U517/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[30].path/path/mult_21/U519/ZN (NAND2_X1)
                                                          0.04       1.59 r
  path/genblk1[30].path/path/mult_21/U521/ZN (NAND3_X1)
                                                          0.04       1.63 f
  path/genblk1[30].path/path/mult_21/U525/ZN (NAND2_X1)
                                                          0.04       1.66 r
  path/genblk1[30].path/path/mult_21/U527/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[30].path/path/mult_21/U324/ZN (NAND2_X1)
                                                          0.03       1.74 r
  path/genblk1[30].path/path/mult_21/U448/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[30].path/path/mult_21/U540/ZN (NAND2_X1)
                                                          0.03       1.81 r
  path/genblk1[30].path/path/mult_21/U376/ZN (NAND3_X1)
                                                          0.03       1.84 f
  path/genblk1[30].path/path/mult_21/U432/ZN (NAND2_X1)
                                                          0.03       1.88 r
  path/genblk1[30].path/path/mult_21/U362/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[30].path/path/mult_21/U449/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[30].path/path/mult_21/U419/ZN (AND3_X1)
                                                          0.05       2.00 r
  path/genblk1[30].path/path/mult_21/product[23] (mac_b12_g1_2_DW_mult_tc_0)
                                                          0.00       2.00 r
  path/genblk1[30].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[30].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
