<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4080" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4080{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4080{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4080{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_4080{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t5_4080{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t6_4080{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t7_4080{left:95px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_4080{left:69px;bottom:1011px;}
#t9_4080{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_4080{left:95px;bottom:998px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tb_4080{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_4080{left:69px;bottom:931px;letter-spacing:-0.09px;}
#td_4080{left:155px;bottom:931px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#te_4080{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_4080{left:69px;bottom:890px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tg_4080{left:69px;bottom:864px;}
#th_4080{left:95px;bottom:867px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_4080{left:95px;bottom:850px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_4080{left:95px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_4080{left:95px;bottom:809px;}
#tl_4080{left:121px;bottom:809px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tm_4080{left:466px;bottom:816px;}
#tn_4080{left:95px;bottom:784px;}
#to_4080{left:121px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tp_4080{left:95px;bottom:760px;}
#tq_4080{left:121px;bottom:760px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tr_4080{left:95px;bottom:735px;}
#ts_4080{left:121px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_4080{left:95px;bottom:711px;}
#tu_4080{left:121px;bottom:711px;letter-spacing:-0.2px;word-spacing:-1.18px;}
#tv_4080{left:172px;bottom:711px;letter-spacing:-0.14px;}
#tw_4080{left:204px;bottom:711px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#tx_4080{left:840px;bottom:711px;}
#ty_4080{left:121px;bottom:694px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tz_4080{left:121px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_4080{left:121px;bottom:661px;letter-spacing:-0.14px;}
#t11_4080{left:95px;bottom:636px;}
#t12_4080{left:121px;bottom:636px;letter-spacing:-0.2px;word-spacing:-1.18px;}
#t13_4080{left:172px;bottom:636px;letter-spacing:-0.14px;}
#t14_4080{left:204px;bottom:636px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t15_4080{left:840px;bottom:636px;}
#t16_4080{left:121px;bottom:619px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t17_4080{left:121px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t18_4080{left:69px;bottom:576px;}
#t19_4080{left:95px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_4080{left:95px;bottom:563px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1b_4080{left:95px;bottom:546px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_4080{left:95px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1d_4080{left:69px;bottom:503px;}
#t1e_4080{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_4080{left:95px;bottom:490px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1g_4080{left:498px;bottom:496px;}
#t1h_4080{left:510px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1i_4080{left:95px;bottom:473px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#t1j_4080{left:95px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1k_4080{left:95px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_4080{left:69px;bottom:413px;}
#t1m_4080{left:95px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t1n_4080{left:95px;bottom:399px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1o_4080{left:95px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_4080{left:69px;bottom:356px;}
#t1q_4080{left:95px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_4080{left:95px;bottom:343px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_4080{left:95px;bottom:326px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_4080{left:95px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1u_4080{left:95px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1v_4080{left:95px;bottom:276px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1w_4080{left:69px;bottom:249px;}
#t1x_4080{left:95px;bottom:253px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1y_4080{left:95px;bottom:236px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1z_4080{left:95px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_4080{left:95px;bottom:202px;letter-spacing:-0.15px;}
#t21_4080{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t22_4080{left:91px;bottom:171px;letter-spacing:-0.12px;}
#t23_4080{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t24_4080{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t25_4080{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t26_4080{left:91px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_4080{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4080{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4080{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4080{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4080{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4080{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4080{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_4080{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4080" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4080Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4080" style="-webkit-user-select: none;"><object width="935" height="1210" data="4080/4080.svg" type="image/svg+xml" id="pdf4080" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4080" class="t s1_4080">29-24 </span><span id="t2_4080" class="t s1_4080">Vol. 3C </span>
<span id="t3_4080" class="t s2_4080">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_4080" class="t s3_4080">time, the current VPID on a logical processor was a non-zero value X, it is recommended that software use the </span>
<span id="t5_4080" class="t s3_4080">INVVPID instruction with the “single-context” INVVPID type and with VPID X in the INVVPID descriptor before </span>
<span id="t6_4080" class="t s3_4080">a VM entry on the same logical processor that establishes VPID X and either (a) the “virtualize APIC accesses” </span>
<span id="t7_4080" class="t s3_4080">VM-execution control was changed from 0 to 1; or (b) the value of the APIC-access address was changed. </span>
<span id="t8_4080" class="t s4_4080">• </span><span id="t9_4080" class="t s3_4080">Software can use the INVVPID instruction with the “all-context” INVVPID type immediately after execution of </span>
<span id="ta_4080" class="t s3_4080">the VMXON instruction or immediately prior to execution of the VMXOFF instruction. Either prevents potentially </span>
<span id="tb_4080" class="t s3_4080">undesired retention of information cached from paging structures between separate uses of VMX operation. </span>
<span id="tc_4080" class="t s5_4080">29.4.3.4 </span><span id="td_4080" class="t s5_4080">Guidelines for Use of the INVEPT Instruction </span>
<span id="te_4080" class="t s3_4080">The following items provide guidelines for use of the INVEPT instruction to invalidate information cached from the </span>
<span id="tf_4080" class="t s3_4080">EPT paging structures. </span>
<span id="tg_4080" class="t s4_4080">• </span><span id="th_4080" class="t s3_4080">Software should use the INVEPT instruction with the “single-context” INVEPT type after making any of the </span>
<span id="ti_4080" class="t s3_4080">following changes to an EPT paging-structure entry (the INVEPT descriptor should contain an EPTP value that </span>
<span id="tj_4080" class="t s3_4080">references — directly or indirectly — the modified EPT paging structure): </span>
<span id="tk_4080" class="t s3_4080">— </span><span id="tl_4080" class="t s3_4080">Changing any of the privilege bits 2:0 from 1 to 0. </span>
<span id="tm_4080" class="t s6_4080">1 </span>
<span id="tn_4080" class="t s3_4080">— </span><span id="to_4080" class="t s3_4080">Changing the physical address in bits 51:12. </span>
<span id="tp_4080" class="t s3_4080">— </span><span id="tq_4080" class="t s3_4080">Clearing bit 8 (the accessed flag) if accessed and dirty flags for EPT will be enabled. </span>
<span id="tr_4080" class="t s3_4080">— </span><span id="ts_4080" class="t s3_4080">For an EPT PDPTE or an EPT PDE, changing bit 7 (which determines whether the entry maps a page). </span>
<span id="tt_4080" class="t s3_4080">— </span><span id="tu_4080" class="t s3_4080">For the </span><span id="tv_4080" class="t s7_4080">last </span><span id="tw_4080" class="t s3_4080">EPT paging-structure entry used to translate a guest-physical address (an EPT PDPTE with bit </span><span id="tx_4080" class="t s3_4080">7 </span>
<span id="ty_4080" class="t s3_4080">set to 1, an EPT PDE with bit 7 set to 1, or an EPT PTE), changing either bits 5:3 or bit 6. (These bits </span>
<span id="tz_4080" class="t s3_4080">determine the effective memory type of accesses using that EPT paging-structure entry; see Section </span>
<span id="t10_4080" class="t s3_4080">29.3.7.) </span>
<span id="t11_4080" class="t s3_4080">— </span><span id="t12_4080" class="t s3_4080">For the </span><span id="t13_4080" class="t s7_4080">last </span><span id="t14_4080" class="t s3_4080">EPT paging-structure entry used to translate a guest-physical address (an EPT PDPTE with bit </span><span id="t15_4080" class="t s3_4080">7 </span>
<span id="t16_4080" class="t s3_4080">set to 1, an EPT PDE with bit 7 set to 1, or an EPT PTE), clearing bit 9 (the dirty flag) if accessed and dirty </span>
<span id="t17_4080" class="t s3_4080">flags for EPT will be enabled. </span>
<span id="t18_4080" class="t s4_4080">• </span><span id="t19_4080" class="t s3_4080">Software should use the INVEPT instruction with the “single-context” INVEPT type before a VM entry with an </span>
<span id="t1a_4080" class="t s3_4080">EPTP value X such that X[6] = 1 (accessed and dirty flags for EPT are enabled) if the logical processor had </span>
<span id="t1b_4080" class="t s3_4080">earlier been in VMX non-root operation with an EPTP value Y such that Y[6] = 0 (accessed and dirty flags for </span>
<span id="t1c_4080" class="t s3_4080">EPT are not enabled) and Y[51:12] = X[51:12]. </span>
<span id="t1d_4080" class="t s4_4080">• </span><span id="t1e_4080" class="t s3_4080">Software may use the INVEPT instruction after modifying a present EPT paging-structure entry (see Section </span>
<span id="t1f_4080" class="t s3_4080">29.3.2) to change any of the privilege bits 2:0 from 0 to 1. </span>
<span id="t1g_4080" class="t s6_4080">2 </span>
<span id="t1h_4080" class="t s3_4080">Failure to do so may cause an EPT violation that </span>
<span id="t1i_4080" class="t s3_4080">would not otherwise occur. Because an EPT violation invalidates any mappings that would be used by the access </span>
<span id="t1j_4080" class="t s3_4080">that caused the EPT violation (see Section 29.4.3.1), an EPT violation will not recur if the original access is </span>
<span id="t1k_4080" class="t s3_4080">performed again, even if the INVEPT instruction is not executed. </span>
<span id="t1l_4080" class="t s4_4080">• </span><span id="t1m_4080" class="t s3_4080">Because a logical processor does not cache any information derived from EPT paging-structure entries that are </span>
<span id="t1n_4080" class="t s3_4080">not present (see Section 29.3.2) or misconfigured (see Section 29.3.3.1), it is not necessary to execute INVEPT </span>
<span id="t1o_4080" class="t s3_4080">following modification of an EPT paging-structure entry that had been not present or misconfigured. </span>
<span id="t1p_4080" class="t s4_4080">• </span><span id="t1q_4080" class="t s3_4080">As detailed in Section 30.4.5, an access to the APIC-access page might not cause an APIC-access VM exit if </span>
<span id="t1r_4080" class="t s3_4080">software does not properly invalidate information that may be cached from the EPT paging structures. If EPT </span>
<span id="t1s_4080" class="t s3_4080">was in use on a logical processor at one time with EPTP X, it is recommended that software use the INVEPT </span>
<span id="t1t_4080" class="t s3_4080">instruction with the “single-context” INVEPT type and with EPTP X in the INVEPT descriptor before a VM entry </span>
<span id="t1u_4080" class="t s3_4080">on the same logical processor that enables EPT with EPTP X and either (a) the “virtualize APIC accesses” VM- </span>
<span id="t1v_4080" class="t s3_4080">execution control was changed from 0 to 1; or (b) the value of the APIC-access address was changed. </span>
<span id="t1w_4080" class="t s4_4080">• </span><span id="t1x_4080" class="t s3_4080">Software can use the INVEPT instruction with the “all-context” INVEPT type immediately after execution of the </span>
<span id="t1y_4080" class="t s3_4080">VMXON instruction or immediately prior to execution of the VMXOFF instruction. Either prevents potentially </span>
<span id="t1z_4080" class="t s3_4080">undesired retention of information cached from EPT paging structures between separate uses of VMX </span>
<span id="t20_4080" class="t s3_4080">operation. </span>
<span id="t21_4080" class="t s8_4080">1. </span><span id="t22_4080" class="t s8_4080">If the “mode-based execute control for EPT” VM-execution control is 1, software should use the INVEPT instruction after changing </span>
<span id="t23_4080" class="t s8_4080">privilege bit 10 from 1 to 0. </span>
<span id="t24_4080" class="t s8_4080">2. </span><span id="t25_4080" class="t s8_4080">If the “mode-based execute control for EPT” VM-execution control is 1, software may use the INVEPT instruction after modifying a </span>
<span id="t26_4080" class="t s8_4080">present EPT paging-structure entry to change privilege bit 10 from 0 to 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
