Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b0af1244bea94cfaa2a3247dc8cd3d5a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_simulation_behav xil_defaultlib.MIPS_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port C_1 [E:/Vivado/CPU/CPU.srcs/sources_1/new/Datapath.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port C_1 [E:/Vivado/CPU/CPU.srcs/sources_1/new/Datapath.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Vivado/CPU/CPU.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Signext
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.add_32bit
Compiling module xil_defaultlib.Shl2
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Mux_5
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.Pcreg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.ALUdec
Compiling module xil_defaultlib.MAINdec
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.MIPS_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_simulation_behav
