{
  "design": {
    "design_info": {
      "boundary_crc": "0xC3C646B71798302A",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "system_ila_0": "",
      "UART_Controller_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "data_in_0": {
        "direction": "I"
      },
      "rx_data_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          }
        }
      },
      "UART_Controller_0": {
        "vlnv": "xilinx.com:user:UART_Controller:1.0",
        "xci_name": "design_1_UART_Controller_0_1",
        "parameters": {
          "baud_rate": {
            "value": "115200"
          }
        }
      }
    },
    "nets": {
      "rst_0_1": {
        "ports": [
          "rst_0",
          "system_ila_0/probe1",
          "UART_Controller_0/rst"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "data_in_0_1": {
        "ports": [
          "data_in_0",
          "UART_Controller_0/data_in"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "system_ila_0/clk",
          "UART_Controller_0/clk"
        ]
      },
      "r_state_d": {
        "ports": [
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "UART_Controller_0_rx_data": {
        "ports": [
          "UART_Controller_0/rx_data",
          "rx_data_0",
          "system_ila_0/probe2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    }
  }
}