Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 20 12:38:17 2021
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file display_controller_timing_summary_routed.rpt -rpx display_controller_timing_summary_routed.rpx
| Design       : display_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: on_display (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: counter_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_reg_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 18 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.298        0.000                      0                   36        0.085        0.000                      0                   36        3.000        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_12megas         79.298        0.000                      0                   36        0.261        0.000                      0                   36       41.167        0.000                       0                    20  
  clkfbout_clk_12megas                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_12megas_1       79.309        0.000                      0                   36        0.261        0.000                      0                   36       41.167        0.000                       0                    20  
  clkfbout_clk_12megas_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12megas_1  clk_out1_clk_12megas         79.298        0.000                      0                   36        0.085        0.000                      0                   36  
clk_out1_clk_12megas    clk_out1_clk_12megas_1       79.298        0.000                      0                   36        0.085        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       79.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.298ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.176    82.315    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.886    counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.298    

Slack (MET) :             79.298ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.176    82.315    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.886    counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.298    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.306    counter_reg_reg[7]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    counter_reg_reg[4]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  counter_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.195    counter_reg_reg[0]_i_2_n_4
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.307    counter_reg_reg[4]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.192 r  counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_7
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[6]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  counter_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.305    counter_reg_reg[8]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.190 r  counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.302    counter_reg_reg[2]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  counter_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.191    counter_reg_reg[0]_i_2_n_5
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.301    counter_reg_reg[10]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.532%)  route 0.123ns (32.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[12]/Q
                         net (fo=3, routed)           0.123    -0.298    counter_reg_reg[12]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.291    counter_reg_reg[15]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[11]/Q
                         net (fo=3, routed)           0.132    -0.290    counter_reg_reg[11]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    counter_reg_reg[8]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   u1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y85      counter_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y87      counter_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y87      counter_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y89      counter_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas
  To Clock:  clkfbout_clk_12megas

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       79.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.309ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.166    82.326    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.897    counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.309    

Slack (MET) :             79.309ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.166    82.326    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.897    counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.309    

Slack (MET) :             79.314ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.166    82.324    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.895    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.314    

Slack (MET) :             79.314ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.166    82.324    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.895    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.314    

Slack (MET) :             79.314ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.166    82.324    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.895    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.314    

Slack (MET) :             79.314ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.166    82.324    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.895    counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.895    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.314    

Slack (MET) :             79.471ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.166    82.350    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.921    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.471    

Slack (MET) :             79.471ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.166    82.350    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.921    counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.471    

Slack (MET) :             79.471ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.166    82.350    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.921    counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.471    

Slack (MET) :             79.471ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.166    82.350    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.921    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         81.921    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.306    counter_reg_reg[7]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    counter_reg_reg[4]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  counter_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.195    counter_reg_reg[0]_i_2_n_4
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.307    counter_reg_reg[4]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.192 r  counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_7
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[6]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  counter_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.305    counter_reg_reg[8]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.190 r  counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.302    counter_reg_reg[2]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  counter_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.191    counter_reg_reg[0]_i_2_n_5
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.459    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.301    counter_reg_reg[10]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.532%)  route 0.123ns (32.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[12]/Q
                         net (fo=3, routed)           0.123    -0.298    counter_reg_reg[12]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.291    counter_reg_reg[15]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[11]/Q
                         net (fo=3, routed)           0.132    -0.290    counter_reg_reg[11]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    counter_reg_reg[8]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   u1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y85      counter_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y87      counter_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y87      counter_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y88      counter_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y89      counter_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y86      counter_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y85      counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y87      counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y88      counter_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas_1
  To Clock:  clkfbout_clk_12megas_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       79.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.298ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.176    82.315    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.886    counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.298    

Slack (MET) :             79.298ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.176    82.315    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.886    counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.298    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.306    counter_reg_reg[7]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    counter_reg_reg[4]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  counter_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.195    counter_reg_reg[0]_i_2_n_4
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.307    counter_reg_reg[4]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.192 r  counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_7
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 counter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[6]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  counter_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.305    counter_reg_reg[8]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.190 r  counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.282    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.302    counter_reg_reg[2]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  counter_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.191    counter_reg_reg[0]_i_2_n_5
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.301    counter_reg_reg[10]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.282    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.532%)  route 0.123ns (32.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[12]/Q
                         net (fo=3, routed)           0.123    -0.298    counter_reg_reg[12]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.281    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.291    counter_reg_reg[15]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.281    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[11]/Q
                         net (fo=3, routed)           0.132    -0.290    counter_reg_reg[11]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    counter_reg_reg[8]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.282    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       79.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.298ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[16]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.176    82.315    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.886    counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.298    

Slack (MET) :             79.298ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.704ns (20.669%)  route 2.702ns (79.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.916 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.951     2.588    clear
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.603    81.916    clk_12mhz
    SLICE_X3Y89          FDRE                                         r  counter_reg_reg[17]/C
                         clock pessimism              0.575    82.492    
                         clock uncertainty           -0.176    82.315    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    81.886    counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 79.298    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.715%)  route 2.695ns (79.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 81.914 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.944     2.581    clear
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.601    81.914    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[9]/C
                         clock pessimism              0.575    82.490    
                         clock uncertainty           -0.176    82.313    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    81.884    counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         81.884    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[14]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    

Slack (MET) :             79.460ns  (required time - arrival time)
  Source:                 counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.704ns (21.545%)  route 2.564ns (78.455%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 81.915 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.722    -0.818    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.362 r  counter_reg_reg[13]/Q
                         net (fo=3, routed)           1.071     0.709    counter_reg_reg[13]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124     0.833 r  counter_reg[0]_i_4/O
                         net (fo=1, routed)           0.680     1.513    counter_reg[0]_i_4_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  counter_reg[0]_i_1/O
                         net (fo=18, routed)          0.813     2.450    clear
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          1.602    81.915    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.600    82.516    
                         clock uncertainty           -0.176    82.339    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    81.910    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         81.910    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 79.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.306    counter_reg_reg[7]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    counter_reg_reg[4]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[3]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  counter_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.195    counter_reg_reg[0]_i_2_n_4
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.307    counter_reg_reg[4]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.192 r  counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_7
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 counter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.303    counter_reg_reg[6]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.192 r  counter_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.192    counter_reg_reg[4]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y86          FDRE                                         r  counter_reg_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.305    counter_reg_reg[8]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.190 r  counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.282    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600    -0.564    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.302    counter_reg_reg[2]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  counter_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.191    counter_reg_reg[0]_i_2_n_5
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.872    -0.801    clk_12mhz
    SLICE_X3Y85          FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105    -0.283    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.301    counter_reg_reg[10]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg_reg[8]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.282    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.532%)  route 0.123ns (32.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[12]/Q
                         net (fo=3, routed)           0.123    -0.298    counter_reg_reg[12]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.281    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.602    -0.562    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  counter_reg_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.291    counter_reg_reg[15]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    counter_reg_reg[12]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.875    -0.798    clk_12mhz
    SLICE_X3Y88          FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105    -0.281    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.601    -0.563    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  counter_reg_reg[11]/Q
                         net (fo=3, routed)           0.132    -0.290    counter_reg_reg[11]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    counter_reg_reg[8]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u1/inst/clkout1_buf/O
                         net (fo=18, routed)          0.873    -0.800    clk_12mhz
    SLICE_X3Y87          FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105    -0.282    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.100    





