#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 13 16:47:40 2019
# Process ID: 1512
# Current directory: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/synth_1
# Command line: vivado.exe -log Clave_secret_v2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clave_secret_v2.tcl
# Log file: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/synth_1/Clave_secret_v2.vds
# Journal file: C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Clave_secret_v2.tcl -notrace
Command: synth_design -top Clave_secret_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 734.906 ; gain = 177.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Clave_secret_v2' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:49]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_0' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:112]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "false" *) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sync' (1#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:38]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_1' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:118]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_2' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:124]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_3' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:130]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_pulsador_4' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:136]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_0' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:142]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_1' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:148]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_2' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:154]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_3' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:160]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_switch_4' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:166]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_reset' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:172]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_mode' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:178]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Sincronizador.vhd:32' bound to instance 'inst_sync_start' of component 'sync' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:184]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_0' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:191]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (2#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_1' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:198]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_2' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:205]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_3' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:212]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Debouncer.vhd:35' bound to instance 'inst_debouncer_pulsador_4' of component 'Debouncer' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:219]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:35' bound to instance 'counter_pulsadores' of component 'Counter' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:43]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (3#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:43]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:35' bound to instance 'counter_switches' of component 'Counter' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:235]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'maquina_estados' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:34' bound to instance 'inst_maq_estados' of component 'Maquina_estados' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:244]
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (4#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:48]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:35' bound to instance 'inst_display' of component 'Display' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:267]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'Decod' of component 'Decoder' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (5#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Decoder.vhd:39]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'div_frec' declared at 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Div_frecuencia.vhd:33' bound to instance 'Div_freq' of component 'div_frec' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:103]
INFO: [Synth 8-638] synthesizing module 'div_frec' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Div_frecuencia.vhd:40]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_frec' (6#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Div_frecuencia.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Display' (7#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Display.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Clave_secret_v2' (8#1) [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Clave_secret_v2.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 798.270 ; gain = 240.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 798.270 ; gain = 240.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 798.270 ; gain = 240.980
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Clave_secret_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Clave_secret_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 917.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "suma" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'maquina_estados'
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'suma_reg' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/Counter.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  reposo |                    0000000000001 |                             0000
                mode_sel |                    0000000000010 |                             0001
         first_switch_ok |                    0000000000100 |                             1000
        second_switch_ok |                    0000000001000 |                             1001
         third_switch_ok |                    0000000010000 |                             1010
        fourth_switch_ok |                    0000000100000 |                             1011
         fifth_switch_ok |                    0000001000000 |                             1100
                first_ok |                    0000010000000 |                             0011
               second_ok |                    0000100000000 |                             0100
                third_ok |                    0001000000000 |                             0101
               fourth_ok |                    0010000000000 |                             0110
                fifth_ok |                    0100000000000 |                             0111
              incorrecto |                    1000000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'maquina_estados'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.srcs/sources_1/new/MQ.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 13    
	                1 Bit    Registers := 29    
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 25    
	  13 Input     12 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module maquina_estados 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 25    
	  13 Input     12 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
Module div_frec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Clave_secret_v2 has port digsel[2] driven by constant 1
WARNING: [Synth 8-3917] design Clave_secret_v2 has port digsel[1] driven by constant 1
WARNING: [Synth 8-3917] design Clave_secret_v2 has port digsel[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 917.285 ; gain = 359.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 920.324 ; gain = 363.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT1   |    33|
|4     |LUT2   |     7|
|5     |LUT3   |     9|
|6     |LUT4   |    21|
|7     |LUT5   |    16|
|8     |LUT6   |    50|
|9     |FDRE   |   146|
|10    |FDSE   |     7|
|11    |LD     |    13|
|12    |LDC    |     6|
|13    |IBUF   |    14|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+----------------+------+
|      |Instance                    |Module          |Cells |
+------+----------------------------+----------------+------+
|1     |top                         |                |   383|
|2     |  counter_pulsadores        |Counter         |    11|
|3     |  counter_switches          |Counter_0       |    10|
|4     |  inst_debouncer_pulsador_0 |Debouncer       |     7|
|5     |  inst_debouncer_pulsador_1 |Debouncer_1     |     6|
|6     |  inst_debouncer_pulsador_2 |Debouncer_2     |     5|
|7     |  inst_debouncer_pulsador_3 |Debouncer_3     |     5|
|8     |  inst_debouncer_pulsador_4 |Debouncer_4     |     8|
|9     |  inst_display              |Display         |   171|
|10    |    Decod                   |Decoder         |     6|
|11    |    Div_freq                |div_frec        |    58|
|12    |  inst_maq_estados          |maquina_estados |    49|
|13    |  inst_sync_mode            |sync            |     6|
|14    |  inst_sync_pulsador_0      |sync_5          |     4|
|15    |  inst_sync_pulsador_1      |sync_6          |     4|
|16    |  inst_sync_pulsador_2      |sync_7          |     4|
|17    |  inst_sync_pulsador_3      |sync_8          |     4|
|18    |  inst_sync_pulsador_4      |sync_9          |     4|
|19    |  inst_sync_reset           |sync_10         |     5|
|20    |  inst_sync_start           |sync_11         |     4|
|21    |  inst_sync_switch_0        |sync_12         |     6|
|22    |  inst_sync_switch_1        |sync_13         |     7|
|23    |  inst_sync_switch_2        |sync_14         |     8|
|24    |  inst_sync_switch_3        |sync_15         |     7|
|25    |  inst_sync_switch_4        |sync_16         |     5|
+------+----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 926.109 ; gain = 249.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 926.109 ; gain = 368.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 942.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 13 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 942.191 ; gain = 651.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/celia/Desktop/Archivo_Celia/ETSIDI/19-20/1cuatri/SED/TRABAJOS/VHDL/CLAVE_SECRETA_v2/CLAVE_SECRETA_v2.runs/synth_1/Clave_secret_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clave_secret_v2_utilization_synth.rpt -pb Clave_secret_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 16:48:31 2019...
