EESchema Schematic File Version 2  date Tue Sep 25 15:03:36 2012
LIBS:bonefpga-cache
EELAYER 25  0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 5 7
Title "FPGA Bank 1"
Date "25 sep 2012"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	4100 5400 4200 5400
Wire Wire Line
	4100 5000 4200 5000
Wire Wire Line
	4100 4600 4200 4600
Wire Wire Line
	4100 4200 4200 4200
Wire Wire Line
	4100 3800 4200 3800
Wire Wire Line
	4100 3000 4200 3000
Wire Wire Line
	4100 2200 4200 2200
Wire Wire Line
	7400 3300 7250 3300
Wire Wire Line
	7250 2700 7400 2700
Wire Wire Line
	7250 2500 7400 2500
Wire Wire Line
	1350 3100 1300 3100
Wire Wire Line
	1350 3400 1300 3400
Wire Wire Line
	1350 3700 1300 3700
Wire Wire Line
	1350 4000 1300 4000
Wire Wire Line
	3050 2800 2950 2800
Wire Wire Line
	3050 3100 2950 3100
Wire Wire Line
	3050 3400 2950 3400
Wire Wire Line
	3050 3700 2950 3700
Wire Wire Line
	3050 4000 2950 4000
Wire Wire Line
	7250 5700 7350 5700
Wire Wire Line
	3050 3850 2950 3850
Wire Wire Line
	3050 3550 2950 3550
Wire Wire Line
	3050 3250 2950 3250
Wire Wire Line
	3050 2950 2950 2950
Wire Wire Line
	3050 2650 2950 2650
Wire Wire Line
	1300 3850 1350 3850
Wire Wire Line
	1350 3550 1300 3550
Wire Wire Line
	1350 3250 1300 3250
Wire Wire Line
	7400 2400 7250 2400
Wire Wire Line
	7400 2600 7250 2600
Wire Wire Line
	7250 3200 7400 3200
Wire Wire Line
	4100 2000 4200 2000
Wire Wire Line
	4100 2800 4200 2800
Wire Wire Line
	4100 3600 4200 3600
Wire Wire Line
	4100 4000 4200 4000
Wire Wire Line
	4100 4400 4200 4400
Wire Wire Line
	4100 4800 4200 4800
Wire Wire Line
	4100 5200 4200 5200
Text GLabel 7400 3200 2    60   Input ~ 0
BANK1_20
Text GLabel 7400 3300 2    60   Input ~ 0
BANK1_19
Text GLabel 7400 2600 2    60   Input ~ 0
BANK1_18
Text GLabel 7400 2700 2    60   Input ~ 0
BANK1_17
Text GLabel 7400 2400 2    60   Input ~ 0
BANK1_16
Text GLabel 7400 2500 2    60   Input ~ 0
BANK1_15
Text GLabel 4100 5200 0    60   Input ~ 0
BANK1_14
Text GLabel 4100 5400 0    60   Input ~ 0
BANK1_13
Text GLabel 4100 4800 0    60   Input ~ 0
BANK1_12
Text GLabel 4100 5000 0    60   Input ~ 0
BANK1_11
Text GLabel 4100 4400 0    60   Input ~ 0
BANK1_10
Text GLabel 4100 4600 0    60   Input ~ 0
BANK1_9
Text GLabel 4100 4000 0    60   Input ~ 0
BANK1_8
Text GLabel 4100 4200 0    60   Input ~ 0
BANK1_7
Text GLabel 4100 2800 0    60   Input ~ 0
BANK1_6
Text GLabel 4100 3000 0    60   Input ~ 0
BANK1_5
Text GLabel 4100 3600 0    60   Input ~ 0
BANK1_4
Text GLabel 4100 3800 0    60   Input ~ 0
BANK1_3
Text GLabel 4100 2000 0    60   Input ~ 0
BANK1_2
Text GLabel 4100 2200 0    60   Input ~ 0
BANK1_1
Text GLabel 3050 4000 2    60   Input ~ 0
BANK1_20
Text GLabel 1350 4000 2    60   Input ~ 0
BANK1_19
Text GLabel 3050 3850 2    60   Input ~ 0
BANK1_18
Text GLabel 1350 3850 2    60   Input ~ 0
BANK1_17
Text GLabel 3050 3700 2    60   Input ~ 0
BANK1_16
Text GLabel 1350 3700 2    60   Input ~ 0
BANK1_15
Text GLabel 3050 3550 2    60   Input ~ 0
BANK1_14
Text GLabel 1350 3550 2    60   Input ~ 0
BANK1_13
Text GLabel 3050 3400 2    60   Input ~ 0
BANK1_12
Text GLabel 1350 3400 2    60   Input ~ 0
BANK1_11
Text GLabel 3050 3250 2    60   Input ~ 0
BANK1_10
Text GLabel 1350 3250 2    60   Input ~ 0
BANK1_9
Text GLabel 3050 3100 2    60   Input ~ 0
BANK1_8
Text GLabel 1350 3100 2    60   Input ~ 0
BANK1_7
Text GLabel 3050 2950 2    60   Input ~ 0
BANK1_6
Text GLabel 1350 2950 2    60   Input ~ 0
BANK1_5
Text GLabel 3050 2800 2    60   Input ~ 0
BANK1_4
Text GLabel 1350 2800 2    60   Input ~ 0
BANK1_3
Text GLabel 3050 2650 2    60   Input ~ 0
BANK1_2
Text GLabel 1350 2650 2    60   Input ~ 0
BANK1_1
NoConn ~ 7250 4600
NoConn ~ 7250 4500
NoConn ~ 7250 4400
NoConn ~ 7250 4300
NoConn ~ 7250 4200
NoConn ~ 7250 4100
NoConn ~ 7250 4000
NoConn ~ 7250 3900
NoConn ~ 7250 3800
NoConn ~ 7250 3700
NoConn ~ 7250 3600
NoConn ~ 7250 3500
NoConn ~ 7250 3400
NoConn ~ 7250 3100
NoConn ~ 7250 3000
NoConn ~ 7250 2900
NoConn ~ 7250 2800
NoConn ~ 7250 2300
NoConn ~ 7250 2200
NoConn ~ 7250 2100
NoConn ~ 7250 2000
NoConn ~ 7250 1900
NoConn ~ 7250 1800
NoConn ~ 7250 1700
NoConn ~ 7250 1600
NoConn ~ 4200 5700
NoConn ~ 4200 5600
$Comp
L FPGA_20_PIN_HEADER U501
U 1 1 500F47D2
P 1000 3650
F 0 "U501" H 900 4800 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 900 3150 60  0000 C CNN
	1    1000 3650
	-1   0    0    -1  
$EndComp
$Comp
L FPGA_20_PIN_HEADER U501
U 2 1 500F47C4
P 2850 3650
F 0 "U501" H 2750 4800 60  0000 C CNN
F 1 "FPGA_20_PIN_HEADER" H 2750 3150 60  0000 C CNN
	2    2850 3650
	1    0    0    -1  
$EndComp
Text GLabel 7350 5700 2    60   Input ~ 0
DOUT_BUSY
$Comp
L XC6SLX25FTG256 U502
U 3 1 4FE551C2
P 11150 5000
F 0 "U502" H 4650 8750 60  0000 C CNN
F 1 "XC6SLX25FTG256" H 4850 4100 60  0000 C CNN
	3    11150 5000
	1    0    0    -1  
$EndComp
$EndSCHEMATC
