Flow report for uart
Wed May 27 22:57:15 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed May 27 22:57:15 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; uart                                        ;
; Top-level Entity Name              ; uart_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,237 / 10,320 ( 12 % )                     ;
;     Total combinational functions  ; 709 / 10,320 ( 7 % )                        ;
;     Dedicated logic registers      ; 1,033 / 10,320 ( 10 % )                     ;
; Total registers                    ; 1033                                        ;
; Total pins                         ; 4 / 180 ( 2 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 46,080 / 423,936 ( 11 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/27/2020 22:56:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart                ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                           ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                      ; Value                                                                                                                                                                              ; Default Value ; Entity Name ; Section Id       ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID                ; 154027291299330.159059141003040                                                                                                                                                    ; --            ; --          ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                                                 ; --            ; --          ; uart_top_vlg_tst ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; uart_top_vlg_tst                                                                                                                                                                   ; --            ; --          ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                                        ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; ModelSim (Verilog)                                                                                                                                                                 ; <None>        ; --          ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                    ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/uart_top.vt                                                                                                                                                    ; --            ; --          ; uart_top_vlg_tst ;
; EDA_TEST_BENCH_MODULE_NAME           ; uart_top_vlg_tst                                                                                                                                                                   ; --            ; --          ; uart_top_vlg_tst ;
; EDA_TEST_BENCH_NAME                  ; uart_top_vlg_tst                                                                                                                                                                   ; --            ; --          ; eda_simulation   ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                               ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                 ; --            ; --          ; --               ;
; IP_TOOL_NAME                         ; ALTPLL                                                                                                                                                                             ; --            ; --          ; --               ;
; IP_TOOL_VERSION                      ; 13.1                                                                                                                                                                               ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                 ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                            ; ipcore/ip_pll_inst.v                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                            ; ipcore/ip_pll.ppf                                                                                                                                                                  ; --            ; --          ; --               ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                                                                                                                                                                               ; --            ; --          ; --               ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                                           ; --            ; uart_top    ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                                              ; --            ; uart_top    ; Top              ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                                                             ; --            ; uart_top    ; Top              ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                       ; --            ; --          ; --               ;
; SLD_FILE                             ; db/stp1_auto_stripped.stp                                                                                                                                                          ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=1024                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=1024                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=45                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=45                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=159                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=52219                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=2957                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; TOP_LEVEL_ENTITY                     ; uart_top                                                                                                                                                                           ; uart          ; --          ; --               ;
; USE_SIGNALTAP_FILE                   ; output_files/stp1.stp                                                                                                                                                              ; --            ; --          ; --               ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:07     ; 1.0                     ; 4731 MB             ; 00:00:06                           ;
; Fitter                    ; 00:00:06     ; 1.5                     ; 5384 MB             ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4592 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 4686 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4567 MB             ; 00:00:02                           ;
; Total                     ; 00:00:19     ; --                      ; --                  ; 00:00:20                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-K5AU5523  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; LAPTOP-K5AU5523  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; LAPTOP-K5AU5523  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-K5AU5523  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-K5AU5523  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart
quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart
quartus_sta uart -c uart
quartus_eda --read_settings_files=off --write_settings_files=off uart -c uart



