
---------- Begin Simulation Statistics ----------
final_tick                                 1374087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5040                       # Simulator instruction rate (inst/s)
host_mem_usage                                5272468                       # Number of bytes of host memory used
host_op_rate                                     5576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.19                       # Real time elapsed on the host
host_tick_rate                                8833653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      378948                       # Number of instructions simulated
sim_ops                                        419286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000664                       # Number of seconds simulated
sim_ticks                                   664207500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.913300                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    8282                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16932                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               140                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12610                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               27                       # Number of indirect misses.
system.cpu.branchPred.lookups                   20096                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3149                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      121564                       # Number of instructions committed
system.cpu.committedOps                        122776                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.308512                       # CPI: cycles per instruction
system.cpu.discardedOps                           394                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              59234                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             28553                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            21937                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          811175                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.120358                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                          1010016                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   70731     57.61%     57.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                      4      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                  28140     22.92%     80.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 23901     19.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   122776                       # Class of committed instruction
system.cpu.quiesceCycles                        52716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          198841                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2051                       # Transaction distribution
system.membus.trans_dist::ReadResp               6462                       # Transaction distribution
system.membus.trans_dist::WriteReq                325                       # Transaction distribution
system.membus.trans_dist::WriteResp               321                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2693                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3004                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1421                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1421                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4271                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       535296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           87                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       536751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  695471                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14359                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001254                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035385                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14341     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14359                       # Request fanout histogram
system.membus.reqLayer6.occupancy            37880250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               76999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              294343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               12749                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           32655000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer7.occupancy           11270730                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             701500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          609                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          594                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4126                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4126                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         9395                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total         9395                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         9455                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       150080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       150080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       150167                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           16472125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     13875087                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5908000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          292                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          288                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         4676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       149760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       149760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2636                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2636    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2636                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      4059500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     10528000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        19488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       150560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma          609                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        33377                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    197335923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     29340229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    226676152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     98667961                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    197335923                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    296003884                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    296003884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    226676152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    522680036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         8960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         8960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          140                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          161                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13489760                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2023464                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15513224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13489760                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13489760                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13489760                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2023464                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15513224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         362944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             494016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       172352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        18688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          191040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2693                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma          292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    197335923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         546431650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743767573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      259485176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     28135786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            287620962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      259485176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    225471709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        546431650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031388534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      2340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359879500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2787                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2985                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    242965810                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               444907060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31582.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57832.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2962                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1181                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.418983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.846635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.113644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4618     70.93%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1696     26.05%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      0.46%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      0.26%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      0.11%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.03%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.03%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.05%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136      2.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6511                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.022857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.337719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.786467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            173     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.540230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.383144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.117375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              160     91.95%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.57%     92.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      4.60%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.57%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.57%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.57%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           174                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 492352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  189504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  494016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               191040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     664204500                       # Total gap between requests
system.mem_ctrls.avgGap                      62051.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       361280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       173952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        15552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 197335922.885544031858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 543926408.539499998093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 261894061.720170259476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 23414369.756439063698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2693                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma          292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    119264935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    325642125                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17172679500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma     93053500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58234.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57422.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6376784.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    318676.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     41443125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     35910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    589970125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean         10983000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    434460.351327                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value     10498750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11338625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1341138500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     32949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        43403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        43403                       # number of overall hits
system.cpu.icache.overall_hits::total           43403                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          140                       # number of overall misses
system.cpu.icache.overall_misses::total           140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6083125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6083125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6083125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6083125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        43543                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        43543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        43543                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        43543                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43450.892857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43450.892857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43450.892857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43450.892857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5862875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5862875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5862875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5862875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.678571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.678571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.678571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.678571                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        43403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43403                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6083125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6083125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        43543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        43543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43450.892857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43450.892857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5862875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5862875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.678571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.678571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           199.727024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   6                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.200000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   199.727024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.390092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.390092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.439453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             87226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            87226                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        38828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38828                       # number of overall hits
system.cpu.dcache.overall_hits::total           38828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7109                       # number of overall misses
system.cpu.dcache.overall_misses::total          7109                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    634834125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    634834125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    634834125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    634834125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        45937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        45937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        45937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        45937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.154755                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.154755                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.154755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.154755                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89300.059783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89300.059783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89300.059783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89300.059783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2693                       # number of writebacks
system.cpu.dcache.writebacks::total              2693                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    513805875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    513805875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    513805875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    513805875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90268.073612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90268.073612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90268.073612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90268.073612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1826.388889                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1826.388889                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5692                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    413291125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    413291125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        28215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        28215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.151444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.151444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96721.536391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96721.536391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    406595250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    406595250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.151373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.151373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95199.075158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95199.075158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21916.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21916.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    221543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    221543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        17722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.160027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.160027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78118.124118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78118.124118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107210625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107210625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75447.308234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75447.308234                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     32352500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     32352500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10531.412760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10531.412760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     30756625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     30756625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10034.787928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10034.787928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               43481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.638967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            214016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           214016                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1374087500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1374255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   5035                       # Simulator instruction rate (inst/s)
host_mem_usage                                5272468                       # Number of bytes of host memory used
host_op_rate                                     5571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.27                       # Real time elapsed on the host
host_tick_rate                                8826375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      378957                       # Number of instructions simulated
sim_ops                                        419301                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000664                       # Number of seconds simulated
sim_ticks                                   664375000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.898990                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    8283                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               142                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12610                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               27                       # Number of indirect misses.
system.cpu.branchPred.lookups                   20105                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3151                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      121573                       # Number of instructions committed
system.cpu.committedOps                        122791                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.310102                       # CPI: cycles per instruction
system.cpu.discardedOps                           400                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              59256                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             28553                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            21937                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          811396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.120335                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                          1010284                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   70739     57.61%     57.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                      4      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     57.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                  28146     22.92%     80.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 23901     19.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   122791                       # Class of committed instruction
system.cpu.quiesceCycles                        52716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          198888                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2051                       # Transaction distribution
system.membus.trans_dist::ReadResp               6464                       # Transaction distribution
system.membus.trans_dist::WriteReq                353                       # Transaction distribution
system.membus.trans_dist::WriteResp               349                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2693                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3006                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1421                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1421                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4273                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         8960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       535424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           87                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       536879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       151552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       151552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  697391                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14389                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001251                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035348                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14371     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14389                       # Request fanout histogram
system.membus.reqLayer6.occupancy            38024250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               76999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              294343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               12749                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           32666250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer7.occupancy           11298730                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             701500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          665                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          650                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4126                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4126                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         9507                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total         9507                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         9567                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       151872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       151872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       151959                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           16640125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     13980199                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6076000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          316                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         4732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       151552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2692                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2692    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2692                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      4227500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     10556000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        21280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       152352                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma          665                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        33433                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    197286171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     32030103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    229316275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     98643086                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    197286171                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    295929257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    295929257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    229316275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    525245532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         8960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         8960                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          140                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          161                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13486359                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2022954                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15509313                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13486359                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13486359                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13486359                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2022954                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15509313                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         363072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             494144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       172352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        20480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          192832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2693                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma          320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    197286171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         546486548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743772719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      259419755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     30825964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290245720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      259419755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    228112135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        546486548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034018438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      2368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000359879500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          176                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2810                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3013                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    243115060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               445108810                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31593.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57843.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.861086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.968004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   143.249777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4623     70.88%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1697     26.02%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      0.48%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      0.28%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      0.11%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.03%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.05%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.05%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          138      2.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.784091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.033537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.257959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            174     98.86%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.931429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.538004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.036849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           161     92.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19             9      5.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.57%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.57%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.57%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 492480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  190720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  494144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               192832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       287.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    743.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     664373500                       # Total gap between requests
system.mem_ctrls.avgGap                      61894.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       361408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       173952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        16768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 197286171.213546544313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 543981937.911571025848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 261828033.866415798664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 25238758.231420505792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2693                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma          320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    119264935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    325843875                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17172679500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma    101101125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58234.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57437.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6376784.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    315941.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     41443125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     35910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    590137625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean         10983000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    434460.351327                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value     10498750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11338625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1341306000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     32949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        43414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        43414                       # number of overall hits
system.cpu.icache.overall_hits::total           43414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          140                       # number of overall misses
system.cpu.icache.overall_misses::total           140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6083125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6083125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6083125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6083125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        43554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        43554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        43554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        43554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003214                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003214                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003214                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003214                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43450.892857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43450.892857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43450.892857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43450.892857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5862875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5862875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5862875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5862875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003214                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003214                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003214                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003214                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.678571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.678571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.678571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.678571                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        43414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6083125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6083125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        43554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        43554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43450.892857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43450.892857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5862875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5862875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.678571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.678571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           199.733396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              139757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            607.639130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   199.733396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.390104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.390104                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.439453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             87248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            87248                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        38832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38832                       # number of overall hits
system.cpu.dcache.overall_hits::total           38832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7111                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7111                       # number of overall misses
system.cpu.dcache.overall_misses::total          7111                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    635107250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    635107250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    635107250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    635107250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        45943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        45943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        45943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        45943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.154779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.154779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.154779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.154779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89313.352552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89313.352552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89313.352552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89313.352552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2693                       # number of writebacks
system.cpu.dcache.writebacks::total              2693                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    514076500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    514076500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    514076500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    514076500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90283.895328                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90283.895328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90283.895328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90283.895328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1826.388889                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1826.388889                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5694                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    413564250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    413564250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        28221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        28221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.151483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.151483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96740.175439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96740.175439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    406865875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    406865875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.151412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.151412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95217.850456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95217.850456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21916.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21916.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    221543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    221543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        17722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.160027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.160027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78118.124118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78118.124118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107210625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107210625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75447.308234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75447.308234                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     32352500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     32352500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10531.412760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10531.412760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     30756625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     30756625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10034.787928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10034.787928                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               49449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.967934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            214042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           214042                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1374255000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
