# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:26:16 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs_valid

.latch        n26 Memory[0][0]  2
.latch        n31 Memory[0][1]  2
.latch        n36 Memory[0][2]  2
.latch        n41 Memory[1][0]  2
.latch        n46 Memory[1][1]  2
.latch        n51 Memory[1][2]  2
.latch        n56 Memory[2][0]  2
.latch        n61 Memory[2][1]  2
.latch        n66 Memory[2][2]  2
.latch        n71 Memory[3][0]  2
.latch        n76 Memory[3][1]  2
.latch        n81 Memory[3][2]  2
.latch        n86 Memory[4][0]  2
.latch        n91 Memory[4][1]  2
.latch        n96 Memory[4][2]  2
.latch       n101 Memory[5][0]  2
.latch       n106 Memory[5][1]  2
.latch       n111 Memory[5][2]  2
.latch       n116 Memory[6][0]  2
.latch       n121 Memory[6][1]  2
.latch       n126 Memory[6][2]  2
.latch       n131 Memory[7][0]  2
.latch       n136 Memory[7][1]  2
.latch       n141 Memory[7][2]  2
.latch       n146 Memory[8][0]  2
.latch       n151 Memory[8][1]  2
.latch       n156 Memory[8][2]  2
.latch       n161 control.valid_reg[0]  2
.latch       n166 control.valid_reg[1]  2
.latch       n171 control.valid_reg[2]  2
.latch       n176 control.valid_reg[3]  2
.latch       n181 control.valid_reg[4]  2
.latch       n186 control.valid_reg[5]  2
.latch       n191 control.valid_reg[6]  2
.latch       n196 control.valid_reg[7]  2
.latch       n201 control.valid_reg[8]  2

.names outs_ready control.valid_reg[8] ins_ready
01 0
.names Memory[0][0] ins_ready new_n122
10 1
.names ins[0] ins_ready new_n123
11 1
.names new_n122 new_n123 n26
00 0
.names Memory[0][1] ins_ready new_n125
10 1
.names ins[1] ins_ready new_n126_1
11 1
.names new_n125 new_n126_1 n31
00 0
.names Memory[0][2] ins_ready new_n128
10 1
.names ins[2] ins_ready new_n129
11 1
.names new_n128 new_n129 n36
00 0
.names Memory[1][0] ins_ready new_n131_1
10 1
.names Memory[0][0] ins_ready new_n132
11 1
.names new_n131_1 new_n132 n41
00 0
.names Memory[1][1] ins_ready new_n134
10 1
.names Memory[0][1] ins_ready new_n135
11 1
.names new_n134 new_n135 n46
00 0
.names Memory[1][2] ins_ready new_n137
10 1
.names Memory[0][2] ins_ready new_n138
11 1
.names new_n137 new_n138 n51
00 0
.names Memory[2][0] ins_ready new_n140
10 1
.names Memory[1][0] ins_ready new_n141_1
11 1
.names new_n140 new_n141_1 n56
00 0
.names Memory[2][1] ins_ready new_n143
10 1
.names Memory[1][1] ins_ready new_n144
11 1
.names new_n143 new_n144 n61
00 0
.names Memory[2][2] ins_ready new_n146_1
10 1
.names Memory[1][2] ins_ready new_n147
11 1
.names new_n146_1 new_n147 n66
00 0
.names Memory[3][0] ins_ready new_n149
10 1
.names Memory[2][0] ins_ready new_n150
11 1
.names new_n149 new_n150 n71
00 0
.names Memory[3][1] ins_ready new_n152
10 1
.names Memory[2][1] ins_ready new_n153
11 1
.names new_n152 new_n153 n76
00 0
.names Memory[3][2] ins_ready new_n155
10 1
.names Memory[2][2] ins_ready new_n156_1
11 1
.names new_n155 new_n156_1 n81
00 0
.names Memory[4][0] ins_ready new_n158
10 1
.names Memory[3][0] ins_ready new_n159
11 1
.names new_n158 new_n159 n86
00 0
.names Memory[4][1] ins_ready new_n161_1
10 1
.names Memory[3][1] ins_ready new_n162
11 1
.names new_n161_1 new_n162 n91
00 0
.names Memory[4][2] ins_ready new_n164
10 1
.names Memory[3][2] ins_ready new_n165
11 1
.names new_n164 new_n165 n96
00 0
.names Memory[5][0] ins_ready new_n167
10 1
.names Memory[4][0] ins_ready new_n168
11 1
.names new_n167 new_n168 n101
00 0
.names Memory[5][1] ins_ready new_n170
10 1
.names Memory[4][1] ins_ready new_n171_1
11 1
.names new_n170 new_n171_1 n106
00 0
.names Memory[5][2] ins_ready new_n173
10 1
.names Memory[4][2] ins_ready new_n174
11 1
.names new_n173 new_n174 n111
00 0
.names Memory[6][0] ins_ready new_n176_1
10 1
.names Memory[5][0] ins_ready new_n177
11 1
.names new_n176_1 new_n177 n116
00 0
.names Memory[6][1] ins_ready new_n179
10 1
.names Memory[5][1] ins_ready new_n180
11 1
.names new_n179 new_n180 n121
00 0
.names Memory[6][2] ins_ready new_n182
10 1
.names Memory[5][2] ins_ready new_n183
11 1
.names new_n182 new_n183 n126
00 0
.names Memory[7][0] ins_ready new_n185
10 1
.names Memory[6][0] ins_ready new_n186_1
11 1
.names new_n185 new_n186_1 n131
00 0
.names Memory[7][1] ins_ready new_n188
10 1
.names Memory[6][1] ins_ready new_n189
11 1
.names new_n188 new_n189 n136
00 0
.names Memory[7][2] ins_ready new_n191_1
10 1
.names Memory[6][2] ins_ready new_n192
11 1
.names new_n191_1 new_n192 n141
00 0
.names Memory[8][0] ins_ready new_n194
10 1
.names Memory[7][0] ins_ready new_n195
11 1
.names new_n194 new_n195 n146
00 0
.names Memory[8][1] ins_ready new_n197
10 1
.names Memory[7][1] ins_ready new_n198
11 1
.names new_n197 new_n198 n151
00 0
.names Memory[8][2] ins_ready new_n200
10 1
.names Memory[7][2] ins_ready new_n201_1
11 1
.names new_n200 new_n201_1 n156
00 0
.names control.valid_reg[0] ins_ready new_n203
10 1
.names ins_valid ins_ready new_n204
11 1
.names new_n203 new_n204 new_n205
00 1
.names rst new_n205 n161
00 1
.names control.valid_reg[1] ins_ready new_n207
10 1
.names control.valid_reg[0] ins_ready new_n208
11 1
.names new_n207 new_n208 new_n209
00 1
.names rst new_n209 n166
00 1
.names control.valid_reg[2] ins_ready new_n211
10 1
.names control.valid_reg[1] ins_ready new_n212
11 1
.names new_n211 new_n212 new_n213
00 1
.names rst new_n213 n171
00 1
.names control.valid_reg[3] ins_ready new_n215
10 1
.names control.valid_reg[2] ins_ready new_n216
11 1
.names new_n215 new_n216 new_n217
00 1
.names rst new_n217 n176
00 1
.names control.valid_reg[4] ins_ready new_n219
10 1
.names control.valid_reg[3] ins_ready new_n220
11 1
.names new_n219 new_n220 new_n221
00 1
.names rst new_n221 n181
00 1
.names control.valid_reg[5] ins_ready new_n223
10 1
.names control.valid_reg[4] ins_ready new_n224
11 1
.names new_n223 new_n224 new_n225
00 1
.names rst new_n225 n186
00 1
.names control.valid_reg[6] ins_ready new_n227
10 1
.names control.valid_reg[5] ins_ready new_n228
11 1
.names new_n227 new_n228 new_n229
00 1
.names rst new_n229 n191
00 1
.names control.valid_reg[7] ins_ready new_n231
10 1
.names control.valid_reg[6] ins_ready new_n232
11 1
.names new_n231 new_n232 new_n233
00 1
.names rst new_n233 n196
00 1
.names control.valid_reg[7] ins_ready new_n235
01 1
.names rst new_n235 n201
00 1
.names Memory[8][0] outs[0]
1 1
.names Memory[8][1] outs[1]
1 1
.names Memory[8][2] outs[2]
1 1
.names control.valid_reg[8] outs_valid
1 1
.end
