
main_project_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064ec  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08006790  08006790  00016790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006a80  08006a80  00016a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006a88  08006a88  00016a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006a8c  08006a8c  00016a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000000  08006a90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003140  200001e4  08006c74  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20003324  08006c74  00023324  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027291  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000403f  00000000  00000000  000474a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00010079  00000000  00000000  0004b4e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ed0  00000000  00000000  0005b55b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000023f0  00000000  00000000  0005c42b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0003b055  00000000  00000000  0005e81b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00012beb  00000000  00000000  00099870  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00183eb7  00000000  00000000  000ac45b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00230312  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003e0c  00000000  00000000  00230390  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200001e4 	.word	0x200001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006774 	.word	0x08006774

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200001e8 	.word	0x200001e8
 80002dc:	08006774 	.word	0x08006774

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b972 	b.w	800068c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	4688      	mov	r8, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14b      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4615      	mov	r5, r2
 80003d2:	d967      	bls.n	80004a4 <__udivmoddi4+0xe4>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0720 	rsb	r7, r2, #32
 80003de:	fa01 f302 	lsl.w	r3, r1, r2
 80003e2:	fa20 f707 	lsr.w	r7, r0, r7
 80003e6:	4095      	lsls	r5, r2
 80003e8:	ea47 0803 	orr.w	r8, r7, r3
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80003f8:	fa1f fc85 	uxth.w	ip, r5
 80003fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000400:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000404:	fb07 f10c 	mul.w	r1, r7, ip
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18eb      	adds	r3, r5, r3
 800040e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000412:	f080 811b 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8118 	bls.w	800064c <__udivmoddi4+0x28c>
 800041c:	3f02      	subs	r7, #2
 800041e:	442b      	add	r3, r5
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0fe 	udiv	r0, r3, lr
 8000428:	fb0e 3310 	mls	r3, lr, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fc0c 	mul.w	ip, r0, ip
 8000434:	45a4      	cmp	ip, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	192c      	adds	r4, r5, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8107 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000442:	45a4      	cmp	ip, r4
 8000444:	f240 8104 	bls.w	8000650 <__udivmoddi4+0x290>
 8000448:	3802      	subs	r0, #2
 800044a:	442c      	add	r4, r5
 800044c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000450:	eba4 040c 	sub.w	r4, r4, ip
 8000454:	2700      	movs	r7, #0
 8000456:	b11e      	cbz	r6, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c6 4300 	strd	r4, r3, [r6]
 8000460:	4639      	mov	r1, r7
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0xbe>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80eb 	beq.w	8000646 <__udivmoddi4+0x286>
 8000470:	2700      	movs	r7, #0
 8000472:	e9c6 0100 	strd	r0, r1, [r6]
 8000476:	4638      	mov	r0, r7
 8000478:	4639      	mov	r1, r7
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	fab3 f783 	clz	r7, r3
 8000482:	2f00      	cmp	r7, #0
 8000484:	d147      	bne.n	8000516 <__udivmoddi4+0x156>
 8000486:	428b      	cmp	r3, r1
 8000488:	d302      	bcc.n	8000490 <__udivmoddi4+0xd0>
 800048a:	4282      	cmp	r2, r0
 800048c:	f200 80fa 	bhi.w	8000684 <__udivmoddi4+0x2c4>
 8000490:	1a84      	subs	r4, r0, r2
 8000492:	eb61 0303 	sbc.w	r3, r1, r3
 8000496:	2001      	movs	r0, #1
 8000498:	4698      	mov	r8, r3
 800049a:	2e00      	cmp	r6, #0
 800049c:	d0e0      	beq.n	8000460 <__udivmoddi4+0xa0>
 800049e:	e9c6 4800 	strd	r4, r8, [r6]
 80004a2:	e7dd      	b.n	8000460 <__udivmoddi4+0xa0>
 80004a4:	b902      	cbnz	r2, 80004a8 <__udivmoddi4+0xe8>
 80004a6:	deff      	udf	#255	; 0xff
 80004a8:	fab2 f282 	clz	r2, r2
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f040 808f 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b2:	1b49      	subs	r1, r1, r5
 80004b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b8:	fa1f f885 	uxth.w	r8, r5
 80004bc:	2701      	movs	r7, #1
 80004be:	fbb1 fcfe 	udiv	ip, r1, lr
 80004c2:	0c23      	lsrs	r3, r4, #16
 80004c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004cc:	fb08 f10c 	mul.w	r1, r8, ip
 80004d0:	4299      	cmp	r1, r3
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4299      	cmp	r1, r3
 80004de:	f200 80cd 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004e2:	4684      	mov	ip, r0
 80004e4:	1a59      	subs	r1, r3, r1
 80004e6:	b2a3      	uxth	r3, r4
 80004e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80004f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004f4:	fb08 f800 	mul.w	r8, r8, r0
 80004f8:	45a0      	cmp	r8, r4
 80004fa:	d907      	bls.n	800050c <__udivmoddi4+0x14c>
 80004fc:	192c      	adds	r4, r5, r4
 80004fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x14a>
 8000504:	45a0      	cmp	r8, r4
 8000506:	f200 80b6 	bhi.w	8000676 <__udivmoddi4+0x2b6>
 800050a:	4618      	mov	r0, r3
 800050c:	eba4 0408 	sub.w	r4, r4, r8
 8000510:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000514:	e79f      	b.n	8000456 <__udivmoddi4+0x96>
 8000516:	f1c7 0c20 	rsb	ip, r7, #32
 800051a:	40bb      	lsls	r3, r7
 800051c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000520:	ea4e 0e03 	orr.w	lr, lr, r3
 8000524:	fa01 f407 	lsl.w	r4, r1, r7
 8000528:	fa20 f50c 	lsr.w	r5, r0, ip
 800052c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000530:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000534:	4325      	orrs	r5, r4
 8000536:	fbb3 f9f8 	udiv	r9, r3, r8
 800053a:	0c2c      	lsrs	r4, r5, #16
 800053c:	fb08 3319 	mls	r3, r8, r9, r3
 8000540:	fa1f fa8e 	uxth.w	sl, lr
 8000544:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000548:	fb09 f40a 	mul.w	r4, r9, sl
 800054c:	429c      	cmp	r4, r3
 800054e:	fa02 f207 	lsl.w	r2, r2, r7
 8000552:	fa00 f107 	lsl.w	r1, r0, r7
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1e 0303 	adds.w	r3, lr, r3
 800055c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000560:	f080 8087 	bcs.w	8000672 <__udivmoddi4+0x2b2>
 8000564:	429c      	cmp	r4, r3
 8000566:	f240 8084 	bls.w	8000672 <__udivmoddi4+0x2b2>
 800056a:	f1a9 0902 	sub.w	r9, r9, #2
 800056e:	4473      	add	r3, lr
 8000570:	1b1b      	subs	r3, r3, r4
 8000572:	b2ad      	uxth	r5, r5
 8000574:	fbb3 f0f8 	udiv	r0, r3, r8
 8000578:	fb08 3310 	mls	r3, r8, r0, r3
 800057c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000580:	fb00 fa0a 	mul.w	sl, r0, sl
 8000584:	45a2      	cmp	sl, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1e 0404 	adds.w	r4, lr, r4
 800058c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000590:	d26b      	bcs.n	800066a <__udivmoddi4+0x2aa>
 8000592:	45a2      	cmp	sl, r4
 8000594:	d969      	bls.n	800066a <__udivmoddi4+0x2aa>
 8000596:	3802      	subs	r0, #2
 8000598:	4474      	add	r4, lr
 800059a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800059e:	fba0 8902 	umull	r8, r9, r0, r2
 80005a2:	eba4 040a 	sub.w	r4, r4, sl
 80005a6:	454c      	cmp	r4, r9
 80005a8:	46c2      	mov	sl, r8
 80005aa:	464b      	mov	r3, r9
 80005ac:	d354      	bcc.n	8000658 <__udivmoddi4+0x298>
 80005ae:	d051      	beq.n	8000654 <__udivmoddi4+0x294>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	d069      	beq.n	8000688 <__udivmoddi4+0x2c8>
 80005b4:	ebb1 050a 	subs.w	r5, r1, sl
 80005b8:	eb64 0403 	sbc.w	r4, r4, r3
 80005bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005c0:	40fd      	lsrs	r5, r7
 80005c2:	40fc      	lsrs	r4, r7
 80005c4:	ea4c 0505 	orr.w	r5, ip, r5
 80005c8:	e9c6 5400 	strd	r5, r4, [r6]
 80005cc:	2700      	movs	r7, #0
 80005ce:	e747      	b.n	8000460 <__udivmoddi4+0xa0>
 80005d0:	f1c2 0320 	rsb	r3, r2, #32
 80005d4:	fa20 f703 	lsr.w	r7, r0, r3
 80005d8:	4095      	lsls	r5, r2
 80005da:	fa01 f002 	lsl.w	r0, r1, r2
 80005de:	fa21 f303 	lsr.w	r3, r1, r3
 80005e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80005e6:	4338      	orrs	r0, r7
 80005e8:	0c01      	lsrs	r1, r0, #16
 80005ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80005ee:	fa1f f885 	uxth.w	r8, r5
 80005f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80005f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005fa:	fb07 f308 	mul.w	r3, r7, r8
 80005fe:	428b      	cmp	r3, r1
 8000600:	fa04 f402 	lsl.w	r4, r4, r2
 8000604:	d907      	bls.n	8000616 <__udivmoddi4+0x256>
 8000606:	1869      	adds	r1, r5, r1
 8000608:	f107 3cff 	add.w	ip, r7, #4294967295
 800060c:	d22f      	bcs.n	800066e <__udivmoddi4+0x2ae>
 800060e:	428b      	cmp	r3, r1
 8000610:	d92d      	bls.n	800066e <__udivmoddi4+0x2ae>
 8000612:	3f02      	subs	r7, #2
 8000614:	4429      	add	r1, r5
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	b281      	uxth	r1, r0
 800061a:	fbb3 f0fe 	udiv	r0, r3, lr
 800061e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000622:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000626:	fb00 f308 	mul.w	r3, r0, r8
 800062a:	428b      	cmp	r3, r1
 800062c:	d907      	bls.n	800063e <__udivmoddi4+0x27e>
 800062e:	1869      	adds	r1, r5, r1
 8000630:	f100 3cff 	add.w	ip, r0, #4294967295
 8000634:	d217      	bcs.n	8000666 <__udivmoddi4+0x2a6>
 8000636:	428b      	cmp	r3, r1
 8000638:	d915      	bls.n	8000666 <__udivmoddi4+0x2a6>
 800063a:	3802      	subs	r0, #2
 800063c:	4429      	add	r1, r5
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000644:	e73b      	b.n	80004be <__udivmoddi4+0xfe>
 8000646:	4637      	mov	r7, r6
 8000648:	4630      	mov	r0, r6
 800064a:	e709      	b.n	8000460 <__udivmoddi4+0xa0>
 800064c:	4607      	mov	r7, r0
 800064e:	e6e7      	b.n	8000420 <__udivmoddi4+0x60>
 8000650:	4618      	mov	r0, r3
 8000652:	e6fb      	b.n	800044c <__udivmoddi4+0x8c>
 8000654:	4541      	cmp	r1, r8
 8000656:	d2ab      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 8000658:	ebb8 0a02 	subs.w	sl, r8, r2
 800065c:	eb69 020e 	sbc.w	r2, r9, lr
 8000660:	3801      	subs	r0, #1
 8000662:	4613      	mov	r3, r2
 8000664:	e7a4      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000666:	4660      	mov	r0, ip
 8000668:	e7e9      	b.n	800063e <__udivmoddi4+0x27e>
 800066a:	4618      	mov	r0, r3
 800066c:	e795      	b.n	800059a <__udivmoddi4+0x1da>
 800066e:	4667      	mov	r7, ip
 8000670:	e7d1      	b.n	8000616 <__udivmoddi4+0x256>
 8000672:	4681      	mov	r9, r0
 8000674:	e77c      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000676:	3802      	subs	r0, #2
 8000678:	442c      	add	r4, r5
 800067a:	e747      	b.n	800050c <__udivmoddi4+0x14c>
 800067c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000680:	442b      	add	r3, r5
 8000682:	e72f      	b.n	80004e4 <__udivmoddi4+0x124>
 8000684:	4638      	mov	r0, r7
 8000686:	e708      	b.n	800049a <__udivmoddi4+0xda>
 8000688:	4637      	mov	r7, r6
 800068a:	e6e9      	b.n	8000460 <__udivmoddi4+0xa0>

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000690:	491d      	ldr	r1, [pc, #116]	; (8000708 <SystemInit+0x78>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000692:	2200      	movs	r2, #0
  RCC->CR |= RCC_CR_HSION;
 8000694:	4b1d      	ldr	r3, [pc, #116]	; (800070c <SystemInit+0x7c>)

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000696:	481e      	ldr	r0, [pc, #120]	; (8000710 <SystemInit+0x80>)
{
 8000698:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800069a:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069e:	4d1d      	ldr	r5, [pc, #116]	; (8000714 <SystemInit+0x84>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006a0:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006a4:	4e1c      	ldr	r6, [pc, #112]	; (8000718 <SystemInit+0x88>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006a6:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
 SCB->SCR |= SCB_SCR_SEVONPEND_Pos;
 80006aa:	690c      	ldr	r4, [r1, #16]
 80006ac:	f044 0404 	orr.w	r4, r4, #4
 80006b0:	610c      	str	r4, [r1, #16]
  RCC->CR |= RCC_CR_HSION;
 80006b2:	681c      	ldr	r4, [r3, #0]
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b4:	4919      	ldr	r1, [pc, #100]	; (800071c <SystemInit+0x8c>)
  RCC->CR |= RCC_CR_HSION;
 80006b6:	f044 0401 	orr.w	r4, r4, #1
 80006ba:	601c      	str	r4, [r3, #0]
  RCC->CFGR = 0x00000000;
 80006bc:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	681c      	ldr	r4, [r3, #0]
 80006c0:	4020      	ands	r0, r4
 80006c2:	6018      	str	r0, [r3, #0]
  RCC->D1CFGR = 0x00000000;
 80006c4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80006c6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80006c8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x00000000;
 80006ca:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x00000000;
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x00000000;
 80006ce:	631a      	str	r2, [r3, #48]	; 0x30
  RCC->PLL1FRACR = 0x00000000;
 80006d0:	635a      	str	r2, [r3, #52]	; 0x34
  RCC->PLL2DIVR = 0x00000000;
 80006d2:	639a      	str	r2, [r3, #56]	; 0x38
  RCC->PLL2FRACR = 0x00000000;
 80006d4:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC->PLL3DIVR = 0x00000000;
 80006d6:	641a      	str	r2, [r3, #64]	; 0x40
  RCC->PLL3FRACR = 0x00000000;
 80006d8:	645a      	str	r2, [r3, #68]	; 0x44
  RCC->CR &= 0xFFFBFFFFU;
 80006da:	6818      	ldr	r0, [r3, #0]
 80006dc:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80006e0:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80006e2:	661a      	str	r2, [r3, #96]	; 0x60
  EXTI_D2->EMR3 |= 0x4000UL;
 80006e4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80006e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ea:	626b      	str	r3, [r5, #36]	; 0x24
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ec:	6833      	ldr	r3, [r6, #0]
 80006ee:	4019      	ands	r1, r3
 80006f0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80006f4:	d202      	bcs.n	80006fc <SystemInit+0x6c>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f6:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <SystemInit+0x90>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006fc:	4b02      	ldr	r3, [pc, #8]	; (8000708 <SystemInit+0x78>)
 80006fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000702:	bc70      	pop	{r4, r5, r6}
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000704:	609a      	str	r2, [r3, #8]
}
 8000706:	4770      	bx	lr
 8000708:	e000ed00 	.word	0xe000ed00
 800070c:	58024400 	.word	0x58024400
 8000710:	eaf6ed7f 	.word	0xeaf6ed7f
 8000714:	580000c0 	.word	0x580000c0
 8000718:	5c001000 	.word	0x5c001000
 800071c:	ffff0000 	.word	0xffff0000
 8000720:	51008108 	.word	0x51008108

08000724 <inst_absolute>:
static float32_t pi = 3.141592654f;
extern uint16_t frameSize;

// Preprocessing

void inst_absolute(float32_t in[], float32_t out[]){
 8000724:	b5a0      	push	{r5, r7, lr}
	int j = 0;
	for(int i = 0; i < 2*frameSize; i = i + 2){
 8000726:	4f18      	ldr	r7, [pc, #96]	; (8000788 <inst_absolute+0x64>)
 8000728:	883b      	ldrh	r3, [r7, #0]
void inst_absolute(float32_t in[], float32_t out[]){
 800072a:	ed2d 8b02 	vpush	{d8}
 800072e:	b083      	sub	sp, #12
	for(int i = 0; i < 2*frameSize; i = i + 2){
 8000730:	b1b3      	cbz	r3, 8000760 <inst_absolute+0x3c>
 8000732:	2500      	movs	r5, #0
		out[j] = sqrtf(in[i] * in[i] + in[i+1] * in[i+1]);
 8000734:	ed90 0a01 	vldr	s0, [r0, #4]
 8000738:	edd0 7a00 	vldr	s15, [r0]
 800073c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8000740:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8000744:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8000748:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800074c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000750:	d40a      	bmi.n	8000768 <inst_absolute+0x44>
	for(int i = 0; i < 2*frameSize; i = i + 2){
 8000752:	3502      	adds	r5, #2
 8000754:	3008      	adds	r0, #8
		out[j] = sqrtf(in[i] * in[i] + in[i+1] * in[i+1]);
 8000756:	eca1 8a01 	vstmia	r1!, {s16}
	for(int i = 0; i < 2*frameSize; i = i + 2){
 800075a:	ebb5 0f43 	cmp.w	r5, r3, lsl #1
 800075e:	dbe9      	blt.n	8000734 <inst_absolute+0x10>
		j++;
	}
}
 8000760:	b003      	add	sp, #12
 8000762:	ecbd 8b02 	vpop	{d8}
 8000766:	bda0      	pop	{r5, r7, pc}
 8000768:	e9cd 0100 	strd	r0, r1, [sp]
	for(int i = 0; i < 2*frameSize; i = i + 2){
 800076c:	3502      	adds	r5, #2
		out[j] = sqrtf(in[i] * in[i] + in[i+1] * in[i+1]);
 800076e:	f005 ffab 	bl	80066c8 <sqrtf>
 8000772:	883b      	ldrh	r3, [r7, #0]
 8000774:	9800      	ldr	r0, [sp, #0]
 8000776:	9901      	ldr	r1, [sp, #4]
	for(int i = 0; i < 2*frameSize; i = i + 2){
 8000778:	ebb5 0f43 	cmp.w	r5, r3, lsl #1
 800077c:	f100 0008 	add.w	r0, r0, #8
		out[j] = sqrtf(in[i] * in[i] + in[i+1] * in[i+1]);
 8000780:	eca1 8a01 	vstmia	r1!, {s16}
	for(int i = 0; i < 2*frameSize; i = i + 2){
 8000784:	dbd6      	blt.n	8000734 <inst_absolute+0x10>
 8000786:	e7eb      	b.n	8000760 <inst_absolute+0x3c>
 8000788:	080067a0 	.word	0x080067a0

0800078c <MX_GPIO_Init>:
     PA9   ------> USB_OTG_FS_VBUS
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 800078c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078e:	4b3e      	ldr	r3, [pc, #248]	; (8000888 <MX_GPIO_Init+0xfc>)
{
 8000790:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	2400      	movs	r4, #0
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000794:	2501      	movs	r5, #1
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000796:	4f3d      	ldr	r7, [pc, #244]	; (800088c <MX_GPIO_Init+0x100>)
 8000798:	f244 0101 	movw	r1, #16385	; 0x4001
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800079e:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	9407      	str	r4, [sp, #28]
 80007a2:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007a4:	4e3a      	ldr	r6, [pc, #232]	; (8000890 <MX_GPIO_Init+0x104>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a6:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007aa:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007ae:	f040 0004 	orr.w	r0, r0, #4
 80007b2:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 80007b6:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007ba:	f000 0004 	and.w	r0, r0, #4
 80007be:	9001      	str	r0, [sp, #4]
 80007c0:	9801      	ldr	r0, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c2:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007c6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80007ca:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 80007ce:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007d2:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80007d6:	9002      	str	r0, [sp, #8]
 80007d8:	9802      	ldr	r0, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007de:	f040 0002 	orr.w	r0, r0, #2
 80007e2:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 80007e6:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007ea:	f000 0002 	and.w	r0, r0, #2
 80007ee:	9003      	str	r0, [sp, #12]
 80007f0:	9803      	ldr	r0, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f2:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80007f6:	f040 0008 	orr.w	r0, r0, #8
 80007fa:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 80007fe:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000802:	f000 0008 	and.w	r0, r0, #8
 8000806:	9004      	str	r0, [sp, #16]
 8000808:	9804      	ldr	r0, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800080a:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 800080e:	4328      	orrs	r0, r5
 8000810:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8000814:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000818:	4028      	ands	r0, r5
 800081a:	9005      	str	r0, [sp, #20]
 800081c:	9805      	ldr	r0, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800081e:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8000822:	f040 0010 	orr.w	r0, r0, #16
 8000826:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800082a:	4638      	mov	r0, r7
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800082c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000830:	f003 0310 	and.w	r3, r3, #16
 8000834:	9306      	str	r3, [sp, #24]
 8000836:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000838:	f000 fe6e 	bl	8001518 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800083c:	4622      	mov	r2, r4
 800083e:	4630      	mov	r0, r6
 8000840:	2102      	movs	r1, #2
 8000842:	f000 fe69 	bl	8001518 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000846:	f244 0301 	movw	r3, #16385	; 0x4001
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800084a:	4638      	mov	r0, r7
 800084c:	a907      	add	r1, sp, #28

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084e:	2702      	movs	r7, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000854:	e9cd 3507 	strd	r3, r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000858:	f000 fd40 	bl	80012dc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800085c:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000860:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	a907      	add	r1, sp, #28
 8000864:	480b      	ldr	r0, [pc, #44]	; (8000894 <MX_GPIO_Init+0x108>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000866:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000868:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	f000 fd34 	bl	80012dc <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000874:	a907      	add	r1, sp, #28
 8000876:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LD2_Pin;
 8000878:	e9cd 7507 	strd	r7, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000880:	f000 fd2c 	bl	80012dc <HAL_GPIO_Init>

}
 8000884:	b00d      	add	sp, #52	; 0x34
 8000886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000888:	58024400 	.word	0x58024400
 800088c:	58020400 	.word	0x58020400
 8000890:	58021000 	.word	0x58021000
 8000894:	58020000 	.word	0x58020000

08000898 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800089c:	b0cc      	sub	sp, #304	; 0x130
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	224c      	movs	r2, #76	; 0x4c
 80008a0:	2100      	movs	r1, #0
 80008a2:	a80a      	add	r0, sp, #40	; 0x28
 80008a4:	f003 ff69 	bl	800477a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	2220      	movs	r2, #32
 80008aa:	2100      	movs	r1, #0
 80008ac:	a802      	add	r0, sp, #8
 80008ae:	f003 ff64 	bl	800477a <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008b2:	22bc      	movs	r2, #188	; 0xbc
 80008b4:	2100      	movs	r1, #0
 80008b6:	a81d      	add	r0, sp, #116	; 0x74
 80008b8:	f003 ff5f 	bl	800477a <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008bc:	2004      	movs	r0, #4
 80008be:	f000 fe45 	bl	800154c <HAL_PWREx_ConfigSupply>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80008c2:	4b26      	ldr	r3, [pc, #152]	; (800095c <SystemClock_Config+0xc4>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	4926      	ldr	r1, [pc, #152]	; (8000960 <SystemClock_Config+0xc8>)
 80008c8:	9201      	str	r2, [sp, #4]

	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008ca:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80008cc:	6998      	ldr	r0, [r3, #24]
 80008ce:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80008d2:	6198      	str	r0, [r3, #24]
 80008d4:	699b      	ldr	r3, [r3, #24]
 80008d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80008de:	f043 0301 	orr.w	r3, r3, #1
 80008e2:	62cb      	str	r3, [r1, #44]	; 0x2c
 80008e4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008ee:	6993      	ldr	r3, [r2, #24]
 80008f0:	049b      	lsls	r3, r3, #18
 80008f2:	d5fc      	bpl.n	80008ee <SystemClock_Config+0x56>
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f4:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f6:	2540      	movs	r5, #64	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008f8:	2600      	movs	r6, #0
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008fa:	2101      	movs	r1, #1
	RCC_OscInitStruct.PLL.PLLM = 4;
 80008fc:	f04f 0804 	mov.w	r8, #4
	RCC_OscInitStruct.PLL.PLLN = 60;
 8000900:	223c      	movs	r2, #60	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = 2;
	RCC_OscInitStruct.PLL.PLLQ = 2;
	RCC_OscInitStruct.PLL.PLLR = 2;
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000902:	230c      	movs	r3, #12
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000904:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000906:	910d      	str	r1, [sp, #52]	; 0x34
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
			|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000908:	2703      	movs	r7, #3
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800090a:	931a      	str	r3, [sp, #104]	; 0x68
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800090c:	940a      	str	r4, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	9413      	str	r4, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000910:	9419      	str	r4, [sp, #100]	; 0x64
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000912:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000914:	9614      	str	r6, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 60;
 8000916:	e9cd 8215 	strd	r8, r2, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800091a:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800091e:	e9cd 661b 	strd	r6, r6, [sp, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000922:	f000 fe53 	bl	80015cc <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000926:	2208      	movs	r2, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000928:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800092c:	f44f 6380 	mov.w	r3, #1024	; 0x400
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000930:	4641      	mov	r1, r8
 8000932:	eb0d 0002 	add.w	r0, sp, r2
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000936:	9205      	str	r2, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000938:	9308      	str	r3, [sp, #32]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800093a:	9604      	str	r6, [sp, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800093c:	9506      	str	r5, [sp, #24]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800093e:	9507      	str	r5, [sp, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000940:	9509      	str	r5, [sp, #36]	; 0x24
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000942:	e9cd c702 	strd	ip, r7, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000946:	f001 f9c5 	bl	8001cd4 <HAL_RCC_ClockConfig>
	{
		Error_Handler();
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800094a:	a81d      	add	r0, sp, #116	; 0x74
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800094c:	941d      	str	r4, [sp, #116]	; 0x74
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_HSI;
 800094e:	973a      	str	r7, [sp, #232]	; 0xe8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000950:	f001 fdea 	bl	8002528 <HAL_RCCEx_PeriphCLKConfig>
	{
		Error_Handler();
	}
}
 8000954:	b04c      	add	sp, #304	; 0x130
 8000956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800095a:	bf00      	nop
 800095c:	58024800 	.word	0x58024800
 8000960:	58000400 	.word	0x58000400

08000964 <clear_leds>:

/* USER CODE BEGIN 4 */
void clear_leds(){
 8000964:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8000966:	4c09      	ldr	r4, [pc, #36]	; (800098c <clear_leds+0x28>)
 8000968:	2200      	movs	r2, #0
 800096a:	2101      	movs	r1, #1
 800096c:	4620      	mov	r0, r4
 800096e:	f000 fdd3 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2102      	movs	r1, #2
 8000976:	4806      	ldr	r0, [pc, #24]	; (8000990 <clear_leds+0x2c>)
 8000978:	f000 fdce 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 800097c:	4620      	mov	r0, r4
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
}
 8000984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000988:	f000 bdc6 	b.w	8001518 <HAL_GPIO_WritePin>
 800098c:	58020400 	.word	0x58020400
 8000990:	58021000 	.word	0x58021000

08000994 <main>:
{
 8000994:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000996:	b083      	sub	sp, #12
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000998:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800099c:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80009a0:	4abb      	ldr	r2, [pc, #748]	; (8000c90 <main+0x2fc>)
 80009a2:	2100      	movs	r1, #0
 80009a4:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80009a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80009ac:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80009b0:	6953      	ldr	r3, [r2, #20]
 80009b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80009bc:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80009c0:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009c4:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009c8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009cc:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009d0:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009d4:	f3c3 334e 	ubfx	r3, r3, #13, #15
 80009d8:	07b7      	lsls	r7, r6, #30
 80009da:	015c      	lsls	r4, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009dc:	ea04 050c 	and.w	r5, r4, ip
 80009e0:	4638      	mov	r0, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009e2:	4631      	mov	r1, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009e4:	ea40 0305 	orr.w	r3, r0, r5
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009e8:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009ea:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 80009ee:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 80009f2:	1c4b      	adds	r3, r1, #1
 80009f4:	d1f6      	bne.n	80009e4 <main+0x50>
 80009f6:	3c20      	subs	r4, #32
    } while(sets-- != 0U);
 80009f8:	f114 0f20 	cmn.w	r4, #32
 80009fc:	d1ee      	bne.n	80009dc <main+0x48>
 80009fe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a02:	6953      	ldr	r3, [r2, #20]
 8000a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a08:	6153      	str	r3, [r2, #20]
 8000a0a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a0e:	f3bf 8f6f 	isb	sy
 8000a12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000a16:	4a9f      	ldr	r2, [pc, #636]	; (8000c94 <main+0x300>)
 8000a18:	e001      	b.n	8000a1e <main+0x8a>
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	d002      	beq.n	8000a24 <main+0x90>
 8000a1e:	6811      	ldr	r1, [r2, #0]
 8000a20:	0409      	lsls	r1, r1, #16
 8000a22:	d4fa      	bmi.n	8000a1a <main+0x86>
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000a24:	4c9b      	ldr	r4, [pc, #620]	; (8000c94 <main+0x300>)
	HAL_Init();
 8000a26:	f000 fabf 	bl	8000fa8 <HAL_Init>
	SystemClock_Config();
 8000a2a:	f7ff ff35 	bl	8000898 <SystemClock_Config>
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000a2e:	2000      	movs	r0, #0
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000a30:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000a34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a38:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000a3c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a44:	9301      	str	r3, [sp, #4]
 8000a46:	9b01      	ldr	r3, [sp, #4]
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000a48:	f000 fd6a 	bl	8001520 <HAL_HSEM_FastTake>
	HAL_HSEM_Release(HSEM_ID_0,0);
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4608      	mov	r0, r1
 8000a50:	f000 fd74 	bl	800153c <HAL_HSEM_Release>
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000a54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a58:	e001      	b.n	8000a5e <main+0xca>
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	d002      	beq.n	8000a64 <main+0xd0>
 8000a5e:	6822      	ldr	r2, [r4, #0]
 8000a60:	0412      	lsls	r2, r2, #16
 8000a62:	d5fa      	bpl.n	8000a5a <main+0xc6>
	while (UartReady != SET)
 8000a64:	4c8c      	ldr	r4, [pc, #560]	; (8000c98 <main+0x304>)
	MX_GPIO_Init();
 8000a66:	f7ff fe91 	bl	800078c <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8000a6a:	f000 f9d3 	bl	8000e14 <MX_USART3_UART_Init>
	MX_TIM2_Init();
 8000a6e:	f000 f983 	bl	8000d78 <MX_TIM2_Init>
	if(HAL_UART_Receive_IT(&huart3, &rxBuffer.bytes[0], bufferSize) != HAL_OK)
 8000a72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a76:	4989      	ldr	r1, [pc, #548]	; (8000c9c <main+0x308>)
 8000a78:	4889      	ldr	r0, [pc, #548]	; (8000ca0 <main+0x30c>)
 8000a7a:	f002 fec1 	bl	8003800 <HAL_UART_Receive_IT>
	while (UartReady != SET)
 8000a7e:	7823      	ldrb	r3, [r4, #0]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d027      	beq.n	8000ad4 <main+0x140>
	HAL_Delay(50);
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
	HAL_Delay(50);
}
void blink_green(){
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8000a84:	4d87      	ldr	r5, [pc, #540]	; (8000ca4 <main+0x310>)
		HAL_Delay(500);
 8000a86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a8a:	f000 fad1 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2101      	movs	r1, #1
 8000a92:	4628      	mov	r0, r5
 8000a94:	f000 fd40 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000a98:	20c8      	movs	r0, #200	; 0xc8
 8000a9a:	f000 fac9 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	4628      	mov	r0, r5
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	f000 fd38 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000aa8:	20c8      	movs	r0, #200	; 0xc8
 8000aaa:	f000 fac1 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	4628      	mov	r0, r5
 8000ab4:	f000 fd30 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000ab8:	20c8      	movs	r0, #200	; 0xc8
 8000aba:	f000 fab9 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4628      	mov	r0, r5
 8000ac2:	4611      	mov	r1, r2
 8000ac4:	f000 fd28 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000ac8:	20c8      	movs	r0, #200	; 0xc8
 8000aca:	f000 fab1 	bl	8001030 <HAL_Delay>
	while (UartReady != SET)
 8000ace:	7823      	ldrb	r3, [r4, #0]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d1d8      	bne.n	8000a86 <main+0xf2>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000ad4:	2201      	movs	r2, #1
	UartReady = RESET;
 8000ad6:	2300      	movs	r3, #0
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000ad8:	4872      	ldr	r0, [pc, #456]	; (8000ca4 <main+0x310>)
 8000ada:	4611      	mov	r1, r2
	UartReady = RESET;
 8000adc:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000ade:	f000 fd1b 	bl	8001518 <HAL_GPIO_WritePin>
	if(rxBuffer.bytes[8191] != 0 && (processed == 0)){
 8000ae2:	4a6e      	ldr	r2, [pc, #440]	; (8000c9c <main+0x308>)
 8000ae4:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000ae8:	5cd3      	ldrb	r3, [r2, r3]
 8000aea:	b13b      	cbz	r3, 8000afc <main+0x168>
 8000aec:	4b6e      	ldr	r3, [pc, #440]	; (8000ca8 <main+0x314>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b923      	cbnz	r3, 8000afc <main+0x168>
		HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2102      	movs	r1, #2
 8000af6:	486d      	ldr	r0, [pc, #436]	; (8000cac <main+0x318>)
 8000af8:	f000 fd0e 	bl	8001518 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE(&htim2);
 8000afc:	4d6c      	ldr	r5, [pc, #432]	; (8000cb0 <main+0x31c>)
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000afe:	2600      	movs	r6, #0
	__HAL_TIM_ENABLE(&htim2);
 8000b00:	682b      	ldr	r3, [r5, #0]
	HAL_TIM_Base_Start(&htim2);
 8000b02:	4628      	mov	r0, r5
	__HAL_TIM_ENABLE(&htim2);
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	f042 0201 	orr.w	r2, r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]
	__HAL_TIM_UIFREMAP_DISABLE(&htim2);
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000b12:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim2);
 8000b14:	f002 fc38 	bl	8003388 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b18:	682b      	ldr	r3, [r5, #0]
	inst_absolute(&rxBuffer.number[0], &instAbs.number[0]);
 8000b1a:	4966      	ldr	r1, [pc, #408]	; (8000cb4 <main+0x320>)
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b1c:	625e      	str	r6, [r3, #36]	; 0x24
	inst_absolute(&rxBuffer.number[0], &instAbs.number[0]);
 8000b1e:	485f      	ldr	r0, [pc, #380]	; (8000c9c <main+0x308>)
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b20:	625e      	str	r6, [r3, #36]	; 0x24
	inst_absolute(&rxBuffer.number[0], &instAbs.number[0]);
 8000b22:	f7ff fdff 	bl	8000724 <inst_absolute>
	counter = __HAL_TIM_GET_COUNTER(&htim2);
 8000b26:	682b      	ldr	r3, [r5, #0]
 8000b28:	4631      	mov	r1, r6
 8000b2a:	2231      	movs	r2, #49	; 0x31
 8000b2c:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8000b2e:	4862      	ldr	r0, [pc, #392]	; (8000cb8 <main+0x324>)
 8000b30:	f003 fe23 	bl	800477a <memset>
	sprintf(&txStringBuffer[0], "Inst abs counter = %ld\r\n&", counter);
 8000b34:	4632      	mov	r2, r6
 8000b36:	4961      	ldr	r1, [pc, #388]	; (8000cbc <main+0x328>)
 8000b38:	4861      	ldr	r0, [pc, #388]	; (8000cc0 <main+0x32c>)
 8000b3a:	f004 fb19 	bl	8005170 <siprintf>
	if(UART_CheckIdleState(&huart3) == HAL_OK){
 8000b3e:	4858      	ldr	r0, [pc, #352]	; (8000ca0 <main+0x30c>)
 8000b40:	f003 fcb2 	bl	80044a8 <UART_CheckIdleState>
 8000b44:	b308      	cbz	r0, 8000b8a <main+0x1f6>
	HAL_Delay(1000);
 8000b46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b4a:	f000 fa71 	bl	8001030 <HAL_Delay>
	if(UART_CheckIdleState(&huart3) == HAL_OK){
 8000b4e:	4854      	ldr	r0, [pc, #336]	; (8000ca0 <main+0x30c>)
 8000b50:	f003 fcaa 	bl	80044a8 <UART_CheckIdleState>
 8000b54:	2800      	cmp	r0, #0
 8000b56:	d039      	beq.n	8000bcc <main+0x238>
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b58:	682b      	ldr	r3, [r5, #0]
 8000b5a:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_RESET);
 8000b5c:	4c53      	ldr	r4, [pc, #332]	; (8000cac <main+0x318>)
	__HAL_TIM_SET_COUNTER(&htim2, 0x0U);
 8000b5e:	625a      	str	r2, [r3, #36]	; 0x24
	clear_leds();
 8000b60:	f7ff ff00 	bl	8000964 <clear_leds>
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2102      	movs	r1, #2
 8000b68:	4620      	mov	r0, r4
 8000b6a:	f000 fcd5 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000b6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b72:	f000 fa5d 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE, LD2_Pin, GPIO_PIN_SET);
 8000b76:	4620      	mov	r0, r4
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2102      	movs	r1, #2
 8000b7c:	f000 fccc 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000b80:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b84:	f000 fa54 	bl	8001030 <HAL_Delay>
 8000b88:	e7ec      	b.n	8000b64 <main+0x1d0>
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txStringBuffer[0], 50);
 8000b8a:	2232      	movs	r2, #50	; 0x32
 8000b8c:	494c      	ldr	r1, [pc, #304]	; (8000cc0 <main+0x32c>)
 8000b8e:	4844      	ldr	r0, [pc, #272]	; (8000ca0 <main+0x30c>)
 8000b90:	f002 fdd8 	bl	8003744 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000b94:	7823      	ldrb	r3, [r4, #0]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d015      	beq.n	8000bc6 <main+0x232>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000b9a:	4e42      	ldr	r6, [pc, #264]	; (8000ca4 <main+0x310>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ba2:	4630      	mov	r0, r6
 8000ba4:	f000 fcb8 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000ba8:	2032      	movs	r0, #50	; 0x32
 8000baa:	f000 fa41 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000bae:	2201      	movs	r2, #1
 8000bb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bb4:	4630      	mov	r0, r6
 8000bb6:	f000 fcaf 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000bba:	2032      	movs	r0, #50	; 0x32
 8000bbc:	f000 fa38 	bl	8001030 <HAL_Delay>
		while(UartReady != SET){
 8000bc0:	7823      	ldrb	r3, [r4, #0]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d1ea      	bne.n	8000b9c <main+0x208>
		UartReady = RESET;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	7023      	strb	r3, [r4, #0]
 8000bca:	e7bc      	b.n	8000b46 <main+0x1b2>
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txHead[0], 4);
 8000bcc:	2204      	movs	r2, #4
 8000bce:	493d      	ldr	r1, [pc, #244]	; (8000cc4 <main+0x330>)
 8000bd0:	4833      	ldr	r0, [pc, #204]	; (8000ca0 <main+0x30c>)
 8000bd2:	f002 fdb7 	bl	8003744 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000bd6:	7823      	ldrb	r3, [r4, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d015      	beq.n	8000c08 <main+0x274>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000bdc:	4e31      	ldr	r6, [pc, #196]	; (8000ca4 <main+0x310>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be4:	4630      	mov	r0, r6
 8000be6:	f000 fc97 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000bea:	2032      	movs	r0, #50	; 0x32
 8000bec:	f000 fa20 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bf6:	4630      	mov	r0, r6
 8000bf8:	f000 fc8e 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000bfc:	2032      	movs	r0, #50	; 0x32
 8000bfe:	f000 fa17 	bl	8001030 <HAL_Delay>
		while(UartReady != SET){
 8000c02:	7823      	ldrb	r3, [r4, #0]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d1ea      	bne.n	8000bde <main+0x24a>
		UartReady = RESET;
 8000c08:	2300      	movs	r3, #0
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &instAbs.bytes[0], 4096);
 8000c0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c0e:	4929      	ldr	r1, [pc, #164]	; (8000cb4 <main+0x320>)
 8000c10:	4823      	ldr	r0, [pc, #140]	; (8000ca0 <main+0x30c>)
		UartReady = RESET;
 8000c12:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &instAbs.bytes[0], 4096);
 8000c14:	f002 fd96 	bl	8003744 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000c18:	7823      	ldrb	r3, [r4, #0]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d015      	beq.n	8000c4a <main+0x2b6>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000c1e:	4e21      	ldr	r6, [pc, #132]	; (8000ca4 <main+0x310>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c26:	4630      	mov	r0, r6
 8000c28:	f000 fc76 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000c2c:	2032      	movs	r0, #50	; 0x32
 8000c2e:	f000 f9ff 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000c32:	2201      	movs	r2, #1
 8000c34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c38:	4630      	mov	r0, r6
 8000c3a:	f000 fc6d 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000c3e:	2032      	movs	r0, #50	; 0x32
 8000c40:	f000 f9f6 	bl	8001030 <HAL_Delay>
		while(UartReady != SET){
 8000c44:	7823      	ldrb	r3, [r4, #0]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d1ea      	bne.n	8000c20 <main+0x28c>
		UartReady = RESET;
 8000c4a:	2300      	movs	r3, #0
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txTail[0], 4);
 8000c4c:	2204      	movs	r2, #4
 8000c4e:	491e      	ldr	r1, [pc, #120]	; (8000cc8 <main+0x334>)
 8000c50:	4813      	ldr	r0, [pc, #76]	; (8000ca0 <main+0x30c>)
		UartReady = RESET;
 8000c52:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &txTail[0], 4);
 8000c54:	f002 fd76 	bl	8003744 <HAL_UART_Transmit_IT>
		while(UartReady != SET){
 8000c58:	7823      	ldrb	r3, [r4, #0]
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d015      	beq.n	8000c8a <main+0x2f6>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000c5e:	4e11      	ldr	r6, [pc, #68]	; (8000ca4 <main+0x310>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c66:	4630      	mov	r0, r6
 8000c68:	f000 fc56 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000c6c:	2032      	movs	r0, #50	; 0x32
 8000c6e:	f000 f9df 	bl	8001030 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000c72:	2201      	movs	r2, #1
 8000c74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c78:	4630      	mov	r0, r6
 8000c7a:	f000 fc4d 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000c7e:	2032      	movs	r0, #50	; 0x32
 8000c80:	f000 f9d6 	bl	8001030 <HAL_Delay>
		while(UartReady != SET){
 8000c84:	7823      	ldrb	r3, [r4, #0]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d1ea      	bne.n	8000c60 <main+0x2cc>
		UartReady = RESET;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	7023      	strb	r3, [r4, #0]
 8000c8e:	e763      	b.n	8000b58 <main+0x1c4>
 8000c90:	e000ed00 	.word	0xe000ed00
 8000c94:	58024400 	.word	0x58024400
 8000c98:	20000200 	.word	0x20000200
 8000c9c:	20001244 	.word	0x20001244
 8000ca0:	20003290 	.word	0x20003290
 8000ca4:	58020400 	.word	0x58020400
 8000ca8:	20000201 	.word	0x20000201
 8000cac:	58021000 	.word	0x58021000
 8000cb0:	20003244 	.word	0x20003244
 8000cb4:	20000244 	.word	0x20000244
 8000cb8:	20000205 	.word	0x20000205
 8000cbc:	080067a4 	.word	0x080067a4
 8000cc0:	20000204 	.word	0x20000204
 8000cc4:	080067c0 	.word	0x080067c0
 8000cc8:	080067c4 	.word	0x080067c4

08000ccc <HAL_UART_TxCpltCallback>:
	received = 0;
	HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
}
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart3){
	/* Set transmission flag: transfer complete */
	UartReady = SET;
 8000ccc:	4b01      	ldr	r3, [pc, #4]	; (8000cd4 <HAL_UART_TxCpltCallback+0x8>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
}
 8000cd2:	4770      	bx	lr
 8000cd4:	20000200 	.word	0x20000200

08000cd8 <HAL_UART_RxCpltCallback>:
 8000cd8:	4b01      	ldr	r3, [pc, #4]	; (8000ce0 <HAL_UART_RxCpltCallback+0x8>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	4770      	bx	lr
 8000ce0:	20000200 	.word	0x20000200

08000ce4 <Error_Handler>:
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ce8:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <HAL_MspInit+0x20>)
{
 8000cea:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cec:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8000cf0:	f042 0202 	orr.w	r2, r2, #2
 8000cf4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8000cf8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000cfc:	f003 0302 	and.w	r3, r3, #2
 8000d00:	9301      	str	r3, [sp, #4]
 8000d02:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d04:	b002      	add	sp, #8
 8000d06:	4770      	bx	lr
 8000d08:	58024400 	.word	0x58024400

08000d0c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop

08000d10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d10:	e7fe      	b.n	8000d10 <HardFault_Handler>
 8000d12:	bf00      	nop

08000d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d14:	e7fe      	b.n	8000d14 <MemManage_Handler>
 8000d16:	bf00      	nop

08000d18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d18:	e7fe      	b.n	8000d18 <BusFault_Handler>
 8000d1a:	bf00      	nop

08000d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d1c:	e7fe      	b.n	8000d1c <UsageFault_Handler>
 8000d1e:	bf00      	nop

08000d20 <SVC_Handler>:
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop

08000d24 <DebugMon_Handler>:
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <PendSV_Handler>:
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop

08000d2c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2c:	f000 b96e 	b.w	800100c <HAL_IncTick>

08000d30 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d30:	4801      	ldr	r0, [pc, #4]	; (8000d38 <USART3_IRQHandler+0x8>)
 8000d32:	f002 bf1b 	b.w	8003b6c <HAL_UART_IRQHandler>
 8000d36:	bf00      	nop
 8000d38:	20003290 	.word	0x20003290

08000d3c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	; (8000d70 <_sbrk+0x34>)
{
 8000d3e:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8000d40:	6813      	ldr	r3, [r2, #0]
 8000d42:	b133      	cbz	r3, 8000d52 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8000d44:	4418      	add	r0, r3
 8000d46:	4669      	mov	r1, sp
 8000d48:	4288      	cmp	r0, r1
 8000d4a:	d809      	bhi.n	8000d60 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8000d4c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8000d52:	4908      	ldr	r1, [pc, #32]	; (8000d74 <_sbrk+0x38>)
 8000d54:	460b      	mov	r3, r1
 8000d56:	6011      	str	r1, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8000d58:	4669      	mov	r1, sp
 8000d5a:	4418      	add	r0, r3
 8000d5c:	4288      	cmp	r0, r1
 8000d5e:	d9f5      	bls.n	8000d4c <_sbrk+0x10>
		errno = ENOMEM;
 8000d60:	f003 fcce 	bl	8004700 <__errno>
 8000d64:	220c      	movs	r2, #12
		return (caddr_t) -1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
		errno = ENOMEM;
 8000d6a:	6002      	str	r2, [r0, #0]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	bd08      	pop	{r3, pc}
 8000d70:	20000238 	.word	0x20000238
 8000d74:	20003328 	.word	0x20003328

08000d78 <MX_TIM2_Init>:
void MX_TIM2_Init(void)
{
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim2.Instance = TIM2;
 8000d78:	4a19      	ldr	r2, [pc, #100]	; (8000de0 <MX_TIM2_Init+0x68>)
 8000d7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d7e:	2300      	movs	r3, #0
  htim2.Init.Prescaler = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4294967295;
 8000d80:	f04f 31ff 	mov.w	r1, #4294967295
{
 8000d84:	b500      	push	{lr}
 8000d86:	b089      	sub	sp, #36	; 0x24
  htim2.Instance = TIM2;
 8000d88:	6010      	str	r0, [r2, #0]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d8a:	4610      	mov	r0, r2
  htim2.Init.Period = 4294967295;
 8000d8c:	60d1      	str	r1, [r2, #12]
  htim2.Init.Prescaler = 0;
 8000d8e:	6053      	str	r3, [r2, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d90:	9304      	str	r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d92:	9301      	str	r3, [sp, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d94:	6093      	str	r3, [r2, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d96:	6113      	str	r3, [r2, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d98:	6193      	str	r3, [r2, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d9a:	9307      	str	r3, [sp, #28]
 8000d9c:	e9cd 3305 	strd	r3, r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da0:	e9cd 3302 	strd	r3, r3, [sp, #8]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000da4:	f002 fa5e 	bl	8003264 <HAL_TIM_Base_Init>
 8000da8:	b9b8      	cbnz	r0, 8000dda <MX_TIM2_Init+0x62>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dae:	a904      	add	r1, sp, #16
 8000db0:	480b      	ldr	r0, [pc, #44]	; (8000de0 <MX_TIM2_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db2:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000db4:	f002 fb04 	bl	80033c0 <HAL_TIM_ConfigClockSource>
 8000db8:	b960      	cbnz	r0, 8000dd4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dba:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dbc:	a901      	add	r1, sp, #4
 8000dbe:	4808      	ldr	r0, [pc, #32]	; (8000de0 <MX_TIM2_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc2:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dc4:	f002 fbbc 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 8000dc8:	b108      	cbz	r0, 8000dce <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000dca:	f7ff ff8b 	bl	8000ce4 <Error_Handler>
  }

}
 8000dce:	b009      	add	sp, #36	; 0x24
 8000dd0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000dd4:	f7ff ff86 	bl	8000ce4 <Error_Handler>
 8000dd8:	e7ef      	b.n	8000dba <MX_TIM2_Init+0x42>
    Error_Handler();
 8000dda:	f7ff ff83 	bl	8000ce4 <Error_Handler>
 8000dde:	e7e4      	b.n	8000daa <MX_TIM2_Init+0x32>
 8000de0:	20003244 	.word	0x20003244

08000de4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8000de4:	6803      	ldr	r3, [r0, #0]
 8000de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dea:	d000      	beq.n	8000dee <HAL_TIM_Base_MspInit+0xa>
 8000dec:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dee:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <HAL_TIM_Base_MspInit+0x2c>)
{
 8000df0:	b082      	sub	sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000df2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000df6:	f042 0201 	orr.w	r2, r2, #1
 8000dfa:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8000dfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	9301      	str	r3, [sp, #4]
 8000e08:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e0a:	b002      	add	sp, #8
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	58024400 	.word	0x58024400

08000e14 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e14:	b538      	push	{r3, r4, r5, lr}

  huart3.Instance = USART3;
 8000e16:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <MX_USART3_UART_Init+0x64>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e18:	2200      	movs	r2, #0
  huart3.Init.BaudRate = 115200;
 8000e1a:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart3.Instance = USART3;
 8000e1e:	4d17      	ldr	r5, [pc, #92]	; (8000e7c <MX_USART3_UART_Init+0x68>)
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e20:	210c      	movs	r1, #12
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e22:	4618      	mov	r0, r3
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e24:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e26:	6159      	str	r1, [r3, #20]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e28:	629a      	str	r2, [r3, #40]	; 0x28
  huart3.Init.BaudRate = 115200;
 8000e2a:	e9c3 5400 	strd	r5, r4, [r3]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e2e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e32:	e9c3 2206 	strd	r2, r2, [r3, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e36:	e9c3 2208 	strd	r2, r2, [r3, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e3a:	f002 fff5 	bl	8003e28 <HAL_UART_Init>
 8000e3e:	b9c0      	cbnz	r0, 8000e72 <MX_USART3_UART_Init+0x5e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e40:	2100      	movs	r1, #0
 8000e42:	480d      	ldr	r0, [pc, #52]	; (8000e78 <MX_USART3_UART_Init+0x64>)
 8000e44:	f003 fbb8 	bl	80045b8 <HAL_UARTEx_SetTxFifoThreshold>
 8000e48:	b980      	cbnz	r0, 8000e6c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	480a      	ldr	r0, [pc, #40]	; (8000e78 <MX_USART3_UART_Init+0x64>)
 8000e4e:	f003 fc05 	bl	800465c <HAL_UARTEx_SetRxFifoThreshold>
 8000e52:	b940      	cbnz	r0, 8000e66 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e54:	4808      	ldr	r0, [pc, #32]	; (8000e78 <MX_USART3_UART_Init+0x64>)
 8000e56:	f003 fb91 	bl	800457c <HAL_UARTEx_DisableFifoMode>
 8000e5a:	b900      	cbnz	r0, 8000e5e <MX_USART3_UART_Init+0x4a>
  {
    Error_Handler();
  }

}
 8000e5c:	bd38      	pop	{r3, r4, r5, pc}
 8000e5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8000e62:	f7ff bf3f 	b.w	8000ce4 <Error_Handler>
    Error_Handler();
 8000e66:	f7ff ff3d 	bl	8000ce4 <Error_Handler>
 8000e6a:	e7f3      	b.n	8000e54 <MX_USART3_UART_Init+0x40>
    Error_Handler();
 8000e6c:	f7ff ff3a 	bl	8000ce4 <Error_Handler>
 8000e70:	e7eb      	b.n	8000e4a <MX_USART3_UART_Init+0x36>
    Error_Handler();
 8000e72:	f7ff ff37 	bl	8000ce4 <Error_Handler>
 8000e76:	e7e3      	b.n	8000e40 <MX_USART3_UART_Init+0x2c>
 8000e78:	20003290 	.word	0x20003290
 8000e7c:	40004800 	.word	0x40004800

08000e80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART3)
 8000e80:	6802      	ldr	r2, [r0, #0]
 8000e82:	4b1e      	ldr	r3, [pc, #120]	; (8000efc <HAL_UART_MspInit+0x7c>)
{
 8000e84:	b570      	push	{r4, r5, r6, lr}
  if(uartHandle->Instance==USART3)
 8000e86:	429a      	cmp	r2, r3
{
 8000e88:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8a:	f04f 0400 	mov.w	r4, #0
 8000e8e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000e92:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000e96:	9407      	str	r4, [sp, #28]
  if(uartHandle->Instance==USART3)
 8000e98:	d001      	beq.n	8000e9e <HAL_UART_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e9a:	b008      	add	sp, #32
 8000e9c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e9e:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <HAL_UART_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ea0:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ea6:	2507      	movs	r5, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ea8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000eb2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8000eb6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000eba:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000ebe:	9201      	str	r2, [sp, #4]
 8000ec0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ec2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000ec6:	f042 0208 	orr.w	r2, r2, #8
 8000eca:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ed2:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed4:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ed8:	480a      	ldr	r0, [pc, #40]	; (8000f04 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eda:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000edc:	9302      	str	r3, [sp, #8]
 8000ede:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ee0:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ee2:	f000 f9fb 	bl	80012dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000ee6:	4622      	mov	r2, r4
 8000ee8:	4621      	mov	r1, r4
 8000eea:	2027      	movs	r0, #39	; 0x27
 8000eec:	f000 f8cc 	bl	8001088 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000ef0:	2027      	movs	r0, #39	; 0x27
 8000ef2:	f000 f8ff 	bl	80010f4 <HAL_NVIC_EnableIRQ>
}
 8000ef6:	b008      	add	sp, #32
 8000ef8:	bd70      	pop	{r4, r5, r6, pc}
 8000efa:	bf00      	nop
 8000efc:	40004800 	.word	0x40004800
 8000f00:	58024400 	.word	0x58024400
 8000f04:	58020c00 	.word	0x58020c00

08000f08 <Reset_Handler>:
 8000f08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f40 <LoopFillZerobss+0x14>
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e003      	b.n	8000f18 <LoopCopyDataInit>

08000f10 <CopyDataInit>:
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <LoopFillZerobss+0x18>)
 8000f12:	585b      	ldr	r3, [r3, r1]
 8000f14:	5043      	str	r3, [r0, r1]
 8000f16:	3104      	adds	r1, #4

08000f18 <LoopCopyDataInit>:
 8000f18:	480b      	ldr	r0, [pc, #44]	; (8000f48 <LoopFillZerobss+0x1c>)
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <LoopFillZerobss+0x20>)
 8000f1c:	1842      	adds	r2, r0, r1
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d3f6      	bcc.n	8000f10 <CopyDataInit>
 8000f22:	4a0b      	ldr	r2, [pc, #44]	; (8000f50 <LoopFillZerobss+0x24>)
 8000f24:	e002      	b.n	8000f2c <LoopFillZerobss>

08000f26 <FillZerobss>:
 8000f26:	2300      	movs	r3, #0
 8000f28:	f842 3b04 	str.w	r3, [r2], #4

08000f2c <LoopFillZerobss>:
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <LoopFillZerobss+0x28>)
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d3f9      	bcc.n	8000f26 <FillZerobss>
 8000f32:	f7ff fbad 	bl	8000690 <SystemInit>
 8000f36:	f003 fbe9 	bl	800470c <__libc_init_array>
 8000f3a:	f7ff fd2b 	bl	8000994 <main>
 8000f3e:	4770      	bx	lr
 8000f40:	20020000 	.word	0x20020000
 8000f44:	08006a90 	.word	0x08006a90
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	200001e4 	.word	0x200001e4
 8000f50:	200001e4 	.word	0x200001e4
 8000f54:	20003324 	.word	0x20003324

08000f58 <ADC3_IRQHandler>:
 8000f58:	e7fe      	b.n	8000f58 <ADC3_IRQHandler>
	...

08000f5c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <HAL_InitTick+0x40>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b90b      	cbnz	r3, 8000f66 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000f62:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f64:	4770      	bx	lr
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f6a:	490d      	ldr	r1, [pc, #52]	; (8000fa0 <HAL_InitTick+0x44>)
 8000f6c:	fbb2 f3f3 	udiv	r3, r2, r3
{
 8000f70:	b510      	push	{r4, lr}
 8000f72:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f74:	6808      	ldr	r0, [r1, #0]
 8000f76:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f7a:	f000 f8c9 	bl	8001110 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f7e:	2c0f      	cmp	r4, #15
 8000f80:	d800      	bhi.n	8000f84 <HAL_InitTick+0x28>
 8000f82:	b108      	cbz	r0, 8000f88 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000f84:	2001      	movs	r0, #1
}
 8000f86:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	4621      	mov	r1, r4
 8000f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f90:	f000 f87a 	bl	8001088 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <HAL_InitTick+0x48>)
 8000f96:	2000      	movs	r0, #0
 8000f98:	601c      	str	r4, [r3, #0]
}
 8000f9a:	bd10      	pop	{r4, pc}
 8000f9c:	20000008 	.word	0x20000008
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	2000000c 	.word	0x2000000c

08000fa8 <HAL_Init>:
{
 8000fa8:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000faa:	2003      	movs	r0, #3
{
 8000fac:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fae:	f000 f857 	bl	8001060 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fb2:	4c12      	ldr	r4, [pc, #72]	; (8000ffc <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fb4:	f000 fe02 	bl	8001bbc <HAL_RCC_GetSysClockFreq>
 8000fb8:	4a11      	ldr	r2, [pc, #68]	; (8001000 <HAL_Init+0x58>)
 8000fba:	4912      	ldr	r1, [pc, #72]	; (8001004 <HAL_Init+0x5c>)
 8000fbc:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fbe:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fc0:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 8000fc4:	4d10      	ldr	r5, [pc, #64]	; (8001008 <HAL_Init+0x60>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fc6:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fca:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fcc:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fce:	f003 031f 	and.w	r3, r3, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fd2:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fd6:	fa20 f303 	lsr.w	r3, r0, r3
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fda:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fdc:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 8000fe0:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fe2:	6022      	str	r2, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fe4:	f7ff ffba 	bl	8000f5c <HAL_InitTick>
 8000fe8:	b110      	cbz	r0, 8000ff0 <HAL_Init+0x48>
    return HAL_ERROR;
 8000fea:	2001      	movs	r0, #1
}
 8000fec:	b003      	add	sp, #12
 8000fee:	bd30      	pop	{r4, r5, pc}
 8000ff0:	9001      	str	r0, [sp, #4]
  HAL_MspInit();
 8000ff2:	f7ff fe79 	bl	8000ce8 <HAL_MspInit>
  return HAL_OK;
 8000ff6:	9801      	ldr	r0, [sp, #4]
}
 8000ff8:	b003      	add	sp, #12
 8000ffa:	bd30      	pop	{r4, r5, pc}
 8000ffc:	20000004 	.word	0x20000004
 8001000:	58024400 	.word	0x58024400
 8001004:	08006790 	.word	0x08006790
 8001008:	20000000 	.word	0x20000000

0800100c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800100c:	4a03      	ldr	r2, [pc, #12]	; (800101c <HAL_IncTick+0x10>)
 800100e:	4b04      	ldr	r3, [pc, #16]	; (8001020 <HAL_IncTick+0x14>)
 8001010:	6811      	ldr	r1, [r2, #0]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	440b      	add	r3, r1
 8001016:	6013      	str	r3, [r2, #0]
}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	2000331c 	.word	0x2000331c
 8001020:	20000008 	.word	0x20000008

08001024 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001024:	4b01      	ldr	r3, [pc, #4]	; (800102c <HAL_GetTick+0x8>)
 8001026:	6818      	ldr	r0, [r3, #0]
}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	2000331c 	.word	0x2000331c

08001030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001030:	b538      	push	{r3, r4, r5, lr}
 8001032:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff fff6 	bl	8001024 <HAL_GetTick>
 8001038:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800103a:	1c63      	adds	r3, r4, #1
 800103c:	d002      	beq.n	8001044 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800103e:	4b04      	ldr	r3, [pc, #16]	; (8001050 <HAL_Delay+0x20>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001044:	f7ff ffee 	bl	8001024 <HAL_GetTick>
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	42a0      	cmp	r0, r4
 800104c:	d3fa      	bcc.n	8001044 <HAL_Delay+0x14>
  {
  }
}
 800104e:	bd38      	pop	{r3, r4, r5, pc}
 8001050:	20000008 	.word	0x20000008

08001054 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001054:	4b01      	ldr	r3, [pc, #4]	; (800105c <HAL_GetREVID+0x8>)
 8001056:	6818      	ldr	r0, [r3, #0]
}
 8001058:	0c00      	lsrs	r0, r0, #16
 800105a:	4770      	bx	lr
 800105c:	5c001000 	.word	0x5c001000

08001060 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001060:	4907      	ldr	r1, [pc, #28]	; (8001080 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001062:	0200      	lsls	r0, r0, #8
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001066:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001068:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106c:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800106e:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8001072:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001078:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800107a:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 800107c:	60c8      	str	r0, [r1, #12]
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00
 8001084:	05fa0000 	.word	0x05fa0000

08001088 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001088:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <HAL_NVIC_SetPriority+0x60>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001090:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001092:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001096:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001098:	2d04      	cmp	r5, #4
 800109a:	bf28      	it	cs
 800109c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109e:	2c06      	cmp	r4, #6
 80010a0:	d918      	bls.n	80010d4 <HAL_NVIC_SetPriority+0x4c>
 80010a2:	3b03      	subs	r3, #3
 80010a4:	f04f 34ff 	mov.w	r4, #4294967295
 80010a8:	409c      	lsls	r4, r3
 80010aa:	ea22 0404 	bic.w	r4, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ae:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80010b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	fa02 f205 	lsl.w	r2, r2, r5
 80010b8:	ea21 0102 	bic.w	r1, r1, r2
 80010bc:	fa01 f203 	lsl.w	r2, r1, r3
 80010c0:	ea42 0204 	orr.w	r2, r2, r4
 80010c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80010c8:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 80010ca:	db06      	blt.n	80010da <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010cc:	4b07      	ldr	r3, [pc, #28]	; (80010ec <HAL_NVIC_SetPriority+0x64>)
 80010ce:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80010d0:	bc30      	pop	{r4, r5}
 80010d2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d4:	2400      	movs	r4, #0
 80010d6:	4623      	mov	r3, r4
 80010d8:	e7e9      	b.n	80010ae <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	f000 000f 	and.w	r0, r0, #15
 80010de:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <HAL_NVIC_SetPriority+0x68>)
 80010e0:	541a      	strb	r2, [r3, r0]
 80010e2:	bc30      	pop	{r4, r5}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000ed00 	.word	0xe000ed00
 80010ec:	e000e400 	.word	0xe000e400
 80010f0:	e000ed14 	.word	0xe000ed14

080010f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80010f4:	2800      	cmp	r0, #0
 80010f6:	db07      	blt.n	8001108 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f8:	f000 011f 	and.w	r1, r0, #31
 80010fc:	2301      	movs	r3, #1
 80010fe:	0940      	lsrs	r0, r0, #5
 8001100:	4a02      	ldr	r2, [pc, #8]	; (800110c <HAL_NVIC_EnableIRQ+0x18>)
 8001102:	408b      	lsls	r3, r1
 8001104:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	e000e100 	.word	0xe000e100

08001110 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001110:	3801      	subs	r0, #1
 8001112:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001116:	d20d      	bcs.n	8001134 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001118:	4b07      	ldr	r3, [pc, #28]	; (8001138 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800111a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111c:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111e:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001120:	25f0      	movs	r5, #240	; 0xf0
 8001122:	4c06      	ldr	r4, [pc, #24]	; (800113c <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001124:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001126:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800112c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001130:	bc30      	pop	{r4, r5}
 8001132:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001134:	2001      	movs	r0, #1
 8001136:	4770      	bx	lr
 8001138:	e000e010 	.word	0xe000e010
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <HAL_DMA_Abort_IT>:
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001140:	2800      	cmp	r0, #0
 8001142:	d060      	beq.n	8001206 <HAL_DMA_Abort_IT+0xc6>
  {
    return HAL_ERROR;
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001144:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8001148:	2a02      	cmp	r2, #2
{
 800114a:	b538      	push	{r3, r4, r5, lr}
 800114c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800114e:	d003      	beq.n	8001158 <HAL_DMA_Abort_IT+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001150:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8001152:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001154:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
  }

  return HAL_OK;
}
 8001156:	bd38      	pop	{r3, r4, r5, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001158:	6801      	ldr	r1, [r0, #0]
 800115a:	4a57      	ldr	r2, [pc, #348]	; (80012b8 <HAL_DMA_Abort_IT+0x178>)
 800115c:	4291      	cmp	r1, r2
 800115e:	d049      	beq.n	80011f4 <HAL_DMA_Abort_IT+0xb4>
 8001160:	3218      	adds	r2, #24
 8001162:	4291      	cmp	r1, r2
 8001164:	d046      	beq.n	80011f4 <HAL_DMA_Abort_IT+0xb4>
 8001166:	3230      	adds	r2, #48	; 0x30
 8001168:	4854      	ldr	r0, [pc, #336]	; (80012bc <HAL_DMA_Abort_IT+0x17c>)
 800116a:	4c55      	ldr	r4, [pc, #340]	; (80012c0 <HAL_DMA_Abort_IT+0x180>)
 800116c:	4281      	cmp	r1, r0
 800116e:	bf18      	it	ne
 8001170:	4291      	cmpne	r1, r2
 8001172:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001176:	4d53      	ldr	r5, [pc, #332]	; (80012c4 <HAL_DMA_Abort_IT+0x184>)
 8001178:	bf0c      	ite	eq
 800117a:	2201      	moveq	r2, #1
 800117c:	2200      	movne	r2, #0
 800117e:	42a1      	cmp	r1, r4
 8001180:	bf08      	it	eq
 8001182:	f042 0201 	orreq.w	r2, r2, #1
 8001186:	3448      	adds	r4, #72	; 0x48
 8001188:	4281      	cmp	r1, r0
 800118a:	bf08      	it	eq
 800118c:	f042 0201 	orreq.w	r2, r2, #1
 8001190:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8001194:	42a9      	cmp	r1, r5
 8001196:	bf08      	it	eq
 8001198:	f042 0201 	orreq.w	r2, r2, #1
 800119c:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80011a0:	42a1      	cmp	r1, r4
 80011a2:	bf08      	it	eq
 80011a4:	f042 0201 	orreq.w	r2, r2, #1
 80011a8:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80011ac:	4281      	cmp	r1, r0
 80011ae:	bf08      	it	eq
 80011b0:	f042 0201 	orreq.w	r2, r2, #1
 80011b4:	3048      	adds	r0, #72	; 0x48
 80011b6:	42a9      	cmp	r1, r5
 80011b8:	bf08      	it	eq
 80011ba:	f042 0201 	orreq.w	r2, r2, #1
 80011be:	3548      	adds	r5, #72	; 0x48
 80011c0:	42a1      	cmp	r1, r4
 80011c2:	bf08      	it	eq
 80011c4:	f042 0201 	orreq.w	r2, r2, #1
 80011c8:	3448      	adds	r4, #72	; 0x48
 80011ca:	4281      	cmp	r1, r0
 80011cc:	bf08      	it	eq
 80011ce:	f042 0201 	orreq.w	r2, r2, #1
 80011d2:	3048      	adds	r0, #72	; 0x48
 80011d4:	42a9      	cmp	r1, r5
 80011d6:	bf08      	it	eq
 80011d8:	f042 0201 	orreq.w	r2, r2, #1
 80011dc:	42a1      	cmp	r1, r4
 80011de:	bf08      	it	eq
 80011e0:	f042 0201 	orreq.w	r2, r2, #1
 80011e4:	4281      	cmp	r1, r0
 80011e6:	bf08      	it	eq
 80011e8:	f042 0201 	orreq.w	r2, r2, #1
 80011ec:	b912      	cbnz	r2, 80011f4 <HAL_DMA_Abort_IT+0xb4>
 80011ee:	4a36      	ldr	r2, [pc, #216]	; (80012c8 <HAL_DMA_Abort_IT+0x188>)
 80011f0:	4291      	cmp	r1, r2
 80011f2:	d10a      	bne.n	800120a <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 80011f4:	2204      	movs	r2, #4
  return HAL_OK;
 80011f6:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 80011f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80011fc:	680b      	ldr	r3, [r1, #0]
 80011fe:	f023 0301 	bic.w	r3, r3, #1
 8001202:	600b      	str	r3, [r1, #0]
}
 8001204:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001206:	2001      	movs	r0, #1
}
 8001208:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800120a:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 800120e:	4a2f      	ldr	r2, [pc, #188]	; (80012cc <HAL_DMA_Abort_IT+0x18c>)
 8001210:	482f      	ldr	r0, [pc, #188]	; (80012d0 <HAL_DMA_Abort_IT+0x190>)
 8001212:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8001216:	4d2f      	ldr	r5, [pc, #188]	; (80012d4 <HAL_DMA_Abort_IT+0x194>)
 8001218:	42a1      	cmp	r1, r4
 800121a:	bf18      	it	ne
 800121c:	4291      	cmpne	r1, r2
 800121e:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8001222:	bf0c      	ite	eq
 8001224:	2201      	moveq	r2, #1
 8001226:	2200      	movne	r2, #0
 8001228:	4281      	cmp	r1, r0
 800122a:	bf08      	it	eq
 800122c:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001230:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001232:	42a9      	cmp	r1, r5
 8001234:	bf08      	it	eq
 8001236:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800123a:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800123e:	3528      	adds	r5, #40	; 0x28
 8001240:	42a1      	cmp	r1, r4
 8001242:	bf08      	it	eq
 8001244:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001248:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800124a:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 800124c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800124e:	42a9      	cmp	r1, r5
 8001250:	bf08      	it	eq
 8001252:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8001256:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800125a:	42a1      	cmp	r1, r4
 800125c:	bf08      	it	eq
 800125e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8001262:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001264:	b912      	cbnz	r2, 800126c <HAL_DMA_Abort_IT+0x12c>
 8001266:	4a1c      	ldr	r2, [pc, #112]	; (80012d8 <HAL_DMA_Abort_IT+0x198>)
 8001268:	4291      	cmp	r1, r2
 800126a:	d117      	bne.n	800129c <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800126c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800126e:	2101      	movs	r1, #1
 8001270:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001272:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001274:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001278:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800127a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800127e:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001280:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001282:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 8001284:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001288:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800128a:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 800128c:	b132      	cbz	r2, 800129c <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800128e:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001290:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8001292:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001294:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001298:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800129a:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 800129c:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 800129e:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 80012a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 80012a2:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80012a6:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 80012aa:	b11a      	cbz	r2, 80012b4 <HAL_DMA_Abort_IT+0x174>
 80012ac:	4618      	mov	r0, r3
        hdma->XferAbortCallback(hdma);
 80012ae:	4790      	blx	r2
  return HAL_OK;
 80012b0:	4620      	mov	r0, r4
}
 80012b2:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80012b4:	4610      	mov	r0, r2
}
 80012b6:	bd38      	pop	{r3, r4, r5, pc}
 80012b8:	40020010 	.word	0x40020010
 80012bc:	40020040 	.word	0x40020040
 80012c0:	40020070 	.word	0x40020070
 80012c4:	400200a0 	.word	0x400200a0
 80012c8:	400204b8 	.word	0x400204b8
 80012cc:	5802541c 	.word	0x5802541c
 80012d0:	58025430 	.word	0x58025430
 80012d4:	58025444 	.word	0x58025444
 80012d8:	58025494 	.word	0x58025494

080012dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012e0:	468e      	mov	lr, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012e2:	6809      	ldr	r1, [r1, #0]
{
 80012e4:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012e6:	2900      	cmp	r1, #0
 80012e8:	f000 80cd 	beq.w	8001486 <HAL_GPIO_Init+0x1aa>
  uint32_t position = 0x00U;
 80012ec:	2600      	movs	r6, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80012ee:	f8df 8214 	ldr.w	r8, [pc, #532]	; 8001504 <HAL_GPIO_Init+0x228>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80012f2:	2301      	movs	r3, #1
 80012f4:	40b3      	lsls	r3, r6
    if (iocurrent != 0x00U)
 80012f6:	ea13 0501 	ands.w	r5, r3, r1
 80012fa:	f000 80bf 	beq.w	800147c <HAL_GPIO_Init+0x1a0>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012fe:	f8de 2004 	ldr.w	r2, [lr, #4]
 8001302:	0077      	lsls	r7, r6, #1
 8001304:	f04f 0c03 	mov.w	ip, #3
 8001308:	f022 0910 	bic.w	r9, r2, #16
 800130c:	fa0c fc07 	lsl.w	ip, ip, r7
 8001310:	f109 34ff 	add.w	r4, r9, #4294967295
 8001314:	ea6f 0c0c 	mvn.w	ip, ip
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001318:	2c01      	cmp	r4, #1
 800131a:	d812      	bhi.n	8001342 <HAL_GPIO_Init+0x66>
        temp = GPIOx->OSPEEDR;
 800131c:	6884      	ldr	r4, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800131e:	f3c2 1a00 	ubfx	sl, r2, #4, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001322:	ea04 0b0c 	and.w	fp, r4, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001326:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800132a:	fa0a fa06 	lsl.w	sl, sl, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800132e:	40bc      	lsls	r4, r7
 8001330:	ea44 040b 	orr.w	r4, r4, fp
        GPIOx->OSPEEDR = temp;
 8001334:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001336:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001338:	ea24 0303 	bic.w	r3, r4, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800133c:	ea4a 0303 	orr.w	r3, sl, r3
        GPIOx->OTYPER = temp;
 8001340:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8001342:	68c3      	ldr	r3, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001344:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001348:	f8de 4008 	ldr.w	r4, [lr, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800134c:	ea03 030c 	and.w	r3, r3, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001350:	fa04 f407 	lsl.w	r4, r4, r7
 8001354:	ea44 0403 	orr.w	r4, r4, r3
      GPIOx->PUPDR = temp;
 8001358:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800135a:	d115      	bne.n	8001388 <HAL_GPIO_Init+0xac>
        temp = GPIOx->AFR[position >> 3U];
 800135c:	08f3      	lsrs	r3, r6, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800135e:	f006 0907 	and.w	r9, r6, #7
 8001362:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001366:	f8de 4010 	ldr.w	r4, [lr, #16]
 800136a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800136e:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8001372:	f8d3 a020 	ldr.w	sl, [r3, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001376:	fa0b fb09 	lsl.w	fp, fp, r9
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800137a:	fa04 f409 	lsl.w	r4, r4, r9
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800137e:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001382:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001386:	621c      	str	r4, [r3, #32]
      temp = GPIOx->MODER;
 8001388:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800138a:	f002 0303 	and.w	r3, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800138e:	ea04 0c0c 	and.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001392:	40bb      	lsls	r3, r7
 8001394:	ea43 030c 	orr.w	r3, r3, ip
      GPIOx->MODER = temp;
 8001398:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800139a:	00d3      	lsls	r3, r2, #3
 800139c:	d56e      	bpl.n	800147c <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139e:	4b53      	ldr	r3, [pc, #332]	; (80014ec <HAL_GPIO_Init+0x210>)
 80013a0:	f026 0903 	bic.w	r9, r6, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013a4:	240f      	movs	r4, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a6:	f8d3 70f4 	ldr.w	r7, [r3, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013aa:	f006 0303 	and.w	r3, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ae:	f047 0c02 	orr.w	ip, r7, #2
 80013b2:	4f4f      	ldr	r7, [pc, #316]	; (80014f0 <HAL_GPIO_Init+0x214>)
 80013b4:	444f      	add	r7, r9
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013b6:	ea4f 0983 	mov.w	r9, r3, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ba:	4b4c      	ldr	r3, [pc, #304]	; (80014ec <HAL_GPIO_Init+0x210>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013bc:	fa04 f409 	lsl.w	r4, r4, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c0:	f8c3 c0f4 	str.w	ip, [r3, #244]	; 0xf4
 80013c4:	f8d3 c0f4 	ldr.w	ip, [r3, #244]	; 0xf4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013c8:	f5a3 4388 	sub.w	r3, r3, #17408	; 0x4400
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013cc:	f00c 0c02 	and.w	ip, ip, #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013d0:	4298      	cmp	r0, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	f8cd c004 	str.w	ip, [sp, #4]
 80013d6:	f8dd c004 	ldr.w	ip, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80013da:	f8d7 c008 	ldr.w	ip, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013de:	ea2c 0404 	bic.w	r4, ip, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013e2:	d026      	beq.n	8001432 <HAL_GPIO_Init+0x156>
 80013e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013e8:	4298      	cmp	r0, r3
 80013ea:	d055      	beq.n	8001498 <HAL_GPIO_Init+0x1bc>
 80013ec:	4b41      	ldr	r3, [pc, #260]	; (80014f4 <HAL_GPIO_Init+0x218>)
 80013ee:	4298      	cmp	r0, r3
 80013f0:	d04c      	beq.n	800148c <HAL_GPIO_Init+0x1b0>
 80013f2:	4b41      	ldr	r3, [pc, #260]	; (80014f8 <HAL_GPIO_Init+0x21c>)
 80013f4:	4298      	cmp	r0, r3
 80013f6:	d05b      	beq.n	80014b0 <HAL_GPIO_Init+0x1d4>
 80013f8:	4b40      	ldr	r3, [pc, #256]	; (80014fc <HAL_GPIO_Init+0x220>)
 80013fa:	4298      	cmp	r0, r3
 80013fc:	d05e      	beq.n	80014bc <HAL_GPIO_Init+0x1e0>
 80013fe:	4b40      	ldr	r3, [pc, #256]	; (8001500 <HAL_GPIO_Init+0x224>)
 8001400:	4298      	cmp	r0, r3
 8001402:	d04f      	beq.n	80014a4 <HAL_GPIO_Init+0x1c8>
 8001404:	f8df c100 	ldr.w	ip, [pc, #256]	; 8001508 <HAL_GPIO_Init+0x22c>
 8001408:	4560      	cmp	r0, ip
 800140a:	d05d      	beq.n	80014c8 <HAL_GPIO_Init+0x1ec>
 800140c:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 800150c <HAL_GPIO_Init+0x230>
 8001410:	4560      	cmp	r0, ip
 8001412:	d05f      	beq.n	80014d4 <HAL_GPIO_Init+0x1f8>
 8001414:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8001510 <HAL_GPIO_Init+0x234>
 8001418:	4560      	cmp	r0, ip
 800141a:	d061      	beq.n	80014e0 <HAL_GPIO_Init+0x204>
 800141c:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 8001514 <HAL_GPIO_Init+0x238>
 8001420:	4560      	cmp	r0, ip
 8001422:	bf0c      	ite	eq
 8001424:	f04f 0c09 	moveq.w	ip, #9
 8001428:	f04f 0c0a 	movne.w	ip, #10
 800142c:	fa0c f309 	lsl.w	r3, ip, r9
 8001430:	431c      	orrs	r4, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001432:	60bc      	str	r4, [r7, #8]
        temp &= ~(iocurrent);
 8001434:	43ec      	mvns	r4, r5
        temp = EXTI_CurrentCPU->IMR1;
 8001436:	f8d8 3000 	ldr.w	r3, [r8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800143a:	03d7      	lsls	r7, r2, #15
        {
          temp |= iocurrent;
 800143c:	bf4c      	ite	mi
 800143e:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8001440:	4023      	andpl	r3, r4
        }
        EXTI_CurrentCPU->IMR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001442:	0397      	lsls	r7, r2, #14
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001444:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->IMR1 = temp;
 8001448:	f8c8 3000 	str.w	r3, [r8]
        temp = EXTI_CurrentCPU->EMR1;
 800144c:	f8d8 3004 	ldr.w	r3, [r8, #4]
          temp |= iocurrent;
 8001450:	bf4c      	ite	mi
 8001452:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8001454:	4023      	andpl	r3, r4
        EXTI_CurrentCPU->EMR1 = temp;
 8001456:	f8c8 3004 	str.w	r3, [r8, #4]
        temp = EXTI->RTSR1;
 800145a:	683b      	ldr	r3, [r7, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800145c:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800145e:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
          temp |= iocurrent;
 8001462:	bf4c      	ite	mi
 8001464:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8001466:	4023      	andpl	r3, r4

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001468:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 800146a:	603b      	str	r3, [r7, #0]
        temp = EXTI->FTSR1;
 800146c:	687b      	ldr	r3, [r7, #4]
        temp &= ~(iocurrent);
 800146e:	bf54      	ite	pl
 8001470:	ea04 0503 	andpl.w	r5, r4, r3
        {
          temp |= iocurrent;
 8001474:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR1 = temp;
 8001476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800147a:	605d      	str	r5, [r3, #4]
      }
    }

    position++;
 800147c:	3601      	adds	r6, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800147e:	fa31 f306 	lsrs.w	r3, r1, r6
 8001482:	f47f af36 	bne.w	80012f2 <HAL_GPIO_Init+0x16>
  }
}
 8001486:	b003      	add	sp, #12
 8001488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800148c:	f04f 0c02 	mov.w	ip, #2
 8001490:	fa0c f309 	lsl.w	r3, ip, r9
 8001494:	431c      	orrs	r4, r3
 8001496:	e7cc      	b.n	8001432 <HAL_GPIO_Init+0x156>
 8001498:	f04f 0c01 	mov.w	ip, #1
 800149c:	fa0c f309 	lsl.w	r3, ip, r9
 80014a0:	431c      	orrs	r4, r3
 80014a2:	e7c6      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014a4:	f04f 0c05 	mov.w	ip, #5
 80014a8:	fa0c f309 	lsl.w	r3, ip, r9
 80014ac:	431c      	orrs	r4, r3
 80014ae:	e7c0      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014b0:	f04f 0c03 	mov.w	ip, #3
 80014b4:	fa0c f309 	lsl.w	r3, ip, r9
 80014b8:	431c      	orrs	r4, r3
 80014ba:	e7ba      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014bc:	f04f 0c04 	mov.w	ip, #4
 80014c0:	fa0c f309 	lsl.w	r3, ip, r9
 80014c4:	431c      	orrs	r4, r3
 80014c6:	e7b4      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014c8:	f04f 0c06 	mov.w	ip, #6
 80014cc:	fa0c f309 	lsl.w	r3, ip, r9
 80014d0:	431c      	orrs	r4, r3
 80014d2:	e7ae      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014d4:	f04f 0c07 	mov.w	ip, #7
 80014d8:	fa0c f309 	lsl.w	r3, ip, r9
 80014dc:	431c      	orrs	r4, r3
 80014de:	e7a8      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014e0:	f04f 0c08 	mov.w	ip, #8
 80014e4:	fa0c f309 	lsl.w	r3, ip, r9
 80014e8:	431c      	orrs	r4, r3
 80014ea:	e7a2      	b.n	8001432 <HAL_GPIO_Init+0x156>
 80014ec:	58024400 	.word	0x58024400
 80014f0:	58000400 	.word	0x58000400
 80014f4:	58020800 	.word	0x58020800
 80014f8:	58020c00 	.word	0x58020c00
 80014fc:	58021000 	.word	0x58021000
 8001500:	58021400 	.word	0x58021400
 8001504:	58000080 	.word	0x58000080
 8001508:	58021800 	.word	0x58021800
 800150c:	58021c00 	.word	0x58021c00
 8001510:	58022000 	.word	0x58022000
 8001514:	58022400 	.word	0x58022400

08001518 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001518:	b902      	cbnz	r2, 800151c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800151a:	0409      	lsls	r1, r1, #16
 800151c:	6181      	str	r1, [r0, #24]
  }
}
 800151e:	4770      	bx	lr

08001520 <HAL_HSEM_FastTake>:
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001520:	4a04      	ldr	r2, [pc, #16]	; (8001534 <HAL_HSEM_FastTake+0x14>)
 8001522:	3020      	adds	r0, #32
 8001524:	4b04      	ldr	r3, [pc, #16]	; (8001538 <HAL_HSEM_FastTake+0x18>)
 8001526:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
}
 800152a:	1ac0      	subs	r0, r0, r3
 800152c:	bf18      	it	ne
 800152e:	2001      	movne	r0, #1
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	58026400 	.word	0x58026400
 8001538:	80000300 	.word	0x80000300

0800153c <HAL_HSEM_Release>:

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800153c:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 8001540:	4b01      	ldr	r3, [pc, #4]	; (8001548 <HAL_HSEM_Release+0xc>)
 8001542:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
#endif

}
 8001546:	4770      	bx	lr
 8001548:	58026400 	.word	0x58026400

0800154c <HAL_PWREx_ConfigSupply>:

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800154c:	4a1e      	ldr	r2, [pc, #120]	; (80015c8 <HAL_PWREx_ConfigSupply+0x7c>)
 800154e:	68d3      	ldr	r3, [r2, #12]
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	2b06      	cmp	r3, #6
 8001556:	d006      	beq.n	8001566 <HAL_PWREx_ConfigSupply+0x1a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001558:	68d3      	ldr	r3, [r2, #12]
 800155a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800155e:	1a18      	subs	r0, r3, r0
 8001560:	bf18      	it	ne
 8001562:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8001564:	4770      	bx	lr
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001566:	68d3      	ldr	r3, [r2, #12]
 8001568:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800156c:	4303      	orrs	r3, r0
{
 800156e:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001570:	60d3      	str	r3, [r2, #12]
 8001572:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001574:	4615      	mov	r5, r2
  tickstart = HAL_GetTick ();
 8001576:	f7ff fd55 	bl	8001024 <HAL_GetTick>
 800157a:	4606      	mov	r6, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800157c:	e005      	b.n	800158a <HAL_PWREx_ConfigSupply+0x3e>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800157e:	f7ff fd51 	bl	8001024 <HAL_GetTick>
 8001582:	1b80      	subs	r0, r0, r6
 8001584:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001588:	d81b      	bhi.n	80015c2 <HAL_PWREx_ConfigSupply+0x76>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800158a:	686b      	ldr	r3, [r5, #4]
 800158c:	049a      	lsls	r2, r3, #18
 800158e:	d5f6      	bpl.n	800157e <HAL_PWREx_ConfigSupply+0x32>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001590:	f1a4 031d 	sub.w	r3, r4, #29
 8001594:	2b01      	cmp	r3, #1
 8001596:	d905      	bls.n	80015a4 <HAL_PWREx_ConfigSupply+0x58>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
 8001598:	f1a4 002d 	sub.w	r0, r4, #45	; 0x2d
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800159c:	2801      	cmp	r0, #1
 800159e:	d901      	bls.n	80015a4 <HAL_PWREx_ConfigSupply+0x58>
  return HAL_OK;
 80015a0:	2000      	movs	r0, #0
}
 80015a2:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick ();
 80015a4:	f7ff fd3e 	bl	8001024 <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80015a8:	4c07      	ldr	r4, [pc, #28]	; (80015c8 <HAL_PWREx_ConfigSupply+0x7c>)
    tickstart = HAL_GetTick ();
 80015aa:	4605      	mov	r5, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80015ac:	e005      	b.n	80015ba <HAL_PWREx_ConfigSupply+0x6e>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80015ae:	f7ff fd39 	bl	8001024 <HAL_GetTick>
 80015b2:	1b40      	subs	r0, r0, r5
 80015b4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80015b8:	d803      	bhi.n	80015c2 <HAL_PWREx_ConfigSupply+0x76>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80015ba:	68e3      	ldr	r3, [r4, #12]
 80015bc:	03db      	lsls	r3, r3, #15
 80015be:	d5f6      	bpl.n	80015ae <HAL_PWREx_ConfigSupply+0x62>
 80015c0:	e7ee      	b.n	80015a0 <HAL_PWREx_ConfigSupply+0x54>
      return HAL_ERROR;
 80015c2:	2001      	movs	r0, #1
}
 80015c4:	bd70      	pop	{r4, r5, r6, pc}
 80015c6:	bf00      	nop
 80015c8:	58024800 	.word	0x58024800

080015cc <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015cc:	2800      	cmp	r0, #0
 80015ce:	f000 819d 	beq.w	800190c <HAL_RCC_OscConfig+0x340>
{
 80015d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015d4:	6803      	ldr	r3, [r0, #0]
 80015d6:	4604      	mov	r4, r0
 80015d8:	07d9      	lsls	r1, r3, #31
 80015da:	d533      	bpl.n	8001644 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015dc:	49a7      	ldr	r1, [pc, #668]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 80015de:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015e0:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015e2:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80015e6:	2a10      	cmp	r2, #16
 80015e8:	f000 8112 	beq.w	8001810 <HAL_RCC_OscConfig+0x244>
 80015ec:	2a18      	cmp	r2, #24
 80015ee:	f000 810a 	beq.w	8001806 <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f2:	6863      	ldr	r3, [r4, #4]
 80015f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f8:	d010      	beq.n	800161c <HAL_RCC_OscConfig+0x50>
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f000 816f 	beq.w	80018de <HAL_RCC_OscConfig+0x312>
 8001600:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001604:	4b9d      	ldr	r3, [pc, #628]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	f000 81e4 	beq.w	80019d4 <HAL_RCC_OscConfig+0x408>
 800160c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	e004      	b.n	8001626 <HAL_RCC_OscConfig+0x5a>
 800161c:	4a97      	ldr	r2, [pc, #604]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 800161e:	6813      	ldr	r3, [r2, #0]
 8001620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001624:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001626:	f7ff fcfd 	bl	8001024 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800162a:	4d94      	ldr	r5, [pc, #592]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 800162c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800162e:	e005      	b.n	800163c <HAL_RCC_OscConfig+0x70>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001630:	f7ff fcf8 	bl	8001024 <HAL_GetTick>
 8001634:	1b80      	subs	r0, r0, r6
 8001636:	2864      	cmp	r0, #100	; 0x64
 8001638:	f200 814f 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800163c:	682b      	ldr	r3, [r5, #0]
 800163e:	039f      	lsls	r7, r3, #14
 8001640:	d5f6      	bpl.n	8001630 <HAL_RCC_OscConfig+0x64>
 8001642:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001644:	0799      	lsls	r1, r3, #30
 8001646:	f100 808e 	bmi.w	8001766 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800164a:	06d9      	lsls	r1, r3, #27
 800164c:	d534      	bpl.n	80016b8 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800164e:	4a8b      	ldr	r2, [pc, #556]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001650:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001652:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001654:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001658:	2b08      	cmp	r3, #8
 800165a:	f000 80e9 	beq.w	8001830 <HAL_RCC_OscConfig+0x264>
 800165e:	2b18      	cmp	r3, #24
 8001660:	f000 80e1 	beq.w	8001826 <HAL_RCC_OscConfig+0x25a>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001664:	69e3      	ldr	r3, [r4, #28]
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 8178 	beq.w	800195c <HAL_RCC_OscConfig+0x390>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800166c:	4b83      	ldr	r3, [pc, #524]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 800166e:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001670:	461d      	mov	r5, r3
        __HAL_RCC_CSI_ENABLE();
 8001672:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001676:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001678:	f7ff fcd4 	bl	8001024 <HAL_GetTick>
 800167c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800167e:	e005      	b.n	800168c <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001680:	f7ff fcd0 	bl	8001024 <HAL_GetTick>
 8001684:	1b80      	subs	r0, r0, r6
 8001686:	2802      	cmp	r0, #2
 8001688:	f200 8127 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800168c:	682b      	ldr	r3, [r5, #0]
 800168e:	05db      	lsls	r3, r3, #23
 8001690:	d5f6      	bpl.n	8001680 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001692:	f7ff fcdf 	bl	8001054 <HAL_GetREVID>
 8001696:	f241 0303 	movw	r3, #4099	; 0x1003
 800169a:	4298      	cmp	r0, r3
 800169c:	f200 825d 	bhi.w	8001b5a <HAL_RCC_OscConfig+0x58e>
 80016a0:	6a22      	ldr	r2, [r4, #32]
 80016a2:	686b      	ldr	r3, [r5, #4]
 80016a4:	2a20      	cmp	r2, #32
 80016a6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80016aa:	bf0c      	ite	eq
 80016ac:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80016b0:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 80016b4:	606b      	str	r3, [r5, #4]
 80016b6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016b8:	071d      	lsls	r5, r3, #28
 80016ba:	d517      	bpl.n	80016ec <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016bc:	6963      	ldr	r3, [r4, #20]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 8126 	beq.w	8001910 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016c4:	4b6d      	ldr	r3, [pc, #436]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 80016c6:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016c8:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 80016ca:	f042 0201 	orr.w	r2, r2, #1
 80016ce:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80016d0:	f7ff fca8 	bl	8001024 <HAL_GetTick>
 80016d4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016d6:	e005      	b.n	80016e4 <HAL_RCC_OscConfig+0x118>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d8:	f7ff fca4 	bl	8001024 <HAL_GetTick>
 80016dc:	1b80      	subs	r0, r0, r6
 80016de:	2802      	cmp	r0, #2
 80016e0:	f200 80fb 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016e4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80016e6:	0798      	lsls	r0, r3, #30
 80016e8:	d5f6      	bpl.n	80016d8 <HAL_RCC_OscConfig+0x10c>
 80016ea:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016ec:	069a      	lsls	r2, r3, #26
 80016ee:	d517      	bpl.n	8001720 <HAL_RCC_OscConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80016f0:	69a3      	ldr	r3, [r4, #24]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 811f 	beq.w	8001936 <HAL_RCC_OscConfig+0x36a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80016f8:	4b60      	ldr	r3, [pc, #384]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 80016fa:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80016fc:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_ENABLE();
 80016fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001702:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001704:	f7ff fc8e 	bl	8001024 <HAL_GetTick>
 8001708:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800170a:	e005      	b.n	8001718 <HAL_RCC_OscConfig+0x14c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800170c:	f7ff fc8a 	bl	8001024 <HAL_GetTick>
 8001710:	1b80      	subs	r0, r0, r6
 8001712:	2802      	cmp	r0, #2
 8001714:	f200 80e1 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001718:	682b      	ldr	r3, [r5, #0]
 800171a:	049f      	lsls	r7, r3, #18
 800171c:	d5f6      	bpl.n	800170c <HAL_RCC_OscConfig+0x140>
 800171e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001720:	0759      	lsls	r1, r3, #29
 8001722:	f100 80a0 	bmi.w	8001866 <HAL_RCC_OscConfig+0x29a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001726:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001728:	b1d8      	cbz	r0, 8001762 <HAL_RCC_OscConfig+0x196>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800172a:	4b54      	ldr	r3, [pc, #336]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 800172c:	691a      	ldr	r2, [r3, #16]
 800172e:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001732:	2a18      	cmp	r2, #24
 8001734:	f000 81c9 	beq.w	8001aca <HAL_RCC_OscConfig+0x4fe>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001738:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800173a:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800173c:	f000 815b 	beq.w	80019f6 <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001740:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001744:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 8001746:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001748:	f7ff fc6c 	bl	8001024 <HAL_GetTick>
 800174c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800174e:	e005      	b.n	800175c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff fc68 	bl	8001024 <HAL_GetTick>
 8001754:	1b40      	subs	r0, r0, r5
 8001756:	2802      	cmp	r0, #2
 8001758:	f200 80bf 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800175c:	6823      	ldr	r3, [r4, #0]
 800175e:	019b      	lsls	r3, r3, #6
 8001760:	d4f6      	bmi.n	8001750 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001762:	2000      	movs	r0, #0
}
 8001764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001766:	4a45      	ldr	r2, [pc, #276]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001768:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800176a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800176c:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8001770:	d02f      	beq.n	80017d2 <HAL_RCC_OscConfig+0x206>
 8001772:	2b18      	cmp	r3, #24
 8001774:	d02b      	beq.n	80017ce <HAL_RCC_OscConfig+0x202>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001776:	68e2      	ldr	r2, [r4, #12]
 8001778:	2a00      	cmp	r2, #0
 800177a:	f000 8103 	beq.w	8001984 <HAL_RCC_OscConfig+0x3b8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800177e:	493f      	ldr	r1, [pc, #252]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001780:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001782:	460d      	mov	r5, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001784:	f023 0319 	bic.w	r3, r3, #25
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 800178c:	f7ff fc4a 	bl	8001024 <HAL_GetTick>
 8001790:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001792:	e005      	b.n	80017a0 <HAL_RCC_OscConfig+0x1d4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001794:	f7ff fc46 	bl	8001024 <HAL_GetTick>
 8001798:	1b80      	subs	r0, r0, r6
 800179a:	2802      	cmp	r0, #2
 800179c:	f200 809d 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017a0:	682b      	ldr	r3, [r5, #0]
 80017a2:	075f      	lsls	r7, r3, #29
 80017a4:	d5f6      	bpl.n	8001794 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a6:	f7ff fc55 	bl	8001054 <HAL_GetREVID>
 80017aa:	f241 0303 	movw	r3, #4099	; 0x1003
 80017ae:	4298      	cmp	r0, r3
 80017b0:	f200 81e2 	bhi.w	8001b78 <HAL_RCC_OscConfig+0x5ac>
 80017b4:	6922      	ldr	r2, [r4, #16]
 80017b6:	686b      	ldr	r3, [r5, #4]
 80017b8:	2a40      	cmp	r2, #64	; 0x40
 80017ba:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80017be:	bf0c      	ite	eq
 80017c0:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 80017c4:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80017c8:	606b      	str	r3, [r5, #4]
 80017ca:	6823      	ldr	r3, [r4, #0]
 80017cc:	e73d      	b.n	800164a <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80017ce:	0792      	lsls	r2, r2, #30
 80017d0:	d1d1      	bne.n	8001776 <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d2:	4b2a      	ldr	r3, [pc, #168]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	075b      	lsls	r3, r3, #29
 80017d8:	d501      	bpl.n	80017de <HAL_RCC_OscConfig+0x212>
 80017da:	68e3      	ldr	r3, [r4, #12]
 80017dc:	b30b      	cbz	r3, 8001822 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017de:	f7ff fc39 	bl	8001054 <HAL_GetREVID>
 80017e2:	f241 0303 	movw	r3, #4099	; 0x1003
 80017e6:	4298      	cmp	r0, r3
 80017e8:	f200 80e0 	bhi.w	80019ac <HAL_RCC_OscConfig+0x3e0>
 80017ec:	6922      	ldr	r2, [r4, #16]
 80017ee:	2a40      	cmp	r2, #64	; 0x40
 80017f0:	f000 80f8 	beq.w	80019e4 <HAL_RCC_OscConfig+0x418>
 80017f4:	4921      	ldr	r1, [pc, #132]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 80017f6:	684b      	ldr	r3, [r1, #4]
 80017f8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80017fc:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001800:	604b      	str	r3, [r1, #4]
 8001802:	6823      	ldr	r3, [r4, #0]
 8001804:	e721      	b.n	800164a <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001806:	f001 0103 	and.w	r1, r1, #3
 800180a:	2902      	cmp	r1, #2
 800180c:	f47f aef1 	bne.w	80015f2 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	4a1a      	ldr	r2, [pc, #104]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	0392      	lsls	r2, r2, #14
 8001816:	f57f af15 	bpl.w	8001644 <HAL_RCC_OscConfig+0x78>
 800181a:	6862      	ldr	r2, [r4, #4]
 800181c:	2a00      	cmp	r2, #0
 800181e:	f47f af11 	bne.w	8001644 <HAL_RCC_OscConfig+0x78>
        return HAL_ERROR;
 8001822:	2001      	movs	r0, #1
}
 8001824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001826:	f002 0203 	and.w	r2, r2, #3
 800182a:	2a01      	cmp	r2, #1
 800182c:	f47f af1a 	bne.w	8001664 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	05da      	lsls	r2, r3, #23
 8001836:	d502      	bpl.n	800183e <HAL_RCC_OscConfig+0x272>
 8001838:	69e3      	ldr	r3, [r4, #28]
 800183a:	2b80      	cmp	r3, #128	; 0x80
 800183c:	d1f1      	bne.n	8001822 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800183e:	f7ff fc09 	bl	8001054 <HAL_GetREVID>
 8001842:	f241 0303 	movw	r3, #4099	; 0x1003
 8001846:	4298      	cmp	r0, r3
 8001848:	f200 80ba 	bhi.w	80019c0 <HAL_RCC_OscConfig+0x3f4>
 800184c:	6a22      	ldr	r2, [r4, #32]
 800184e:	2a20      	cmp	r2, #32
 8001850:	f000 81a1 	beq.w	8001b96 <HAL_RCC_OscConfig+0x5ca>
 8001854:	4909      	ldr	r1, [pc, #36]	; (800187c <HAL_RCC_OscConfig+0x2b0>)
 8001856:	684b      	ldr	r3, [r1, #4]
 8001858:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800185c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8001860:	604b      	str	r3, [r1, #4]
 8001862:	6823      	ldr	r3, [r4, #0]
 8001864:	e728      	b.n	80016b8 <HAL_RCC_OscConfig+0xec>
    PWR->CR1 |= PWR_CR1_DBP;
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <HAL_RCC_OscConfig+0x2b4>)
 8001868:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800186a:	461d      	mov	r5, r3
    PWR->CR1 |= PWR_CR1_DBP;
 800186c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001870:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001872:	f7ff fbd7 	bl	8001024 <HAL_GetTick>
 8001876:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001878:	e009      	b.n	800188e <HAL_RCC_OscConfig+0x2c2>
 800187a:	bf00      	nop
 800187c:	58024400 	.word	0x58024400
 8001880:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001884:	f7ff fbce 	bl	8001024 <HAL_GetTick>
 8001888:	1b80      	subs	r0, r0, r6
 800188a:	2864      	cmp	r0, #100	; 0x64
 800188c:	d825      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800188e:	682b      	ldr	r3, [r5, #0]
 8001890:	05da      	lsls	r2, r3, #23
 8001892:	d5f7      	bpl.n	8001884 <HAL_RCC_OscConfig+0x2b8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001894:	68a3      	ldr	r3, [r4, #8]
 8001896:	2b01      	cmp	r3, #1
 8001898:	f000 8177 	beq.w	8001b8a <HAL_RCC_OscConfig+0x5be>
 800189c:	2b00      	cmp	r3, #0
 800189e:	f000 8142 	beq.w	8001b26 <HAL_RCC_OscConfig+0x55a>
 80018a2:	2b05      	cmp	r3, #5
 80018a4:	4bb1      	ldr	r3, [pc, #708]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 80018a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018a8:	f000 817e 	beq.w	8001ba8 <HAL_RCC_OscConfig+0x5dc>
 80018ac:	f022 0201 	bic.w	r2, r2, #1
 80018b0:	671a      	str	r2, [r3, #112]	; 0x70
 80018b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018b4:	f022 0204 	bic.w	r2, r2, #4
 80018b8:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 80018ba:	f7ff fbb3 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018be:	4dab      	ldr	r5, [pc, #684]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
      tickstart = HAL_GetTick();
 80018c0:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c2:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018c6:	e004      	b.n	80018d2 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c8:	f7ff fbac 	bl	8001024 <HAL_GetTick>
 80018cc:	1bc0      	subs	r0, r0, r7
 80018ce:	42b0      	cmp	r0, r6
 80018d0:	d803      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018d2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018d4:	079b      	lsls	r3, r3, #30
 80018d6:	d5f7      	bpl.n	80018c8 <HAL_RCC_OscConfig+0x2fc>
 80018d8:	e725      	b.n	8001726 <HAL_RCC_OscConfig+0x15a>
            return HAL_TIMEOUT;
 80018da:	2003      	movs	r0, #3
}
 80018dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018de:	4ba3      	ldr	r3, [pc, #652]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 80018e0:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80018e2:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018f0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018f2:	f7ff fb97 	bl	8001024 <HAL_GetTick>
 80018f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80018f8:	e004      	b.n	8001904 <HAL_RCC_OscConfig+0x338>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018fa:	f7ff fb93 	bl	8001024 <HAL_GetTick>
 80018fe:	1b80      	subs	r0, r0, r6
 8001900:	2864      	cmp	r0, #100	; 0x64
 8001902:	d8ea      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001904:	682b      	ldr	r3, [r5, #0]
 8001906:	0398      	lsls	r0, r3, #14
 8001908:	d4f7      	bmi.n	80018fa <HAL_RCC_OscConfig+0x32e>
 800190a:	e69a      	b.n	8001642 <HAL_RCC_OscConfig+0x76>
    return HAL_ERROR;
 800190c:	2001      	movs	r0, #1
}
 800190e:	4770      	bx	lr
      __HAL_RCC_LSI_DISABLE();
 8001910:	4b96      	ldr	r3, [pc, #600]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 8001912:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001914:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8001916:	f022 0201 	bic.w	r2, r2, #1
 800191a:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800191c:	f7ff fb82 	bl	8001024 <HAL_GetTick>
 8001920:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001922:	e004      	b.n	800192e <HAL_RCC_OscConfig+0x362>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001924:	f7ff fb7e 	bl	8001024 <HAL_GetTick>
 8001928:	1b80      	subs	r0, r0, r6
 800192a:	2802      	cmp	r0, #2
 800192c:	d8d5      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800192e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001930:	0799      	lsls	r1, r3, #30
 8001932:	d4f7      	bmi.n	8001924 <HAL_RCC_OscConfig+0x358>
 8001934:	e6d9      	b.n	80016ea <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSI48_DISABLE();
 8001936:	4b8d      	ldr	r3, [pc, #564]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 8001938:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800193a:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_DISABLE();
 800193c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001940:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001942:	f7ff fb6f 	bl	8001024 <HAL_GetTick>
 8001946:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001948:	e004      	b.n	8001954 <HAL_RCC_OscConfig+0x388>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800194a:	f7ff fb6b 	bl	8001024 <HAL_GetTick>
 800194e:	1b80      	subs	r0, r0, r6
 8001950:	2802      	cmp	r0, #2
 8001952:	d8c2      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001954:	682b      	ldr	r3, [r5, #0]
 8001956:	0498      	lsls	r0, r3, #18
 8001958:	d4f7      	bmi.n	800194a <HAL_RCC_OscConfig+0x37e>
 800195a:	e6e0      	b.n	800171e <HAL_RCC_OscConfig+0x152>
        __HAL_RCC_CSI_DISABLE();
 800195c:	4b83      	ldr	r3, [pc, #524]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 800195e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001960:	461d      	mov	r5, r3
        __HAL_RCC_CSI_DISABLE();
 8001962:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001966:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001968:	f7ff fb5c 	bl	8001024 <HAL_GetTick>
 800196c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800196e:	e004      	b.n	800197a <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001970:	f7ff fb58 	bl	8001024 <HAL_GetTick>
 8001974:	1b80      	subs	r0, r0, r6
 8001976:	2802      	cmp	r0, #2
 8001978:	d8af      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800197a:	682b      	ldr	r3, [r5, #0]
 800197c:	05df      	lsls	r7, r3, #23
 800197e:	d4f7      	bmi.n	8001970 <HAL_RCC_OscConfig+0x3a4>
 8001980:	6823      	ldr	r3, [r4, #0]
 8001982:	e699      	b.n	80016b8 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8001984:	4b79      	ldr	r3, [pc, #484]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 8001986:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001988:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800198a:	f022 0201 	bic.w	r2, r2, #1
 800198e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001990:	f7ff fb48 	bl	8001024 <HAL_GetTick>
 8001994:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001996:	e004      	b.n	80019a2 <HAL_RCC_OscConfig+0x3d6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001998:	f7ff fb44 	bl	8001024 <HAL_GetTick>
 800199c:	1b80      	subs	r0, r0, r6
 800199e:	2802      	cmp	r0, #2
 80019a0:	d89b      	bhi.n	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019a2:	682b      	ldr	r3, [r5, #0]
 80019a4:	0758      	lsls	r0, r3, #29
 80019a6:	d4f7      	bmi.n	8001998 <HAL_RCC_OscConfig+0x3cc>
 80019a8:	6823      	ldr	r3, [r4, #0]
 80019aa:	e64e      	b.n	800164a <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	4a6f      	ldr	r2, [pc, #444]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 80019ae:	6921      	ldr	r1, [r4, #16]
 80019b0:	6853      	ldr	r3, [r2, #4]
 80019b2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80019b6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80019ba:	6053      	str	r3, [r2, #4]
 80019bc:	6823      	ldr	r3, [r4, #0]
 80019be:	e644      	b.n	800164a <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80019c0:	4a6a      	ldr	r2, [pc, #424]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 80019c2:	6a21      	ldr	r1, [r4, #32]
 80019c4:	68d3      	ldr	r3, [r2, #12]
 80019c6:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80019ca:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80019ce:	60d3      	str	r3, [r2, #12]
 80019d0:	6823      	ldr	r3, [r4, #0]
 80019d2:	e671      	b.n	80016b8 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	e620      	b.n	8001626 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e4:	4a61      	ldr	r2, [pc, #388]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
 80019e6:	6853      	ldr	r3, [r2, #4]
 80019e8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80019ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f0:	6053      	str	r3, [r2, #4]
 80019f2:	6823      	ldr	r3, [r4, #0]
 80019f4:	e629      	b.n	800164a <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_PLL_DISABLE();
 80019f6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019fa:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 80019fc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80019fe:	f7ff fb11 	bl	8001024 <HAL_GetTick>
 8001a02:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a04:	e005      	b.n	8001a12 <HAL_RCC_OscConfig+0x446>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a06:	f7ff fb0d 	bl	8001024 <HAL_GetTick>
 8001a0a:	1b80      	subs	r0, r0, r6
 8001a0c:	2802      	cmp	r0, #2
 8001a0e:	f63f af64 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a12:	682b      	ldr	r3, [r5, #0]
 8001a14:	0199      	lsls	r1, r3, #6
 8001a16:	d4f6      	bmi.n	8001a06 <HAL_RCC_OscConfig+0x43a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a18:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001a1a:	4b55      	ldr	r3, [pc, #340]	; (8001b70 <HAL_RCC_OscConfig+0x5a4>)
 8001a1c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001a1e:	4013      	ands	r3, r2
 8001a20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a22:	4954      	ldr	r1, [pc, #336]	; (8001b74 <HAL_RCC_OscConfig+0x5a8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a24:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a26:	4e51      	ldr	r6, [pc, #324]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a28:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001a2c:	62ab      	str	r3, [r5, #40]	; 0x28
 8001a2e:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8001a30:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8001a34:	3f01      	subs	r7, #1
 8001a36:	1e50      	subs	r0, r2, #1
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a3c:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8001a40:	025b      	lsls	r3, r3, #9
 8001a42:	0400      	lsls	r0, r0, #16
 8001a44:	3a01      	subs	r2, #1
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8001a4c:	0612      	lsls	r2, r2, #24
 8001a4e:	4303      	orrs	r3, r0
 8001a50:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001a54:	433b      	orrs	r3, r7
 8001a56:	4313      	orrs	r3, r2
 8001a58:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8001a5a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a5c:	f023 0301 	bic.w	r3, r3, #1
 8001a60:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a62:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001a64:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001a66:	4011      	ands	r1, r2
 8001a68:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8001a6c:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001a6e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a70:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001a72:	f023 030c 	bic.w	r3, r3, #12
 8001a76:	4313      	orrs	r3, r2
 8001a78:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001a7a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a7c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001a7e:	f023 0302 	bic.w	r3, r3, #2
 8001a82:	4313      	orrs	r3, r2
 8001a84:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001a86:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a8c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001a8e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a94:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001a96:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001a98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a9c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8001a9e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8001aa6:	682b      	ldr	r3, [r5, #0]
 8001aa8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aac:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001aae:	f7ff fab9 	bl	8001024 <HAL_GetTick>
 8001ab2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ab4:	e005      	b.n	8001ac2 <HAL_RCC_OscConfig+0x4f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab6:	f7ff fab5 	bl	8001024 <HAL_GetTick>
 8001aba:	1b00      	subs	r0, r0, r4
 8001abc:	2802      	cmp	r0, #2
 8001abe:	f63f af0c 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ac2:	6833      	ldr	r3, [r6, #0]
 8001ac4:	019a      	lsls	r2, r3, #6
 8001ac6:	d5f6      	bpl.n	8001ab6 <HAL_RCC_OscConfig+0x4ea>
 8001ac8:	e64b      	b.n	8001762 <HAL_RCC_OscConfig+0x196>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001aca:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001acc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001ace:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ad0:	f43f ae48 	beq.w	8001764 <HAL_RCC_OscConfig+0x198>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad4:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ad8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001ada:	428b      	cmp	r3, r1
 8001adc:	f47f aea1 	bne.w	8001822 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ae0:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	f47f ae9b 	bne.w	8001822 <HAL_RCC_OscConfig+0x256>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001aec:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001aee:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8001af2:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001af4:	429a      	cmp	r2, r3
 8001af6:	f47f ae94 	bne.w	8001822 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001afa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001afc:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8001b00:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001b02:	429a      	cmp	r2, r3
 8001b04:	f47f ae8d 	bne.w	8001822 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001b08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001b0a:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8001b0e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001b10:	429a      	cmp	r2, r3
 8001b12:	f47f ae86 	bne.w	8001822 <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001b16:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001b18:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8001b1c:	3801      	subs	r0, #1
    return HAL_ERROR;
 8001b1e:	1a28      	subs	r0, r5, r0
 8001b20:	bf18      	it	ne
 8001b22:	2001      	movne	r0, #1
 8001b24:	e61e      	b.n	8001764 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b26:	4b11      	ldr	r3, [pc, #68]	; (8001b6c <HAL_RCC_OscConfig+0x5a0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b28:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b2e:	461d      	mov	r5, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b30:	f022 0201 	bic.w	r2, r2, #1
 8001b34:	671a      	str	r2, [r3, #112]	; 0x70
 8001b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b38:	f022 0204 	bic.w	r2, r2, #4
 8001b3c:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001b3e:	f7ff fa71 	bl	8001024 <HAL_GetTick>
 8001b42:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b44:	e005      	b.n	8001b52 <HAL_RCC_OscConfig+0x586>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b46:	f7ff fa6d 	bl	8001024 <HAL_GetTick>
 8001b4a:	1b80      	subs	r0, r0, r6
 8001b4c:	42b8      	cmp	r0, r7
 8001b4e:	f63f aec4 	bhi.w	80018da <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b52:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001b54:	0798      	lsls	r0, r3, #30
 8001b56:	d4f6      	bmi.n	8001b46 <HAL_RCC_OscConfig+0x57a>
 8001b58:	e5e5      	b.n	8001726 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b5a:	68eb      	ldr	r3, [r5, #12]
 8001b5c:	6a22      	ldr	r2, [r4, #32]
 8001b5e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8001b62:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b66:	60eb      	str	r3, [r5, #12]
 8001b68:	6823      	ldr	r3, [r4, #0]
 8001b6a:	e5a5      	b.n	80016b8 <HAL_RCC_OscConfig+0xec>
 8001b6c:	58024400 	.word	0x58024400
 8001b70:	fffffc0c 	.word	0xfffffc0c
 8001b74:	ffff0007 	.word	0xffff0007
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b78:	686b      	ldr	r3, [r5, #4]
 8001b7a:	6922      	ldr	r2, [r4, #16]
 8001b7c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001b80:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b84:	606b      	str	r3, [r5, #4]
 8001b86:	6823      	ldr	r3, [r4, #0]
 8001b88:	e55f      	b.n	800164a <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b8a:	4a0b      	ldr	r2, [pc, #44]	; (8001bb8 <HAL_RCC_OscConfig+0x5ec>)
 8001b8c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	6713      	str	r3, [r2, #112]	; 0x70
 8001b94:	e691      	b.n	80018ba <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b96:	4a08      	ldr	r2, [pc, #32]	; (8001bb8 <HAL_RCC_OscConfig+0x5ec>)
 8001b98:	6853      	ldr	r3, [r2, #4]
 8001b9a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001b9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001ba2:	6053      	str	r3, [r2, #4]
 8001ba4:	6823      	ldr	r3, [r4, #0]
 8001ba6:	e587      	b.n	80016b8 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ba8:	f042 0204 	orr.w	r2, r2, #4
 8001bac:	671a      	str	r2, [r3, #112]	; 0x70
 8001bae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001bb0:	f042 0201 	orr.w	r2, r2, #1
 8001bb4:	671a      	str	r2, [r3, #112]	; 0x70
 8001bb6:	e680      	b.n	80018ba <HAL_RCC_OscConfig+0x2ee>
 8001bb8:	58024400 	.word	0x58024400

08001bbc <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bbc:	4a3e      	ldr	r2, [pc, #248]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001bbe:	6913      	ldr	r3, [r2, #16]
 8001bc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bc4:	2b10      	cmp	r3, #16
 8001bc6:	d04f      	beq.n	8001c68 <HAL_RCC_GetSysClockFreq+0xac>
 8001bc8:	2b18      	cmp	r3, #24
 8001bca:	d00b      	beq.n	8001be4 <HAL_RCC_GetSysClockFreq+0x28>
 8001bcc:	b10b      	cbz	r3, 8001bd2 <HAL_RCC_GetSysClockFreq+0x16>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001bce:	483b      	ldr	r0, [pc, #236]	; (8001cbc <HAL_RCC_GetSysClockFreq+0x100>)
 8001bd0:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001bd2:	6813      	ldr	r3, [r2, #0]
 8001bd4:	0699      	lsls	r1, r3, #26
 8001bd6:	d549      	bpl.n	8001c6c <HAL_RCC_GetSysClockFreq+0xb0>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001bd8:	6813      	ldr	r3, [r2, #0]
 8001bda:	4839      	ldr	r0, [pc, #228]	; (8001cc0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bdc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001be0:	40d8      	lsrs	r0, r3
 8001be2:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001be4:	6a91      	ldr	r1, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001be6:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001be8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001bea:	f3c0 1005 	ubfx	r0, r0, #4, #6
{
 8001bee:	b410      	push	{r4}
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001bf0:	6b54      	ldr	r4, [r2, #52]	; 0x34

    if (pllm != 0U)
 8001bf2:	b3b0      	cbz	r0, 8001c62 <HAL_RCC_GetSysClockFreq+0xa6>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001bf4:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001bf8:	f003 0301 	and.w	r3, r3, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001bfc:	f001 0103 	and.w	r1, r1, #3
 8001c00:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001c04:	fb03 f304 	mul.w	r3, r3, r4
    {
      switch (pllsource)
 8001c08:	2901      	cmp	r1, #1
 8001c0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001c0e:	ee07 3a10 	vmov	s14, r3
 8001c12:	eeba 7ae9 	vcvt.f32.s32	s14, s14, #13
      switch (pllsource)
 8001c16:	d002      	beq.n	8001c1e <HAL_RCC_GetSysClockFreq+0x62>
 8001c18:	d32d      	bcc.n	8001c76 <HAL_RCC_GetSysClockFreq+0xba>
 8001c1a:	2902      	cmp	r1, #2
 8001c1c:	d028      	beq.n	8001c70 <HAL_RCC_GetSysClockFreq+0xb4>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001c1e:	eddf 5a29 	vldr	s11, [pc, #164]	; 8001cc4 <HAL_RCC_GetSysClockFreq+0x108>
 8001c22:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8001c26:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c2c:	ee07 3a90 	vmov	s15, r3
 8001c30:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001c34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001c3c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8001c40:	ee27 7a26 	vmul.f32	s14, s14, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001c44:	4b1c      	ldr	r3, [pc, #112]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c48:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001c4c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001c4e:	ee07 3a90 	vmov	s15, r3
 8001c52:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5e:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8001c62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c66:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8001c68:	4817      	ldr	r0, [pc, #92]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c6a:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001c6c:	4814      	ldr	r0, [pc, #80]	; (8001cc0 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8001c6e:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001c70:	eddf 5a16 	vldr	s11, [pc, #88]	; 8001ccc <HAL_RCC_GetSysClockFreq+0x110>
 8001c74:	e7d5      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x66>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001c76:	6813      	ldr	r3, [r2, #0]
 8001c78:	069b      	lsls	r3, r3, #26
 8001c7a:	d51a      	bpl.n	8001cb2 <HAL_RCC_GetSysClockFreq+0xf6>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001c7c:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001c7e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001c82:	490f      	ldr	r1, [pc, #60]	; (8001cc0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c84:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001c88:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001c8a:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c90:	ee06 1a90 	vmov	s13, r1
 8001c94:	eef8 5ae6 	vcvt.f32.s32	s11, s13
 8001c98:	ee06 3a90 	vmov	s13, r3
 8001c9c:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 8001ca0:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8001ca4:	ee36 7a07 	vadd.f32	s14, s12, s14
 8001ca8:	ee37 7a05 	vadd.f32	s14, s14, s10
 8001cac:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001cb0:	e7c8      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001cb2:	eddf 5a07 	vldr	s11, [pc, #28]	; 8001cd0 <HAL_RCC_GetSysClockFreq+0x114>
 8001cb6:	e7b4      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x66>
 8001cb8:	58024400 	.word	0x58024400
 8001cbc:	003d0900 	.word	0x003d0900
 8001cc0:	03d09000 	.word	0x03d09000
 8001cc4:	4a742400 	.word	0x4a742400
 8001cc8:	02625a00 	.word	0x02625a00
 8001ccc:	4c189680 	.word	0x4c189680
 8001cd0:	4c742400 	.word	0x4c742400

08001cd4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001cd4:	b178      	cbz	r0, 8001cf6 <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd6:	4a8e      	ldr	r2, [pc, #568]	; (8001f10 <HAL_RCC_ClockConfig+0x23c>)
 8001cd8:	6813      	ldr	r3, [r2, #0]
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	428b      	cmp	r3, r1
 8001ce0:	d20b      	bcs.n	8001cfa <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce2:	6813      	ldr	r3, [r2, #0]
 8001ce4:	f023 030f 	bic.w	r3, r3, #15
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cec:	6813      	ldr	r3, [r2, #0]
 8001cee:	f003 030f 	and.w	r3, r3, #15
 8001cf2:	428b      	cmp	r3, r1
 8001cf4:	d001      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8001cf6:	2001      	movs	r0, #1
}
 8001cf8:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001cfa:	6803      	ldr	r3, [r0, #0]
{
 8001cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001d00:	075d      	lsls	r5, r3, #29
 8001d02:	d50b      	bpl.n	8001d1c <HAL_RCC_ClockConfig+0x48>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001d04:	4c83      	ldr	r4, [pc, #524]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001d06:	6905      	ldr	r5, [r0, #16]
 8001d08:	69a2      	ldr	r2, [r4, #24]
 8001d0a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8001d0e:	4295      	cmp	r5, r2
 8001d10:	d904      	bls.n	8001d1c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d12:	69a2      	ldr	r2, [r4, #24]
 8001d14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d18:	432a      	orrs	r2, r5
 8001d1a:	61a2      	str	r2, [r4, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d1c:	071c      	lsls	r4, r3, #28
 8001d1e:	d50b      	bpl.n	8001d38 <HAL_RCC_ClockConfig+0x64>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001d20:	4c7c      	ldr	r4, [pc, #496]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001d22:	6945      	ldr	r5, [r0, #20]
 8001d24:	69e2      	ldr	r2, [r4, #28]
 8001d26:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8001d2a:	4295      	cmp	r5, r2
 8001d2c:	d904      	bls.n	8001d38 <HAL_RCC_ClockConfig+0x64>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001d2e:	69e2      	ldr	r2, [r4, #28]
 8001d30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d34:	432a      	orrs	r2, r5
 8001d36:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d38:	06da      	lsls	r2, r3, #27
 8001d3a:	d50b      	bpl.n	8001d54 <HAL_RCC_ClockConfig+0x80>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001d3c:	4c75      	ldr	r4, [pc, #468]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001d3e:	6985      	ldr	r5, [r0, #24]
 8001d40:	69e2      	ldr	r2, [r4, #28]
 8001d42:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001d46:	4295      	cmp	r5, r2
 8001d48:	d904      	bls.n	8001d54 <HAL_RCC_ClockConfig+0x80>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001d4a:	69e2      	ldr	r2, [r4, #28]
 8001d4c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001d50:	432a      	orrs	r2, r5
 8001d52:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001d54:	069f      	lsls	r7, r3, #26
 8001d56:	d50b      	bpl.n	8001d70 <HAL_RCC_ClockConfig+0x9c>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001d58:	4c6e      	ldr	r4, [pc, #440]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001d5a:	69c5      	ldr	r5, [r0, #28]
 8001d5c:	6a22      	ldr	r2, [r4, #32]
 8001d5e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8001d62:	4295      	cmp	r5, r2
 8001d64:	d904      	bls.n	8001d70 <HAL_RCC_ClockConfig+0x9c>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001d66:	6a22      	ldr	r2, [r4, #32]
 8001d68:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d6c:	432a      	orrs	r2, r5
 8001d6e:	6222      	str	r2, [r4, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d70:	079e      	lsls	r6, r3, #30
 8001d72:	4604      	mov	r4, r0
 8001d74:	460d      	mov	r5, r1
 8001d76:	f003 0201 	and.w	r2, r3, #1
 8001d7a:	d55d      	bpl.n	8001e38 <HAL_RCC_ClockConfig+0x164>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001d7c:	4e65      	ldr	r6, [pc, #404]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001d7e:	68c0      	ldr	r0, [r0, #12]
 8001d80:	69b1      	ldr	r1, [r6, #24]
 8001d82:	f001 010f 	and.w	r1, r1, #15
 8001d86:	4288      	cmp	r0, r1
 8001d88:	d904      	bls.n	8001d94 <HAL_RCC_ClockConfig+0xc0>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d8a:	69b1      	ldr	r1, [r6, #24]
 8001d8c:	f021 010f 	bic.w	r1, r1, #15
 8001d90:	4301      	orrs	r1, r0
 8001d92:	61b1      	str	r1, [r6, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d94:	2a00      	cmp	r2, #0
 8001d96:	d031      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x128>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001d98:	4a5e      	ldr	r2, [pc, #376]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001d9a:	68a1      	ldr	r1, [r4, #8]
 8001d9c:	6993      	ldr	r3, [r2, #24]
 8001d9e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001da2:	430b      	orrs	r3, r1
 8001da4:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da6:	6863      	ldr	r3, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001da8:	6812      	ldr	r2, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	f000 80a2 	beq.w	8001ef4 <HAL_RCC_ClockConfig+0x220>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	f000 80a5 	beq.w	8001f00 <HAL_RCC_ClockConfig+0x22c>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	f000 80a6 	beq.w	8001f08 <HAL_RCC_ClockConfig+0x234>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dbc:	0757      	lsls	r7, r2, #29
 8001dbe:	d538      	bpl.n	8001e32 <HAL_RCC_ClockConfig+0x15e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dc0:	4954      	ldr	r1, [pc, #336]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc2:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dc6:	690a      	ldr	r2, [r1, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc8:	460e      	mov	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dca:	f022 0207 	bic.w	r2, r2, #7
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 8001dd2:	f7ff f927 	bl	8001024 <HAL_GetTick>
 8001dd6:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd8:	e005      	b.n	8001de6 <HAL_RCC_ClockConfig+0x112>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dda:	f7ff f923 	bl	8001024 <HAL_GetTick>
 8001dde:	1bc0      	subs	r0, r0, r7
 8001de0:	4540      	cmp	r0, r8
 8001de2:	f200 808b 	bhi.w	8001efc <HAL_RCC_ClockConfig+0x228>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de6:	6933      	ldr	r3, [r6, #16]
 8001de8:	6862      	ldr	r2, [r4, #4]
 8001dea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001dee:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8001df2:	d1f2      	bne.n	8001dda <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df4:	6823      	ldr	r3, [r4, #0]
 8001df6:	079e      	lsls	r6, r3, #30
 8001df8:	d50b      	bpl.n	8001e12 <HAL_RCC_ClockConfig+0x13e>
 8001dfa:	68e0      	ldr	r0, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001dfc:	4945      	ldr	r1, [pc, #276]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001dfe:	698a      	ldr	r2, [r1, #24]
 8001e00:	f002 020f 	and.w	r2, r2, #15
 8001e04:	4282      	cmp	r2, r0
 8001e06:	d904      	bls.n	8001e12 <HAL_RCC_ClockConfig+0x13e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e08:	698a      	ldr	r2, [r1, #24]
 8001e0a:	f022 020f 	bic.w	r2, r2, #15
 8001e0e:	4310      	orrs	r0, r2
 8001e10:	6188      	str	r0, [r1, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e12:	493f      	ldr	r1, [pc, #252]	; (8001f10 <HAL_RCC_ClockConfig+0x23c>)
 8001e14:	680a      	ldr	r2, [r1, #0]
 8001e16:	f002 020f 	and.w	r2, r2, #15
 8001e1a:	42aa      	cmp	r2, r5
 8001e1c:	d914      	bls.n	8001e48 <HAL_RCC_ClockConfig+0x174>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e1e:	680a      	ldr	r2, [r1, #0]
 8001e20:	f022 020f 	bic.w	r2, r2, #15
 8001e24:	432a      	orrs	r2, r5
 8001e26:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e28:	680a      	ldr	r2, [r1, #0]
 8001e2a:	f002 020f 	and.w	r2, r2, #15
 8001e2e:	42aa      	cmp	r2, r5
 8001e30:	d00a      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x174>
    return HAL_ERROR;
 8001e32:	2001      	movs	r0, #1
}
 8001e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e38:	2a00      	cmp	r2, #0
 8001e3a:	d1ad      	bne.n	8001d98 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e3c:	4934      	ldr	r1, [pc, #208]	; (8001f10 <HAL_RCC_ClockConfig+0x23c>)
 8001e3e:	680a      	ldr	r2, [r1, #0]
 8001e40:	f002 020f 	and.w	r2, r2, #15
 8001e44:	42aa      	cmp	r2, r5
 8001e46:	d8ea      	bhi.n	8001e1e <HAL_RCC_ClockConfig+0x14a>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e48:	0758      	lsls	r0, r3, #29
 8001e4a:	d50b      	bpl.n	8001e64 <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e4c:	4931      	ldr	r1, [pc, #196]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001e4e:	6920      	ldr	r0, [r4, #16]
 8001e50:	698a      	ldr	r2, [r1, #24]
 8001e52:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8001e56:	4290      	cmp	r0, r2
 8001e58:	d204      	bcs.n	8001e64 <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e5a:	698a      	ldr	r2, [r1, #24]
 8001e5c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001e60:	4302      	orrs	r2, r0
 8001e62:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e64:	0719      	lsls	r1, r3, #28
 8001e66:	d50b      	bpl.n	8001e80 <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001e68:	492a      	ldr	r1, [pc, #168]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001e6a:	6960      	ldr	r0, [r4, #20]
 8001e6c:	69ca      	ldr	r2, [r1, #28]
 8001e6e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8001e72:	4290      	cmp	r0, r2
 8001e74:	d204      	bcs.n	8001e80 <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001e76:	69ca      	ldr	r2, [r1, #28]
 8001e78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001e7c:	4302      	orrs	r2, r0
 8001e7e:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e80:	06da      	lsls	r2, r3, #27
 8001e82:	d50b      	bpl.n	8001e9c <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001e84:	4923      	ldr	r1, [pc, #140]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001e86:	69a0      	ldr	r0, [r4, #24]
 8001e88:	69ca      	ldr	r2, [r1, #28]
 8001e8a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001e8e:	4290      	cmp	r0, r2
 8001e90:	d204      	bcs.n	8001e9c <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001e92:	69ca      	ldr	r2, [r1, #28]
 8001e94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001e98:	4302      	orrs	r2, r0
 8001e9a:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001e9c:	069b      	lsls	r3, r3, #26
 8001e9e:	d50b      	bpl.n	8001eb8 <HAL_RCC_ClockConfig+0x1e4>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001ea0:	4a1c      	ldr	r2, [pc, #112]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001ea2:	69e1      	ldr	r1, [r4, #28]
 8001ea4:	6a13      	ldr	r3, [r2, #32]
 8001ea6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001eaa:	4299      	cmp	r1, r3
 8001eac:	d204      	bcs.n	8001eb8 <HAL_RCC_ClockConfig+0x1e4>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001eae:	6a13      	ldr	r3, [r2, #32]
 8001eb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001eb8:	f7ff fe80 	bl	8001bbc <HAL_RCC_GetSysClockFreq>
 8001ebc:	4a15      	ldr	r2, [pc, #84]	; (8001f14 <HAL_RCC_ClockConfig+0x240>)
 8001ebe:	4916      	ldr	r1, [pc, #88]	; (8001f18 <HAL_RCC_ClockConfig+0x244>)
 8001ec0:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ec2:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ec4:	f3c3 2303 	ubfx	r3, r3, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8001ec8:	4d14      	ldr	r5, [pc, #80]	; (8001f1c <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001eca:	f002 020f 	and.w	r2, r2, #15
 8001ece:	4c14      	ldr	r4, [pc, #80]	; (8001f20 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ed0:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ed2:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ed4:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8001ed8:	4912      	ldr	r1, [pc, #72]	; (8001f24 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001eda:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ede:	fa20 f303 	lsr.w	r3, r0, r3
  halstatus = HAL_InitTick (uwTickPrio);
 8001ee2:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ee4:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 8001ee8:	600b      	str	r3, [r1, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001eea:	6022      	str	r2, [r4, #0]
}
 8001eec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8001ef0:	f7ff b834 	b.w	8000f5c <HAL_InitTick>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ef4:	0390      	lsls	r0, r2, #14
 8001ef6:	f53f af63 	bmi.w	8001dc0 <HAL_RCC_ClockConfig+0xec>
 8001efa:	e79a      	b.n	8001e32 <HAL_RCC_ClockConfig+0x15e>
            return HAL_TIMEOUT;
 8001efc:	2003      	movs	r0, #3
 8001efe:	e799      	b.n	8001e34 <HAL_RCC_ClockConfig+0x160>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f00:	0191      	lsls	r1, r2, #6
 8001f02:	f53f af5d 	bmi.w	8001dc0 <HAL_RCC_ClockConfig+0xec>
 8001f06:	e794      	b.n	8001e32 <HAL_RCC_ClockConfig+0x15e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001f08:	05d2      	lsls	r2, r2, #23
 8001f0a:	f53f af59 	bmi.w	8001dc0 <HAL_RCC_ClockConfig+0xec>
 8001f0e:	e790      	b.n	8001e32 <HAL_RCC_ClockConfig+0x15e>
 8001f10:	52002000 	.word	0x52002000
 8001f14:	58024400 	.word	0x58024400
 8001f18:	08006790 	.word	0x08006790
 8001f1c:	2000000c 	.word	0x2000000c
 8001f20:	20000004 	.word	0x20000004
 8001f24:	20000000 	.word	0x20000000

08001f28 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f28:	4a49      	ldr	r2, [pc, #292]	; (8002050 <HAL_RCC_GetHCLKFreq+0x128>)
 8001f2a:	6913      	ldr	r3, [r2, #16]
 8001f2c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f30:	2b10      	cmp	r3, #16
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f32:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f34:	d064      	beq.n	8002000 <HAL_RCC_GetHCLKFreq+0xd8>
 8001f36:	2b18      	cmp	r3, #24
 8001f38:	d022      	beq.n	8001f80 <HAL_RCC_GetHCLKFreq+0x58>
 8001f3a:	b1bb      	cbz	r3, 8001f6c <HAL_RCC_GetHCLKFreq+0x44>
    sysclockfreq = CSI_VALUE;
 8001f3c:	4b45      	ldr	r3, [pc, #276]	; (8002054 <HAL_RCC_GetHCLKFreq+0x12c>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f3e:	4944      	ldr	r1, [pc, #272]	; (8002050 <HAL_RCC_GetHCLKFreq+0x128>)
 8001f40:	4845      	ldr	r0, [pc, #276]	; (8002058 <HAL_RCC_GetHCLKFreq+0x130>)
 8001f42:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f44:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f46:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f4a:	4c44      	ldr	r4, [pc, #272]	; (800205c <HAL_RCC_GetHCLKFreq+0x134>)
 8001f4c:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f50:	4d43      	ldr	r5, [pc, #268]	; (8002060 <HAL_RCC_GetHCLKFreq+0x138>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f52:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f54:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f56:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f5a:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f5e:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f60:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8001f64:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f66:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8001f68:	bc30      	pop	{r4, r5}
 8001f6a:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f6c:	6813      	ldr	r3, [r2, #0]
 8001f6e:	0699      	lsls	r1, r3, #26
 8001f70:	d548      	bpl.n	8002004 <HAL_RCC_GetHCLKFreq+0xdc>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001f72:	6813      	ldr	r3, [r2, #0]
 8001f74:	4a3b      	ldr	r2, [pc, #236]	; (8002064 <HAL_RCC_GetHCLKFreq+0x13c>)
 8001f76:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7e:	e7de      	b.n	8001f3e <HAL_RCC_GetHCLKFreq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001f80:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001f82:	6a93      	ldr	r3, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001f84:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001f86:	f3c3 1305 	ubfx	r3, r3, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001f8a:	6b54      	ldr	r4, [r2, #52]	; 0x34
    if (pllm != 0U)
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d0d6      	beq.n	8001f3e <HAL_RCC_GetHCLKFreq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001f90:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001f94:	f001 0101 	and.w	r1, r1, #1
 8001f98:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001f9c:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001fa0:	fb01 f304 	mul.w	r3, r1, r4
 8001fa4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 8001fa8:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001faa:	ee07 3a90 	vmov	s15, r3
 8001fae:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8001fb2:	d002      	beq.n	8001fba <HAL_RCC_GetHCLKFreq+0x92>
 8001fb4:	d32b      	bcc.n	800200e <HAL_RCC_GetHCLKFreq+0xe6>
 8001fb6:	2802      	cmp	r0, #2
 8001fb8:	d026      	beq.n	8002008 <HAL_RCC_GetHCLKFreq+0xe0>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001fba:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002068 <HAL_RCC_GetHCLKFreq+0x140>
 8001fbe:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8001fc2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fc8:	ee07 3a10 	vmov	s14, r3
 8001fcc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8001fd0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001fdc:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <HAL_RCC_GetHCLKFreq+0x128>)
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001fe8:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001fea:	ee07 3a10 	vmov	s14, r3
 8001fee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ff2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001ff6:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8001ffa:	ee17 3a90 	vmov	r3, s15
 8001ffe:	e79e      	b.n	8001f3e <HAL_RCC_GetHCLKFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8002000:	4b1a      	ldr	r3, [pc, #104]	; (800206c <HAL_RCC_GetHCLKFreq+0x144>)
 8002002:	e79c      	b.n	8001f3e <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002004:	4b17      	ldr	r3, [pc, #92]	; (8002064 <HAL_RCC_GetHCLKFreq+0x13c>)
 8002006:	e79a      	b.n	8001f3e <HAL_RCC_GetHCLKFreq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002008:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002070 <HAL_RCC_GetHCLKFreq+0x148>
 800200c:	e7d7      	b.n	8001fbe <HAL_RCC_GetHCLKFreq+0x96>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800200e:	6813      	ldr	r3, [r2, #0]
 8002010:	069b      	lsls	r3, r3, #26
 8002012:	d51a      	bpl.n	800204a <HAL_RCC_GetHCLKFreq+0x122>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002014:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002016:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800201a:	4912      	ldr	r1, [pc, #72]	; (8002064 <HAL_RCC_GetHCLKFreq+0x13c>)
 800201c:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002020:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002022:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002028:	ee07 1a10 	vmov	s14, r1
 800202c:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8002030:	ee07 3a10 	vmov	s14, r3
 8002034:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8002038:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 800203c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002040:	ee77 7a85 	vadd.f32	s15, s15, s10
 8002044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002048:	e7ca      	b.n	8001fe0 <HAL_RCC_GetHCLKFreq+0xb8>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800204a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002074 <HAL_RCC_GetHCLKFreq+0x14c>
 800204e:	e7b6      	b.n	8001fbe <HAL_RCC_GetHCLKFreq+0x96>
 8002050:	58024400 	.word	0x58024400
 8002054:	003d0900 	.word	0x003d0900
 8002058:	08006790 	.word	0x08006790
 800205c:	20000004 	.word	0x20000004
 8002060:	20000000 	.word	0x20000000
 8002064:	03d09000 	.word	0x03d09000
 8002068:	4a742400 	.word	0x4a742400
 800206c:	02625a00 	.word	0x02625a00
 8002070:	4c189680 	.word	0x4c189680
 8002074:	4c742400 	.word	0x4c742400

08002078 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002078:	494d      	ldr	r1, [pc, #308]	; (80021b0 <HAL_RCC_GetPCLK1Freq+0x138>)
 800207a:	690b      	ldr	r3, [r1, #16]
 800207c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002080:	2b10      	cmp	r3, #16
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002082:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002084:	d06b      	beq.n	800215e <HAL_RCC_GetPCLK1Freq+0xe6>
 8002086:	2b18      	cmp	r3, #24
 8002088:	d029      	beq.n	80020de <HAL_RCC_GetPCLK1Freq+0x66>
 800208a:	b1fb      	cbz	r3, 80020cc <HAL_RCC_GetPCLK1Freq+0x54>
    sysclockfreq = CSI_VALUE;
 800208c:	4a49      	ldr	r2, [pc, #292]	; (80021b4 <HAL_RCC_GetPCLK1Freq+0x13c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800208e:	4848      	ldr	r0, [pc, #288]	; (80021b0 <HAL_RCC_GetPCLK1Freq+0x138>)
 8002090:	4949      	ldr	r1, [pc, #292]	; (80021b8 <HAL_RCC_GetPCLK1Freq+0x140>)
 8002092:	6984      	ldr	r4, [r0, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002094:	6983      	ldr	r3, [r0, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002096:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 800209a:	4d48      	ldr	r5, [pc, #288]	; (80021bc <HAL_RCC_GetPCLK1Freq+0x144>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800209c:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80020a0:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80020a4:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020a8:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80020ac:	40e2      	lsrs	r2, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020ae:	4c44      	ldr	r4, [pc, #272]	; (80021c0 <HAL_RCC_GetPCLK1Freq+0x148>)
 80020b0:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80020b4:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020b6:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80020b8:	69c2      	ldr	r2, [r0, #28]
 80020ba:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80020be:	5c88      	ldrb	r0, [r1, r2]
 80020c0:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80020c4:	bc30      	pop	{r4, r5}
 80020c6:	fa23 f000 	lsr.w	r0, r3, r0
 80020ca:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80020cc:	680b      	ldr	r3, [r1, #0]
 80020ce:	069a      	lsls	r2, r3, #26
 80020d0:	d547      	bpl.n	8002162 <HAL_RCC_GetPCLK1Freq+0xea>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80020d2:	680b      	ldr	r3, [r1, #0]
 80020d4:	4a3b      	ldr	r2, [pc, #236]	; (80021c4 <HAL_RCC_GetPCLK1Freq+0x14c>)
 80020d6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80020da:	40da      	lsrs	r2, r3
 80020dc:	e7d7      	b.n	800208e <HAL_RCC_GetPCLK1Freq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80020de:	6a88      	ldr	r0, [r1, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80020e0:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80020e2:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80020e4:	f3c2 1205 	ubfx	r2, r2, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80020e8:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    if (pllm != 0U)
 80020ea:	2a00      	cmp	r2, #0
 80020ec:	d0cf      	beq.n	800208e <HAL_RCC_GetPCLK1Freq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80020ee:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80020fa:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80020fe:	fb03 f304 	mul.w	r3, r3, r4
 8002102:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 8002106:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002108:	ee07 3a90 	vmov	s15, r3
 800210c:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8002110:	d002      	beq.n	8002118 <HAL_RCC_GetPCLK1Freq+0xa0>
 8002112:	d32b      	bcc.n	800216c <HAL_RCC_GetPCLK1Freq+0xf4>
 8002114:	2802      	cmp	r0, #2
 8002116:	d026      	beq.n	8002166 <HAL_RCC_GetPCLK1Freq+0xee>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002118:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80021c8 <HAL_RCC_GetPCLK1Freq+0x150>
 800211c:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8002120:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002126:	ee07 3a10 	vmov	s14, r3
 800212a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800212e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002132:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002136:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800213a:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800213e:	4b1c      	ldr	r3, [pc, #112]	; (80021b0 <HAL_RCC_GetPCLK1Freq+0x138>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002146:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002148:	ee07 3a10 	vmov	s14, r3
 800214c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002150:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002154:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8002158:	ee17 2a90 	vmov	r2, s15
 800215c:	e797      	b.n	800208e <HAL_RCC_GetPCLK1Freq+0x16>
    sysclockfreq = HSE_VALUE;
 800215e:	4a1b      	ldr	r2, [pc, #108]	; (80021cc <HAL_RCC_GetPCLK1Freq+0x154>)
 8002160:	e795      	b.n	800208e <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002162:	4a18      	ldr	r2, [pc, #96]	; (80021c4 <HAL_RCC_GetPCLK1Freq+0x14c>)
 8002164:	e793      	b.n	800208e <HAL_RCC_GetPCLK1Freq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002166:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80021d0 <HAL_RCC_GetPCLK1Freq+0x158>
 800216a:	e7d7      	b.n	800211c <HAL_RCC_GetPCLK1Freq+0xa4>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800216c:	680b      	ldr	r3, [r1, #0]
 800216e:	069b      	lsls	r3, r3, #26
 8002170:	d51a      	bpl.n	80021a8 <HAL_RCC_GetPCLK1Freq+0x130>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002172:	6808      	ldr	r0, [r1, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002174:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002178:	4a12      	ldr	r2, [pc, #72]	; (80021c4 <HAL_RCC_GetPCLK1Freq+0x14c>)
 800217a:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800217e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002180:	40c2      	lsrs	r2, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002186:	ee07 2a10 	vmov	s14, r2
 800218a:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 800218e:	ee07 3a10 	vmov	s14, r3
 8002192:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8002196:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 800219a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800219e:	ee77 7a85 	vadd.f32	s15, s15, s10
 80021a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a6:	e7ca      	b.n	800213e <HAL_RCC_GetPCLK1Freq+0xc6>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80021a8:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80021d4 <HAL_RCC_GetPCLK1Freq+0x15c>
 80021ac:	e7b6      	b.n	800211c <HAL_RCC_GetPCLK1Freq+0xa4>
 80021ae:	bf00      	nop
 80021b0:	58024400 	.word	0x58024400
 80021b4:	003d0900 	.word	0x003d0900
 80021b8:	08006790 	.word	0x08006790
 80021bc:	20000000 	.word	0x20000000
 80021c0:	20000004 	.word	0x20000004
 80021c4:	03d09000 	.word	0x03d09000
 80021c8:	4a742400 	.word	0x4a742400
 80021cc:	02625a00 	.word	0x02625a00
 80021d0:	4c189680 	.word	0x4c189680
 80021d4:	4c742400 	.word	0x4c742400

080021d8 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021d8:	494d      	ldr	r1, [pc, #308]	; (8002310 <HAL_RCC_GetPCLK2Freq+0x138>)
 80021da:	690b      	ldr	r3, [r1, #16]
 80021dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021e0:	2b10      	cmp	r3, #16
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021e2:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021e4:	d06b      	beq.n	80022be <HAL_RCC_GetPCLK2Freq+0xe6>
 80021e6:	2b18      	cmp	r3, #24
 80021e8:	d029      	beq.n	800223e <HAL_RCC_GetPCLK2Freq+0x66>
 80021ea:	b1fb      	cbz	r3, 800222c <HAL_RCC_GetPCLK2Freq+0x54>
    sysclockfreq = CSI_VALUE;
 80021ec:	4a49      	ldr	r2, [pc, #292]	; (8002314 <HAL_RCC_GetPCLK2Freq+0x13c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80021ee:	4848      	ldr	r0, [pc, #288]	; (8002310 <HAL_RCC_GetPCLK2Freq+0x138>)
 80021f0:	4949      	ldr	r1, [pc, #292]	; (8002318 <HAL_RCC_GetPCLK2Freq+0x140>)
 80021f2:	6984      	ldr	r4, [r0, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80021f4:	6983      	ldr	r3, [r0, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80021f6:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 80021fa:	4d48      	ldr	r5, [pc, #288]	; (800231c <HAL_RCC_GetPCLK2Freq+0x144>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80021fc:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002200:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002202:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002204:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002208:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800220c:	40e2      	lsrs	r2, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800220e:	4c44      	ldr	r4, [pc, #272]	; (8002320 <HAL_RCC_GetPCLK2Freq+0x148>)
 8002210:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8002214:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002216:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002218:	69c2      	ldr	r2, [r0, #28]
 800221a:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800221e:	5c88      	ldrb	r0, [r1, r2]
 8002220:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002224:	bc30      	pop	{r4, r5}
 8002226:	fa23 f000 	lsr.w	r0, r3, r0
 800222a:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800222c:	680b      	ldr	r3, [r1, #0]
 800222e:	069a      	lsls	r2, r3, #26
 8002230:	d547      	bpl.n	80022c2 <HAL_RCC_GetPCLK2Freq+0xea>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002232:	680b      	ldr	r3, [r1, #0]
 8002234:	4a3b      	ldr	r2, [pc, #236]	; (8002324 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8002236:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800223a:	40da      	lsrs	r2, r3
 800223c:	e7d7      	b.n	80021ee <HAL_RCC_GetPCLK2Freq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800223e:	6a88      	ldr	r0, [r1, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002240:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002242:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002244:	f3c2 1205 	ubfx	r2, r2, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002248:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    if (pllm != 0U)
 800224a:	2a00      	cmp	r2, #0
 800224c:	d0cf      	beq.n	80021ee <HAL_RCC_GetPCLK2Freq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800224e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800225a:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800225e:	fb03 f304 	mul.w	r3, r3, r4
 8002262:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 8002266:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002268:	ee07 3a90 	vmov	s15, r3
 800226c:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8002270:	d002      	beq.n	8002278 <HAL_RCC_GetPCLK2Freq+0xa0>
 8002272:	d32b      	bcc.n	80022cc <HAL_RCC_GetPCLK2Freq+0xf4>
 8002274:	2802      	cmp	r0, #2
 8002276:	d026      	beq.n	80022c6 <HAL_RCC_GetPCLK2Freq+0xee>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002278:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002328 <HAL_RCC_GetPCLK2Freq+0x150>
 800227c:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8002280:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002286:	ee07 3a10 	vmov	s14, r3
 800228a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800228e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002292:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002296:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800229a:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800229e:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <HAL_RCC_GetPCLK2Freq+0x138>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80022a6:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80022a8:	ee07 3a10 	vmov	s14, r3
 80022ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80022b0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80022b4:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80022b8:	ee17 2a90 	vmov	r2, s15
 80022bc:	e797      	b.n	80021ee <HAL_RCC_GetPCLK2Freq+0x16>
    sysclockfreq = HSE_VALUE;
 80022be:	4a1b      	ldr	r2, [pc, #108]	; (800232c <HAL_RCC_GetPCLK2Freq+0x154>)
 80022c0:	e795      	b.n	80021ee <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80022c2:	4a18      	ldr	r2, [pc, #96]	; (8002324 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80022c4:	e793      	b.n	80021ee <HAL_RCC_GetPCLK2Freq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80022c6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002330 <HAL_RCC_GetPCLK2Freq+0x158>
 80022ca:	e7d7      	b.n	800227c <HAL_RCC_GetPCLK2Freq+0xa4>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022cc:	680b      	ldr	r3, [r1, #0]
 80022ce:	069b      	lsls	r3, r3, #26
 80022d0:	d51a      	bpl.n	8002308 <HAL_RCC_GetPCLK2Freq+0x130>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80022d2:	6808      	ldr	r0, [r1, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80022d4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80022d8:	4a12      	ldr	r2, [pc, #72]	; (8002324 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80022da:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80022de:	6b0b      	ldr	r3, [r1, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80022e0:	40c2      	lsrs	r2, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80022e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022e6:	ee07 2a10 	vmov	s14, r2
 80022ea:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80022ee:	ee07 3a10 	vmov	s14, r3
 80022f2:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80022f6:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80022fa:	ee76 7a27 	vadd.f32	s15, s12, s15
 80022fe:	ee77 7a85 	vadd.f32	s15, s15, s10
 8002302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002306:	e7ca      	b.n	800229e <HAL_RCC_GetPCLK2Freq+0xc6>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002308:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002334 <HAL_RCC_GetPCLK2Freq+0x15c>
 800230c:	e7b6      	b.n	800227c <HAL_RCC_GetPCLK2Freq+0xa4>
 800230e:	bf00      	nop
 8002310:	58024400 	.word	0x58024400
 8002314:	003d0900 	.word	0x003d0900
 8002318:	08006790 	.word	0x08006790
 800231c:	20000000 	.word	0x20000000
 8002320:	20000004 	.word	0x20000004
 8002324:	03d09000 	.word	0x03d09000
 8002328:	4a742400 	.word	0x4a742400
 800232c:	02625a00 	.word	0x02625a00
 8002330:	4c189680 	.word	0x4c189680
 8002334:	4c742400 	.word	0x4c742400

08002338 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002338:	4a3b      	ldr	r2, [pc, #236]	; (8002428 <RCCEx_PLL2_Config+0xf0>)
{
 800233a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800233c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	2b03      	cmp	r3, #3
 8002344:	d067      	beq.n	8002416 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8002346:	6813      	ldr	r3, [r2, #0]
 8002348:	460f      	mov	r7, r1
 800234a:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800234c:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800234e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002352:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002354:	f7fe fe66 	bl	8001024 <HAL_GetTick>
 8002358:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800235a:	e004      	b.n	8002366 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800235c:	f7fe fe62 	bl	8001024 <HAL_GetTick>
 8002360:	1b80      	subs	r0, r0, r6
 8002362:	2802      	cmp	r0, #2
 8002364:	d859      	bhi.n	800241a <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002366:	6823      	ldr	r3, [r4, #0]
 8002368:	011a      	lsls	r2, r3, #4
 800236a:	d4f7      	bmi.n	800235c <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800236c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800236e:	682a      	ldr	r2, [r5, #0]
 8002370:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002374:	492d      	ldr	r1, [pc, #180]	; (800242c <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002376:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800237a:	62a3      	str	r3, [r4, #40]	; 0x28
 800237c:	686e      	ldr	r6, [r5, #4]
 800237e:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8002382:	3e01      	subs	r6, #1
 8002384:	1e50      	subs	r0, r2, #1
 8002386:	3b01      	subs	r3, #1
 8002388:	692a      	ldr	r2, [r5, #16]
 800238a:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800238e:	025b      	lsls	r3, r3, #9
 8002390:	0400      	lsls	r0, r0, #16
 8002392:	3a01      	subs	r2, #1
 8002394:	b29b      	uxth	r3, r3
 8002396:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800239a:	0612      	lsls	r2, r2, #24
 800239c:	4303      	orrs	r3, r0
 800239e:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80023a2:	4333      	orrs	r3, r6
 80023a4:	4313      	orrs	r3, r2
 80023a6:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80023a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023aa:	696a      	ldr	r2, [r5, #20]
 80023ac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80023b0:	4313      	orrs	r3, r2
 80023b2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80023b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023b6:	69aa      	ldr	r2, [r5, #24]
 80023b8:	f023 0320 	bic.w	r3, r3, #32
 80023bc:	4313      	orrs	r3, r2
 80023be:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80023c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023c2:	f023 0310 	bic.w	r3, r3, #16
 80023c6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80023c8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80023ca:	69eb      	ldr	r3, [r5, #28]
 80023cc:	4011      	ands	r1, r2
 80023ce:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80023d2:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80023d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023d6:	f043 0310 	orr.w	r3, r3, #16
 80023da:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80023dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80023de:	b1f7      	cbz	r7, 800241e <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80023e0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80023e2:	bf0c      	ite	eq
 80023e4:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80023e8:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80023ec:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80023ee:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <RCCEx_PLL2_Config+0xf0>)
 80023f0:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80023f2:	461c      	mov	r4, r3
    __HAL_RCC_PLL2_ENABLE();
 80023f4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80023f8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80023fa:	f7fe fe13 	bl	8001024 <HAL_GetTick>
 80023fe:	4605      	mov	r5, r0
 8002400:	e004      	b.n	800240c <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002402:	f7fe fe0f 	bl	8001024 <HAL_GetTick>
 8002406:	1b40      	subs	r0, r0, r5
 8002408:	2802      	cmp	r0, #2
 800240a:	d806      	bhi.n	800241a <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800240c:	6823      	ldr	r3, [r4, #0]
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	d5f7      	bpl.n	8002402 <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8002412:	2000      	movs	r0, #0
}
 8002414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002416:	2001      	movs	r0, #1
}
 8002418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800241a:	2003      	movs	r0, #3
}
 800241c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800241e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002422:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002424:	e7e3      	b.n	80023ee <RCCEx_PLL2_Config+0xb6>
 8002426:	bf00      	nop
 8002428:	58024400 	.word	0x58024400
 800242c:	ffff0007 	.word	0xffff0007

08002430 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002430:	4a3b      	ldr	r2, [pc, #236]	; (8002520 <RCCEx_PLL3_Config+0xf0>)
{
 8002432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002434:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b03      	cmp	r3, #3
 800243c:	d067      	beq.n	800250e <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800243e:	6813      	ldr	r3, [r2, #0]
 8002440:	460f      	mov	r7, r1
 8002442:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002444:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8002446:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800244a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800244c:	f7fe fdea 	bl	8001024 <HAL_GetTick>
 8002450:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002452:	e004      	b.n	800245e <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002454:	f7fe fde6 	bl	8001024 <HAL_GetTick>
 8002458:	1b80      	subs	r0, r0, r6
 800245a:	2802      	cmp	r0, #2
 800245c:	d859      	bhi.n	8002512 <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800245e:	6823      	ldr	r3, [r4, #0]
 8002460:	009a      	lsls	r2, r3, #2
 8002462:	d4f7      	bmi.n	8002454 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002464:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002466:	682a      	ldr	r2, [r5, #0]
 8002468:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800246c:	492d      	ldr	r1, [pc, #180]	; (8002524 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800246e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8002472:	62a3      	str	r3, [r4, #40]	; 0x28
 8002474:	686e      	ldr	r6, [r5, #4]
 8002476:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 800247a:	3e01      	subs	r6, #1
 800247c:	1e50      	subs	r0, r2, #1
 800247e:	3b01      	subs	r3, #1
 8002480:	692a      	ldr	r2, [r5, #16]
 8002482:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8002486:	025b      	lsls	r3, r3, #9
 8002488:	0400      	lsls	r0, r0, #16
 800248a:	3a01      	subs	r2, #1
 800248c:	b29b      	uxth	r3, r3
 800248e:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8002492:	0612      	lsls	r2, r2, #24
 8002494:	4303      	orrs	r3, r0
 8002496:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800249a:	4333      	orrs	r3, r6
 800249c:	4313      	orrs	r3, r2
 800249e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80024a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024a2:	696a      	ldr	r2, [r5, #20]
 80024a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80024a8:	4313      	orrs	r3, r2
 80024aa:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80024ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024ae:	69aa      	ldr	r2, [r5, #24]
 80024b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80024b4:	4313      	orrs	r3, r2
 80024b6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80024b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024be:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80024c0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80024c2:	69eb      	ldr	r3, [r5, #28]
 80024c4:	4011      	ands	r1, r2
 80024c6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80024ca:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80024cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80024d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80024d6:	b1f7      	cbz	r7, 8002516 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80024d8:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80024da:	bf0c      	ite	eq
 80024dc:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80024e0:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80024e4:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80024e6:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <RCCEx_PLL3_Config+0xf0>)
 80024e8:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80024ea:	461c      	mov	r4, r3
    __HAL_RCC_PLL3_ENABLE();
 80024ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024f0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80024f2:	f7fe fd97 	bl	8001024 <HAL_GetTick>
 80024f6:	4605      	mov	r5, r0
 80024f8:	e004      	b.n	8002504 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80024fa:	f7fe fd93 	bl	8001024 <HAL_GetTick>
 80024fe:	1b40      	subs	r0, r0, r5
 8002500:	2802      	cmp	r0, #2
 8002502:	d806      	bhi.n	8002512 <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002504:	6823      	ldr	r3, [r4, #0]
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	d5f7      	bpl.n	80024fa <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 800250a:	2000      	movs	r0, #0
}
 800250c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800250e:	2001      	movs	r0, #1
}
 8002510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8002512:	2003      	movs	r0, #3
}
 8002514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002516:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800251a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800251c:	e7e3      	b.n	80024e6 <RCCEx_PLL3_Config+0xb6>
 800251e:	bf00      	nop
 8002520:	58024400 	.word	0x58024400
 8002524:	ffff0007 	.word	0xffff0007

08002528 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800252c:	6803      	ldr	r3, [r0, #0]
{
 800252e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002530:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8002534:	d015      	beq.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8002536:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8002538:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800253c:	f000 844e 	beq.w	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8002540:	f240 8501 	bls.w	8002f46 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8002544:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8002548:	f000 8461 	beq.w	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800254c:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8002550:	f040 8512 	bne.w	8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa50>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002554:	48a2      	ldr	r0, [pc, #648]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8002556:	2600      	movs	r6, #0
 8002558:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800255a:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800255e:	430a      	orrs	r2, r1
 8002560:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002562:	05dd      	lsls	r5, r3, #23
 8002564:	d50a      	bpl.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002566:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002568:	2a04      	cmp	r2, #4
 800256a:	d806      	bhi.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800256c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002570:	03e403dd 	.word	0x03e403dd
 8002574:	039e03d2 	.word	0x039e03d2
 8002578:	039e      	.short	0x039e
      ret = HAL_ERROR;
 800257a:	2601      	movs	r6, #1
 800257c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800257e:	0598      	lsls	r0, r3, #22
 8002580:	d51b      	bpl.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->Sai23ClockSelection)
 8002582:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8002584:	2a80      	cmp	r2, #128	; 0x80
 8002586:	f000 8405 	beq.w	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 800258a:	f200 84d1 	bhi.w	8002f30 <HAL_RCCEx_PeriphCLKConfig+0xa08>
 800258e:	2a00      	cmp	r2, #0
 8002590:	f000 8443 	beq.w	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8002594:	2a40      	cmp	r2, #64	; 0x40
 8002596:	f040 84d2 	bne.w	8002f3e <HAL_RCCEx_PeriphCLKConfig+0xa16>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800259a:	2100      	movs	r1, #0
 800259c:	1d20      	adds	r0, r4, #4
 800259e:	f7ff fecb 	bl	8002338 <RCCEx_PLL2_Config>
 80025a2:	6823      	ldr	r3, [r4, #0]
 80025a4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80025a6:	2d00      	cmp	r5, #0
 80025a8:	f040 83fe 	bne.w	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x880>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80025ac:	498c      	ldr	r1, [pc, #560]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80025ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80025b0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80025b2:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 80025b6:	4302      	orrs	r2, r0
 80025b8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80025ba:	0559      	lsls	r1, r3, #21
 80025bc:	d51f      	bpl.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4AClockSelection)
 80025be:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 80025c2:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80025c6:	f000 83d4 	beq.w	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x84a>
 80025ca:	f200 8499 	bhi.w	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x9d8>
 80025ce:	2a00      	cmp	r2, #0
 80025d0:	f000 8410 	beq.w	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 80025d4:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80025d8:	f040 849a 	bne.w	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80025dc:	2100      	movs	r1, #0
 80025de:	1d20      	adds	r0, r4, #4
 80025e0:	f7ff feaa 	bl	8002338 <RCCEx_PLL2_Config>
 80025e4:	6823      	ldr	r3, [r4, #0]
 80025e6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80025e8:	2d00      	cmp	r5, #0
 80025ea:	f040 83cc 	bne.w	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x85e>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80025ee:	497c      	ldr	r1, [pc, #496]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80025f0:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80025f4:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80025f6:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 80025fa:	4302      	orrs	r2, r0
 80025fc:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80025fe:	051a      	lsls	r2, r3, #20
 8002600:	d51f      	bpl.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002602:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8002606:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 800260a:	f000 83cf 	beq.w	8002dac <HAL_RCCEx_PeriphCLKConfig+0x884>
 800260e:	f200 8483 	bhi.w	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x9f0>
 8002612:	2a00      	cmp	r2, #0
 8002614:	f000 8408 	beq.w	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8002618:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800261c:	f040 8484 	bne.w	8002f28 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002620:	2100      	movs	r1, #0
 8002622:	1d20      	adds	r0, r4, #4
 8002624:	f7ff fe88 	bl	8002338 <RCCEx_PLL2_Config>
 8002628:	6823      	ldr	r3, [r4, #0]
 800262a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800262c:	2d00      	cmp	r5, #0
 800262e:	f040 83c7 	bne.w	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x898>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002632:	496b      	ldr	r1, [pc, #428]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8002634:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8002638:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800263a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800263e:	4302      	orrs	r2, r0
 8002640:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002642:	019f      	lsls	r7, r3, #6
 8002644:	d50d      	bpl.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    switch(PeriphClkInit->QspiClockSelection)
 8002646:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002648:	2a10      	cmp	r2, #16
 800264a:	f000 830c 	beq.w	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800264e:	f240 848e 	bls.w	8002f6e <HAL_RCCEx_PeriphCLKConfig+0xa46>
 8002652:	2a20      	cmp	r2, #32
 8002654:	f000 8349 	beq.w	8002cea <HAL_RCCEx_PeriphCLKConfig+0x7c2>
 8002658:	2a30      	cmp	r2, #48	; 0x30
 800265a:	f000 8309 	beq.w	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x748>
      ret = HAL_ERROR;
 800265e:	2601      	movs	r6, #1
 8002660:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002662:	04d8      	lsls	r0, r3, #19
 8002664:	d51d      	bpl.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002666:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002668:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800266c:	f000 83aa 	beq.w	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x89c>
 8002670:	f200 8471 	bhi.w	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xa2e>
 8002674:	2a00      	cmp	r2, #0
 8002676:	f000 83c4 	beq.w	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800267a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800267e:	f040 8472 	bne.w	8002f66 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002682:	2100      	movs	r1, #0
 8002684:	1d20      	adds	r0, r4, #4
 8002686:	f7ff fe57 	bl	8002338 <RCCEx_PLL2_Config>
 800268a:	6823      	ldr	r3, [r4, #0]
 800268c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800268e:	2d00      	cmp	r5, #0
 8002690:	f040 83a2 	bne.w	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002694:	4952      	ldr	r1, [pc, #328]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8002696:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002698:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800269a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800269e:	4302      	orrs	r2, r0
 80026a0:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80026a2:	0499      	lsls	r1, r3, #18
 80026a4:	d51b      	bpl.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi45ClockSelection)
 80026a6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80026a8:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80026ac:	f000 8309 	beq.w	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 80026b0:	f200 8407 	bhi.w	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x99a>
 80026b4:	b14a      	cbz	r2, 80026ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80026b6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80026ba:	f040 840e 	bne.w	8002eda <HAL_RCCEx_PeriphCLKConfig+0x9b2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80026be:	2101      	movs	r1, #1
 80026c0:	1d20      	adds	r0, r4, #4
 80026c2:	f7ff fe39 	bl	8002338 <RCCEx_PLL2_Config>
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80026ca:	2d00      	cmp	r5, #0
 80026cc:	f040 8271 	bne.w	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80026d0:	4943      	ldr	r1, [pc, #268]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80026d2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80026d4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80026d6:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80026da:	4302      	orrs	r2, r0
 80026dc:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80026de:	045a      	lsls	r2, r3, #17
 80026e0:	d51d      	bpl.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Spi6ClockSelection)
 80026e2:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 80026e6:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80026ea:	f000 82b2 	beq.w	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x72a>
 80026ee:	f200 83f8 	bhi.w	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80026f2:	b14a      	cbz	r2, 8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 80026f4:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80026f8:	f040 83ff 	bne.w	8002efa <HAL_RCCEx_PeriphCLKConfig+0x9d2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80026fc:	2101      	movs	r1, #1
 80026fe:	1d20      	adds	r0, r4, #4
 8002700:	f7ff fe1a 	bl	8002338 <RCCEx_PLL2_Config>
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002708:	2d00      	cmp	r5, #0
 800270a:	f040 8250 	bne.w	8002bae <HAL_RCCEx_PeriphCLKConfig+0x686>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800270e:	4934      	ldr	r1, [pc, #208]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8002710:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8002714:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8002716:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 800271a:	4302      	orrs	r2, r0
 800271c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800271e:	041f      	lsls	r7, r3, #16
 8002720:	d50d      	bpl.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch(PeriphClkInit->FdcanClockSelection)
 8002722:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002724:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8002728:	f000 82d6 	beq.w	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 800272c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002730:	f000 81ad 	beq.w	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002734:	2a00      	cmp	r2, #0
 8002736:	f000 81b0 	beq.w	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x572>
      ret = HAL_ERROR;
 800273a:	2601      	movs	r6, #1
 800273c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800273e:	01d8      	lsls	r0, r3, #7
 8002740:	d519      	bpl.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x24e>
    switch(PeriphClkInit->FmcClockSelection)
 8002742:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002744:	2a03      	cmp	r2, #3
 8002746:	f200 8442 	bhi.w	8002fce <HAL_RCCEx_PeriphCLKConfig+0xaa6>
 800274a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800274e:	000a      	.short	0x000a
 8002750:	00040264 	.word	0x00040264
 8002754:	000a      	.short	0x000a
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002756:	2102      	movs	r1, #2
 8002758:	1d20      	adds	r0, r4, #4
 800275a:	f7ff fded 	bl	8002338 <RCCEx_PLL2_Config>
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002762:	2d00      	cmp	r5, #0
 8002764:	f040 821b 	bne.w	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x676>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002768:	491d      	ldr	r1, [pc, #116]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800276a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800276c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800276e:	f022 0203 	bic.w	r2, r2, #3
 8002772:	4302      	orrs	r2, r0
 8002774:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002776:	0259      	lsls	r1, r3, #9
 8002778:	f100 81cb 	bmi.w	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800277c:	07df      	lsls	r7, r3, #31
 800277e:	d542      	bpl.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002780:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002782:	2a28      	cmp	r2, #40	; 0x28
 8002784:	f200 8369 	bhi.w	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x932>
 8002788:	e8df f012 	tbh	[pc, r2, lsl #1]
 800278c:	03670033 	.word	0x03670033
 8002790:	03670367 	.word	0x03670367
 8002794:	03670367 	.word	0x03670367
 8002798:	03670367 	.word	0x03670367
 800279c:	03670256 	.word	0x03670256
 80027a0:	03670367 	.word	0x03670367
 80027a4:	03670367 	.word	0x03670367
 80027a8:	03670367 	.word	0x03670367
 80027ac:	0367002c 	.word	0x0367002c
 80027b0:	03670367 	.word	0x03670367
 80027b4:	03670367 	.word	0x03670367
 80027b8:	03670367 	.word	0x03670367
 80027bc:	03670033 	.word	0x03670033
 80027c0:	03670367 	.word	0x03670367
 80027c4:	03670367 	.word	0x03670367
 80027c8:	03670367 	.word	0x03670367
 80027cc:	03670033 	.word	0x03670033
 80027d0:	03670367 	.word	0x03670367
 80027d4:	03670367 	.word	0x03670367
 80027d8:	03670367 	.word	0x03670367
 80027dc:	0033      	.short	0x0033
 80027de:	bf00      	nop
 80027e0:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80027e4:	2101      	movs	r1, #1
 80027e6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80027ea:	f7ff fe21 	bl	8002430 <RCCEx_PLL3_Config>
 80027ee:	6823      	ldr	r3, [r4, #0]
 80027f0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80027f2:	2d00      	cmp	r5, #0
 80027f4:	f040 81d1 	bne.w	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x672>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80027f8:	49ad      	ldr	r1, [pc, #692]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80027fa:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80027fc:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80027fe:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8002802:	4302      	orrs	r2, r0
 8002804:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002806:	0798      	lsls	r0, r3, #30
 8002808:	d51c      	bpl.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800280a:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800280c:	2a05      	cmp	r2, #5
 800280e:	f200 83d8 	bhi.w	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 8002812:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002816:	000d      	.short	0x000d
 8002818:	000601f7 	.word	0x000601f7
 800281c:	000d000d 	.word	0x000d000d
 8002820:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002822:	2101      	movs	r1, #1
 8002824:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002828:	f7ff fe02 	bl	8002430 <RCCEx_PLL3_Config>
 800282c:	6823      	ldr	r3, [r4, #0]
 800282e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002830:	2d00      	cmp	r5, #0
 8002832:	f040 81b6 	bne.w	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002836:	499e      	ldr	r1, [pc, #632]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002838:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800283a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800283c:	f022 0207 	bic.w	r2, r2, #7
 8002840:	4302      	orrs	r2, r0
 8002842:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002844:	0759      	lsls	r1, r3, #29
 8002846:	d51e      	bpl.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x35e>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002848:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800284c:	2a05      	cmp	r2, #5
 800284e:	f200 83bb 	bhi.w	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 8002852:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002856:	000d      	.short	0x000d
 8002858:	000601e8 	.word	0x000601e8
 800285c:	000d000d 	.word	0x000d000d
 8002860:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002862:	2101      	movs	r1, #1
 8002864:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002868:	f7ff fde2 	bl	8002430 <RCCEx_PLL3_Config>
 800286c:	6823      	ldr	r3, [r4, #0]
 800286e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002870:	2d00      	cmp	r5, #0
 8002872:	f040 8198 	bne.w	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002876:	498e      	ldr	r1, [pc, #568]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002878:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800287c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800287e:	f022 0207 	bic.w	r2, r2, #7
 8002882:	4302      	orrs	r2, r0
 8002884:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002886:	069a      	lsls	r2, r3, #26
 8002888:	d51d      	bpl.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim1ClockSelection)
 800288a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800288e:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002892:	f000 81f7 	beq.w	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8002896:	f200 82e7 	bhi.w	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x940>
 800289a:	b14a      	cbz	r2, 80028b0 <HAL_RCCEx_PeriphCLKConfig+0x388>
 800289c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80028a0:	f040 82ee 	bne.w	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x958>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028a4:	2100      	movs	r1, #0
 80028a6:	1d20      	adds	r0, r4, #4
 80028a8:	f7ff fd46 	bl	8002338 <RCCEx_PLL2_Config>
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80028b0:	2d00      	cmp	r5, #0
 80028b2:	f040 817a 	bne.w	8002baa <HAL_RCCEx_PeriphCLKConfig+0x682>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028b6:	497e      	ldr	r1, [pc, #504]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80028b8:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80028bc:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80028be:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80028c2:	4302      	orrs	r2, r0
 80028c4:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80028c6:	065f      	lsls	r7, r3, #25
 80028c8:	d51d      	bpl.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80028ca:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80028ce:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80028d2:	f000 81e1 	beq.w	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x770>
 80028d6:	f200 82d6 	bhi.w	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x95e>
 80028da:	b14a      	cbz	r2, 80028f0 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80028dc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80028e0:	f040 82dd 	bne.w	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x976>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028e4:	2100      	movs	r1, #0
 80028e6:	1d20      	adds	r0, r4, #4
 80028e8:	f7ff fd26 	bl	8002338 <RCCEx_PLL2_Config>
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80028f0:	2d00      	cmp	r5, #0
 80028f2:	f040 8162 	bne.w	8002bba <HAL_RCCEx_PeriphCLKConfig+0x692>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028f6:	496e      	ldr	r1, [pc, #440]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80028f8:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 80028fc:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80028fe:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002902:	4302      	orrs	r2, r0
 8002904:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002906:	0618      	lsls	r0, r3, #24
 8002908:	d51d      	bpl.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800290a:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 800290e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002912:	f000 81f4 	beq.w	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x7d6>
 8002916:	f200 82c5 	bhi.w	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 800291a:	b14a      	cbz	r2, 8002930 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800291c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002920:	f040 82cc 	bne.w	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x994>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002924:	2100      	movs	r1, #0
 8002926:	1d20      	adds	r0, r4, #4
 8002928:	f7ff fd06 	bl	8002338 <RCCEx_PLL2_Config>
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002930:	2d00      	cmp	r5, #0
 8002932:	f040 8144 	bne.w	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x696>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002936:	495e      	ldr	r1, [pc, #376]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002938:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800293c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800293e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002942:	4302      	orrs	r2, r0
 8002944:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002946:	0719      	lsls	r1, r3, #28
 8002948:	d50b      	bpl.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800294a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800294e:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002952:	f000 81f8 	beq.w	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x81e>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002956:	4856      	ldr	r0, [pc, #344]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002958:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800295a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800295e:	430a      	orrs	r2, r1
 8002960:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002962:	06da      	lsls	r2, r3, #27
 8002964:	d50b      	bpl.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x456>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002966:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800296a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800296e:	f000 81f5 	beq.w	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002972:	484f      	ldr	r0, [pc, #316]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002974:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8002976:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800297a:	430a      	orrs	r2, r1
 800297c:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800297e:	031f      	lsls	r7, r3, #12
 8002980:	d50e      	bpl.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch(PeriphClkInit->AdcClockSelection)
 8002982:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8002986:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800298a:	f000 8093 	beq.w	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x58c>
 800298e:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8002992:	f000 8096 	beq.w	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002996:	2900      	cmp	r1, #0
 8002998:	f000 824d 	beq.w	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x90e>
      ret = HAL_ERROR;
 800299c:	2601      	movs	r6, #1
 800299e:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80029a0:	0358      	lsls	r0, r3, #13
 80029a2:	d50f      	bpl.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    switch(PeriphClkInit->UsbClockSelection)
 80029a4:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80029a8:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80029ac:	f000 8094 	beq.w	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
 80029b0:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80029b4:	f000 8097 	beq.w	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 80029b8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80029bc:	f000 8244 	beq.w	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x920>
      ret = HAL_ERROR;
 80029c0:	2601      	movs	r6, #1
 80029c2:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80029c4:	03d9      	lsls	r1, r3, #15
 80029c6:	d517      	bpl.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    switch(PeriphClkInit->SdmmcClockSelection)
 80029c8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80029ca:	2a00      	cmp	r2, #0
 80029cc:	f000 8110 	beq.w	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 80029d0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80029d4:	f040 80f7 	bne.w	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80029d8:	2102      	movs	r1, #2
 80029da:	1d20      	adds	r0, r4, #4
 80029dc:	f7ff fcac 	bl	8002338 <RCCEx_PLL2_Config>
 80029e0:	4605      	mov	r5, r0
 80029e2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80029e4:	2d00      	cmp	r5, #0
 80029e6:	f040 810b 	bne.w	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80029ea:	4931      	ldr	r1, [pc, #196]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 80029ec:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80029ee:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80029f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029f4:	4302      	orrs	r2, r0
 80029f6:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80029f8:	009a      	lsls	r2, r3, #2
 80029fa:	d47f      	bmi.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80029fc:	039f      	lsls	r7, r3, #14
 80029fe:	d435      	bmi.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x544>
 8002a00:	1c30      	adds	r0, r6, #0
 8002a02:	bf18      	it	ne
 8002a04:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002a06:	02de      	lsls	r6, r3, #11
 8002a08:	d506      	bpl.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a0a:	4929      	ldr	r1, [pc, #164]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002a0c:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8002a0e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002a10:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a14:	432a      	orrs	r2, r5
 8002a16:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002a18:	00dd      	lsls	r5, r3, #3
 8002a1a:	d507      	bpl.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x504>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002a1c:	4924      	ldr	r1, [pc, #144]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002a1e:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8002a22:	690a      	ldr	r2, [r1, #16]
 8002a24:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a28:	432a      	orrs	r2, r5
 8002a2a:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a2c:	0299      	lsls	r1, r3, #10
 8002a2e:	d506      	bpl.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x516>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a30:	491f      	ldr	r1, [pc, #124]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002a32:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8002a34:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002a36:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002a3a:	432a      	orrs	r2, r5
 8002a3c:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002a3e:	005a      	lsls	r2, r3, #1
 8002a40:	d509      	bpl.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a42:	4a1b      	ldr	r2, [pc, #108]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002a44:	6911      	ldr	r1, [r2, #16]
 8002a46:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8002a4a:	6111      	str	r1, [r2, #16]
 8002a4c:	6911      	ldr	r1, [r2, #16]
 8002a4e:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8002a52:	4329      	orrs	r1, r5
 8002a54:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	da06      	bge.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x540>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002a5a:	4a15      	ldr	r2, [pc, #84]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002a5c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002a5e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002a60:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002a64:	430b      	orrs	r3, r1
 8002a66:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8002a68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8002a6c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8002a6e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002a72:	f000 80ab 	beq.w	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8002a76:	f240 80e8 	bls.w	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x722>
 8002a7a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002a7e:	f000 80aa 	beq.w	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8002a82:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002a86:	f000 80a6 	beq.w	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	e7bb      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002a8e:	2101      	movs	r1, #1
 8002a90:	1d20      	adds	r0, r4, #4
 8002a92:	f7ff fc51 	bl	8002338 <RCCEx_PLL2_Config>
 8002a96:	6823      	ldr	r3, [r4, #0]
 8002a98:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002a9a:	2d00      	cmp	r5, #0
 8002a9c:	f040 808b 	bne.w	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002aa0:	4903      	ldr	r1, [pc, #12]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8002aa2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002aa4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002aa6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002aaa:	4302      	orrs	r2, r0
 8002aac:	650a      	str	r2, [r1, #80]	; 0x50
 8002aae:	e646      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x216>
 8002ab0:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002ab4:	2102      	movs	r1, #2
 8002ab6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002aba:	f7ff fcb9 	bl	8002430 <RCCEx_PLL3_Config>
 8002abe:	6823      	ldr	r3, [r4, #0]
 8002ac0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002ac2:	2d00      	cmp	r5, #0
 8002ac4:	d17d      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ac6:	49b1      	ldr	r1, [pc, #708]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002ac8:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8002acc:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8002ace:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002ad2:	4302      	orrs	r2, r0
 8002ad4:	658a      	str	r2, [r1, #88]	; 0x58
 8002ad6:	e763      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002ad8:	2101      	movs	r1, #1
 8002ada:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002ade:	f7ff fca7 	bl	8002430 <RCCEx_PLL3_Config>
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002ae6:	2d00      	cmp	r5, #0
 8002ae8:	d155      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002aea:	49a8      	ldr	r1, [pc, #672]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002aec:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8002af0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002af2:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002af6:	4302      	orrs	r2, r0
 8002af8:	654a      	str	r2, [r1, #84]	; 0x54
 8002afa:	e763      	b.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8002afc:	2102      	movs	r1, #2
 8002afe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002b02:	f7ff fc95 	bl	8002430 <RCCEx_PLL3_Config>
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	f43f af77 	beq.w	80029fc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      status=HAL_ERROR;
 8002b0e:	2601      	movs	r6, #1
 8002b10:	e774      	b.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b12:	4b9f      	ldr	r3, [pc, #636]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x868>)
 8002b14:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b16:	461f      	mov	r7, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b1c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002b1e:	f7fe fa81 	bl	8001024 <HAL_GetTick>
 8002b22:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b24:	e006      	b.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x60c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b26:	f7fe fa7d 	bl	8001024 <HAL_GetTick>
 8002b2a:	eba0 0008 	sub.w	r0, r0, r8
 8002b2e:	2864      	cmp	r0, #100	; 0x64
 8002b30:	f200 8196 	bhi.w	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x938>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	05da      	lsls	r2, r3, #23
 8002b38:	d5f5      	bpl.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    if(ret == HAL_OK)
 8002b3a:	2d00      	cmp	r5, #0
 8002b3c:	f040 823d 	bne.w	8002fba <HAL_RCCEx_PeriphCLKConfig+0xa92>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002b40:	4a92      	ldr	r2, [pc, #584]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002b42:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8002b46:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002b48:	4059      	eors	r1, r3
 8002b4a:	f411 7f40 	tst.w	r1, #768	; 0x300
 8002b4e:	d00b      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x640>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b50:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b52:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b54:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b58:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8002b5c:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b5e:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8002b60:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8002b64:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8002b66:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002b68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b6c:	f000 8207 	beq.w	8002f7e <HAL_RCCEx_PeriphCLKConfig+0xa56>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b70:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002b74:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002b78:	f000 8215 	beq.w	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8002b7c:	4983      	ldr	r1, [pc, #524]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002b7e:	690a      	ldr	r2, [r1, #16]
 8002b80:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002b84:	610a      	str	r2, [r1, #16]
 8002b86:	4a81      	ldr	r2, [pc, #516]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002b88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002b8e:	430b      	orrs	r3, r1
 8002b90:	6713      	str	r3, [r2, #112]	; 0x70
 8002b92:	6823      	ldr	r3, [r4, #0]
 8002b94:	e5f2      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x254>
 8002b96:	462e      	mov	r6, r5
 8002b98:	e714      	b.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8002b9a:	462e      	mov	r6, r5
 8002b9c:	e633      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002b9e:	462e      	mov	r6, r5
 8002ba0:	e5e9      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8002ba2:	462e      	mov	r6, r5
 8002ba4:	e64e      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8002ba6:	462e      	mov	r6, r5
 8002ba8:	e66d      	b.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8002baa:	462e      	mov	r6, r5
 8002bac:	e68b      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
 8002bae:	462e      	mov	r6, r5
 8002bb0:	e5b5      	b.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002bb2:	462e      	mov	r6, r5
 8002bb4:	e593      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002bb6:	462e      	mov	r6, r5
 8002bb8:	e5c1      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x216>
 8002bba:	462e      	mov	r6, r5
 8002bbc:	e6a3      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002bbe:	462e      	mov	r6, r5
 8002bc0:	e6c1      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x41e>
 8002bc2:	462e      	mov	r6, r5
 8002bc4:	e6ec      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = HAL_ERROR;
 8002bc6:	2601      	movs	r6, #1
 8002bc8:	4635      	mov	r5, r6
 8002bca:	e715      	b.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bcc:	486f      	ldr	r0, [pc, #444]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002bce:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002bd0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002bd4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8002bd6:	2d00      	cmp	r5, #0
 8002bd8:	f47f af57 	bne.w	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x562>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002bdc:	4d6b      	ldr	r5, [pc, #428]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002bde:	1c30      	adds	r0, r6, #0
 8002be0:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8002be2:	bf18      	it	ne
 8002be4:	2001      	movne	r0, #1
 8002be6:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002bea:	430a      	orrs	r2, r1
 8002bec:	656a      	str	r2, [r5, #84]	; 0x54
 8002bee:	e70a      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bf0:	4966      	ldr	r1, [pc, #408]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002bf2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002bf4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002bf8:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8002bfa:	2d00      	cmp	r5, #0
 8002bfc:	f43f aef5 	beq.w	80029ea <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8002c00:	462e      	mov	r6, r5
 8002c02:	e6f9      	b.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c04:	2101      	movs	r1, #1
 8002c06:	1d20      	adds	r0, r4, #4
 8002c08:	f7ff fb96 	bl	8002338 <RCCEx_PLL2_Config>
 8002c0c:	4605      	mov	r5, r0
 8002c0e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002c10:	2d00      	cmp	r5, #0
 8002c12:	d1c6      	bne.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8002c14:	e60f      	b.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c16:	495d      	ldr	r1, [pc, #372]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002c18:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002c1a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c1e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8002c20:	2d00      	cmp	r5, #0
 8002c22:	d1bc      	bne.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002c24:	e5a0      	b.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c26:	2101      	movs	r1, #1
 8002c28:	1d20      	adds	r0, r4, #4
 8002c2a:	f7ff fb85 	bl	8002338 <RCCEx_PLL2_Config>
 8002c2e:	4605      	mov	r5, r0
 8002c30:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002c32:	2d00      	cmp	r5, #0
 8002c34:	d1b7      	bne.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8002c36:	e61e      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c38:	2101      	movs	r1, #1
 8002c3a:	1d20      	adds	r0, r4, #4
 8002c3c:	f7ff fb7c 	bl	8002338 <RCCEx_PLL2_Config>
 8002c40:	4605      	mov	r5, r0
 8002c42:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002c44:	2d00      	cmp	r5, #0
 8002c46:	d1a8      	bne.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002c48:	e5d6      	b.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    switch(PeriphClkInit->RngClockSelection)
 8002c4a:	2a00      	cmp	r2, #0
 8002c4c:	f47f af1d 	bne.w	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x562>
 8002c50:	e7c1      	b.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c52:	2101      	movs	r1, #1
 8002c54:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002c58:	f7ff fbea 	bl	8002430 <RCCEx_PLL3_Config>
 8002c5c:	4605      	mov	r5, r0
 8002c5e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002c60:	2d00      	cmp	r5, #0
 8002c62:	d1a4      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x686>
 8002c64:	e553      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c66:	4949      	ldr	r1, [pc, #292]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002c68:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002c6a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c6e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8002c70:	2d00      	cmp	r5, #0
 8002c72:	d142      	bne.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002c74:	4945      	ldr	r1, [pc, #276]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002c76:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002c78:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8002c7a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002c7e:	4302      	orrs	r2, r0
 8002c80:	64ca      	str	r2, [r1, #76]	; 0x4c
 8002c82:	e4ee      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002c84:	2102      	movs	r1, #2
 8002c86:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002c8a:	f7ff fbd1 	bl	8002430 <RCCEx_PLL3_Config>
 8002c8e:	4605      	mov	r5, r0
 8002c90:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002c92:	2d00      	cmp	r5, #0
 8002c94:	d189      	bne.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002c96:	e60e      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002c98:	2102      	movs	r1, #2
 8002c9a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002c9e:	f7ff fbc7 	bl	8002430 <RCCEx_PLL3_Config>
 8002ca2:	4605      	mov	r5, r0
 8002ca4:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002ca6:	2d00      	cmp	r5, #0
 8002ca8:	d187      	bne.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x692>
 8002caa:	e624      	b.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002cac:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8002cae:	2d00      	cmp	r5, #0
 8002cb0:	d139      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002cb2:	4936      	ldr	r1, [pc, #216]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002cb4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002cb6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002cb8:	f022 0207 	bic.w	r2, r2, #7
 8002cbc:	4302      	orrs	r2, r0
 8002cbe:	650a      	str	r2, [r1, #80]	; 0x50
 8002cc0:	e45d      	b.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x56>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002cc8:	f7ff fbb2 	bl	8002430 <RCCEx_PLL3_Config>
 8002ccc:	4605      	mov	r5, r0
 8002cce:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002cd0:	2d00      	cmp	r5, #0
 8002cd2:	f47f af6e 	bne.w	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8002cd6:	e4fb      	b.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cd8:	492c      	ldr	r1, [pc, #176]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8002cda:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002cdc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002ce0:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8002ce2:	2d00      	cmp	r5, #0
 8002ce4:	f47f af67 	bne.w	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002ce8:	e6da      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002cea:	2102      	movs	r1, #2
 8002cec:	1d20      	adds	r0, r4, #4
 8002cee:	f7ff fb23 	bl	8002338 <RCCEx_PLL2_Config>
 8002cf2:	4605      	mov	r5, r0
 8002cf4:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002cf6:	2d00      	cmp	r5, #0
 8002cf8:	d0bc      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002cfa:	462e      	mov	r6, r5
 8002cfc:	e4b1      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002cfe:	2102      	movs	r1, #2
 8002d00:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d04:	f7ff fb94 	bl	8002430 <RCCEx_PLL3_Config>
 8002d08:	4605      	mov	r5, r0
 8002d0a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002d0c:	2d00      	cmp	r5, #0
 8002d0e:	f47f af56 	bne.w	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x696>
 8002d12:	e610      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x40e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002d14:	2100      	movs	r1, #0
 8002d16:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d1a:	f7ff fb89 	bl	8002430 <RCCEx_PLL3_Config>
 8002d1e:	4605      	mov	r5, r0
 8002d20:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002d22:	2d00      	cmp	r5, #0
 8002d24:	d0c5      	beq.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8002d26:	462e      	mov	r6, r5
 8002d28:	e429      	b.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d2a:	4918      	ldr	r1, [pc, #96]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x864>)
      break;
 8002d2c:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d2e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002d30:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002d34:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8002d36:	e7ba      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x786>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d38:	2100      	movs	r1, #0
 8002d3a:	1d20      	adds	r0, r4, #4
 8002d3c:	f7ff fafc 	bl	8002338 <RCCEx_PLL2_Config>
 8002d40:	6823      	ldr	r3, [r4, #0]
 8002d42:	4605      	mov	r5, r0
      break;
 8002d44:	e7b3      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x786>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002d46:	2102      	movs	r1, #2
 8002d48:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d4c:	f7ff fb70 	bl	8002430 <RCCEx_PLL3_Config>
 8002d50:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002d54:	b100      	cbz	r0, 8002d58 <HAL_RCCEx_PeriphCLKConfig+0x830>
          status = HAL_ERROR;
 8002d56:	2601      	movs	r6, #1
 8002d58:	6823      	ldr	r3, [r4, #0]
 8002d5a:	e5fc      	b.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002d5c:	2102      	movs	r1, #2
 8002d5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d62:	f7ff fb65 	bl	8002430 <RCCEx_PLL3_Config>
 8002d66:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8002d6a:	b100      	cbz	r0, 8002d6e <HAL_RCCEx_PeriphCLKConfig+0x846>
        status = HAL_ERROR;
 8002d6c:	2601      	movs	r6, #1
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	e5ff      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002d72:	2100      	movs	r1, #0
 8002d74:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d78:	f7ff fb5a 	bl	8002430 <RCCEx_PLL3_Config>
 8002d7c:	4605      	mov	r5, r0
 8002d7e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002d80:	2d00      	cmp	r5, #0
 8002d82:	f43f ac34 	beq.w	80025ee <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8002d86:	462e      	mov	r6, r5
 8002d88:	e439      	b.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0xd6>
 8002d8a:	bf00      	nop
 8002d8c:	58024400 	.word	0x58024400
 8002d90:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002d94:	2100      	movs	r1, #0
 8002d96:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002d9a:	f7ff fb49 	bl	8002430 <RCCEx_PLL3_Config>
 8002d9e:	4605      	mov	r5, r0
 8002da0:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002da2:	2d00      	cmp	r5, #0
 8002da4:	f43f ac02 	beq.w	80025ac <HAL_RCCEx_PeriphCLKConfig+0x84>
 8002da8:	462e      	mov	r6, r5
 8002daa:	e406      	b.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x92>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002dac:	2100      	movs	r1, #0
 8002dae:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002db2:	f7ff fb3d 	bl	8002430 <RCCEx_PLL3_Config>
 8002db6:	4605      	mov	r5, r0
 8002db8:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	f43f ac39 	beq.w	8002632 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8002dc0:	462e      	mov	r6, r5
 8002dc2:	e43e      	b.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x11a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002dca:	f7ff fb31 	bl	8002430 <RCCEx_PLL3_Config>
 8002dce:	4605      	mov	r5, r0
 8002dd0:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002dd2:	2d00      	cmp	r5, #0
 8002dd4:	f43f ac5e 	beq.w	8002694 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002dd8:	462e      	mov	r6, r5
 8002dda:	e462      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ddc:	2102      	movs	r1, #2
 8002dde:	3004      	adds	r0, #4
 8002de0:	f7ff faaa 	bl	8002338 <RCCEx_PLL2_Config>
 8002de4:	4606      	mov	r6, r0
 8002de6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002de8:	2e00      	cmp	r6, #0
 8002dea:	f47f abba 	bne.w	8002562 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8002dee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002df0:	f7ff bbb0 	b.w	8002554 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002df4:	4978      	ldr	r1, [pc, #480]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002df6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002df8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002dfc:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8002dfe:	f7ff bbf3 	b.w	80025e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e02:	4975      	ldr	r1, [pc, #468]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002e04:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002e06:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e0a:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8002e0c:	e43f      	b.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002e0e:	2102      	movs	r1, #2
 8002e10:	3024      	adds	r0, #36	; 0x24
 8002e12:	f7ff fb0d 	bl	8002430 <RCCEx_PLL3_Config>
 8002e16:	4606      	mov	r6, r0
      break;
 8002e18:	e7e5      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x8be>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e1a:	496f      	ldr	r1, [pc, #444]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002e1c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002e1e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e22:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8002e24:	f7ff bbbf 	b.w	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e28:	496b      	ldr	r1, [pc, #428]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002e2a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002e2c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e30:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8002e32:	f7ff bbfb 	b.w	800262c <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002e36:	1d20      	adds	r0, r4, #4
 8002e38:	f7ff fa7e 	bl	8002338 <RCCEx_PLL2_Config>
 8002e3c:	4605      	mov	r5, r0
 8002e3e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002e40:	2d00      	cmp	r5, #0
 8002e42:	f47f aebe 	bne.w	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
 8002e46:	e63e      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e48:	4963      	ldr	r1, [pc, #396]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002e4a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8002e4c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e50:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8002e52:	2d00      	cmp	r5, #0
 8002e54:	f47f ae9f 	bne.w	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002e58:	e647      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      ret = HAL_ERROR;
 8002e5a:	2601      	movs	r6, #1
 8002e5c:	4635      	mov	r5, r6
 8002e5e:	e4d2      	b.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x2de>
            ret = HAL_TIMEOUT;
 8002e60:	2603      	movs	r6, #3
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	4635      	mov	r5, r6
 8002e66:	e489      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x254>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002e68:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002e6c:	f43f ad20 	beq.w	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8002e70:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002e74:	f43f ad1c 	beq.w	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x388>
 8002e78:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8002e7c:	f43f ad18 	beq.w	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x388>
      ret = HAL_ERROR;
 8002e80:	2601      	movs	r6, #1
 8002e82:	4635      	mov	r5, r6
 8002e84:	e51f      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002e86:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002e8a:	f43f ad31 	beq.w	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8002e8e:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8002e92:	f43f ad2d 	beq.w	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8002e96:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8002e9a:	f43f ad29 	beq.w	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
      ret = HAL_ERROR;
 8002e9e:	2601      	movs	r6, #1
 8002ea0:	4635      	mov	r5, r6
 8002ea2:	e530      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002ea4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002ea8:	f43f ad42 	beq.w	8002930 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002eac:	f5b2 4f20 	cmp.w	r2, #40960	; 0xa000
 8002eb0:	f43f ad3e 	beq.w	8002930 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002eb4:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8002eb8:	f43f ad3a 	beq.w	8002930 <HAL_RCCEx_PeriphCLKConfig+0x408>
      ret = HAL_ERROR;
 8002ebc:	2601      	movs	r6, #1
 8002ebe:	4635      	mov	r5, r6
 8002ec0:	e541      	b.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Spi45ClockSelection)
 8002ec2:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8002ec6:	f43f ac00 	beq.w	80026ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002eca:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8002ece:	f43f abfc 	beq.w	80026ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002ed2:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8002ed6:	f43f abf8 	beq.w	80026ca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      ret = HAL_ERROR;
 8002eda:	2601      	movs	r6, #1
 8002edc:	4635      	mov	r5, r6
 8002ede:	f7ff bbfe 	b.w	80026de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8002ee2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002ee6:	f43f ac0f 	beq.w	8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8002eea:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002eee:	f43f ac0b 	beq.w	8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8002ef2:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8002ef6:	f43f ac07 	beq.w	8002708 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = HAL_ERROR;
 8002efa:	2601      	movs	r6, #1
 8002efc:	4635      	mov	r5, r6
 8002efe:	e40e      	b.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Sai4AClockSelection)
 8002f00:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8002f04:	f43f ab70 	beq.w	80025e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8002f08:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8002f0c:	f43f ab6c 	beq.w	80025e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      ret = HAL_ERROR;
 8002f10:	2601      	movs	r6, #1
 8002f12:	4635      	mov	r5, r6
 8002f14:	f7ff bb73 	b.w	80025fe <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4BClockSelection)
 8002f18:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8002f1c:	f43f ab86 	beq.w	800262c <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002f20:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8002f24:	f43f ab82 	beq.w	800262c <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = HAL_ERROR;
 8002f28:	2601      	movs	r6, #1
 8002f2a:	4635      	mov	r5, r6
 8002f2c:	f7ff bb89 	b.w	8002642 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai23ClockSelection)
 8002f30:	2ac0      	cmp	r2, #192	; 0xc0
 8002f32:	f43f ab38 	beq.w	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8002f36:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002f3a:	f43f ab34 	beq.w	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = HAL_ERROR;
 8002f3e:	2601      	movs	r6, #1
 8002f40:	4635      	mov	r5, r6
 8002f42:	f7ff bb3a 	b.w	80025ba <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8002f46:	b9ba      	cbnz	r2, 8002f78 <HAL_RCCEx_PeriphCLKConfig+0xa50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f48:	4823      	ldr	r0, [pc, #140]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002f4a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002f4c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8002f50:	62c1      	str	r1, [r0, #44]	; 0x2c
 8002f52:	f7ff baff 	b.w	8002554 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8002f56:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8002f5a:	f43f ab98 	beq.w	800268e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002f5e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002f62:	f43f ab94 	beq.w	800268e <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = HAL_ERROR;
 8002f66:	2601      	movs	r6, #1
 8002f68:	4635      	mov	r5, r6
 8002f6a:	f7ff bb9a 	b.w	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->QspiClockSelection)
 8002f6e:	2a00      	cmp	r2, #0
 8002f70:	f43f ae7e 	beq.w	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002f74:	f7ff bb73 	b.w	800265e <HAL_RCCEx_PeriphCLKConfig+0x136>
      ret = HAL_ERROR;
 8002f78:	2601      	movs	r6, #1
 8002f7a:	f7ff baf2 	b.w	8002562 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8002f7e:	f7fe f851 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f82:	4f15      	ldr	r7, [pc, #84]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
        tickstart = HAL_GetTick();
 8002f84:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f86:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f8a:	e006      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0xa72>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8c:	f7fe f84a 	bl	8001024 <HAL_GetTick>
 8002f90:	eba0 0009 	sub.w	r0, r0, r9
 8002f94:	4540      	cmp	r0, r8
 8002f96:	f63f af63 	bhi.w	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x938>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f9c:	079b      	lsls	r3, r3, #30
 8002f9e:	d5f5      	bpl.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xa64>
 8002fa0:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8002fa4:	e5e4      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x648>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fa6:	480c      	ldr	r0, [pc, #48]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8002fa8:	4a0c      	ldr	r2, [pc, #48]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8002faa:	6901      	ldr	r1, [r0, #16]
 8002fac:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8002fb0:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	6102      	str	r2, [r0, #16]
 8002fb8:	e5e5      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8002fba:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8002fbc:	462e      	mov	r6, r5
 8002fbe:	f7ff bbdd 	b.w	800277c <HAL_RCCEx_PeriphCLKConfig+0x254>
      ret = HAL_ERROR;
 8002fc2:	2601      	movs	r6, #1
 8002fc4:	4635      	mov	r5, r6
 8002fc6:	e43d      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = HAL_ERROR;
 8002fc8:	2601      	movs	r6, #1
 8002fca:	4635      	mov	r5, r6
 8002fcc:	e45b      	b.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      ret = HAL_ERROR;
 8002fce:	2601      	movs	r6, #1
 8002fd0:	4635      	mov	r5, r6
 8002fd2:	f7ff bbd0 	b.w	8002776 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8002fd6:	bf00      	nop
 8002fd8:	58024400 	.word	0x58024400
 8002fdc:	00ffffcf 	.word	0x00ffffcf

08002fe0 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002fe0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8002fe2:	f7fe ffa1 	bl	8001f28 <HAL_RCC_GetHCLKFreq>
 8002fe6:	4b05      	ldr	r3, [pc, #20]	; (8002ffc <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8002fe8:	4a05      	ldr	r2, [pc, #20]	; (8003000 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002ff0:	5cd3      	ldrb	r3, [r2, r3]
 8002ff2:	f003 031f 	and.w	r3, r3, #31
}
 8002ff6:	40d8      	lsrs	r0, r3
 8002ff8:	bd08      	pop	{r3, pc}
 8002ffa:	bf00      	nop
 8002ffc:	58024400 	.word	0x58024400
 8003000:	08006790 	.word	0x08006790

08003004 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003004:	4a46      	ldr	r2, [pc, #280]	; (8003120 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
{
 8003006:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003008:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800300a:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800300c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800300e:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003012:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 8003014:	2b00      	cmp	r3, #0
 8003016:	d059      	beq.n	80030cc <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003018:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800301c:	f3c1 1100 	ubfx	r1, r1, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003020:	f004 0403 	and.w	r4, r4, #3
 8003024:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003028:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 800302c:	2c01      	cmp	r4, #1
 800302e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003032:	ee06 1a90 	vmov	s13, r1
 8003036:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800303a:	d002      	beq.n	8003042 <HAL_RCCEx_GetPLL2ClockFreq+0x3e>
 800303c:	d34e      	bcc.n	80030dc <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 800303e:	2c02      	cmp	r4, #2
 8003040:	d049      	beq.n	80030d6 <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003042:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003124 <HAL_RCCEx_GetPLL2ClockFreq+0x120>
 8003046:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800304a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800304c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003050:	ee07 3a90 	vmov	s15, r3
 8003054:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003058:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800305c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8003060:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003064:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003068:	4a2d      	ldr	r2, [pc, #180]	; (8003120 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
 800306a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800306e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003070:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003074:	ee06 3a90 	vmov	s13, r3
 8003078:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 800307c:	bc30      	pop	{r4, r5}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800307e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003082:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003086:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800308a:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800308e:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003090:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003094:	ee06 3a90 	vmov	s13, r3
 8003098:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800309c:	ee76 6a86 	vadd.f32	s13, s13, s12
 80030a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030a4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80030a8:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80030ac:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80030ae:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80030b2:	ee07 3a10 	vmov	s14, r3
 80030b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80030ba:	ee37 7a06 	vadd.f32	s14, s14, s12
 80030be:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80030c2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80030c6:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80030ca:	4770      	bx	lr
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80030cc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80030d0:	6083      	str	r3, [r0, #8]
}
 80030d2:	bc30      	pop	{r4, r5}
 80030d4:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80030d6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003128 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 80030da:	e7b4      	b.n	8003046 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030dc:	6813      	ldr	r3, [r2, #0]
 80030de:	069b      	lsls	r3, r3, #26
 80030e0:	d51a      	bpl.n	8003118 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80030e2:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80030e4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80030e8:	4910      	ldr	r1, [pc, #64]	; (800312c <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 80030ea:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80030ee:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80030f0:	40e1      	lsrs	r1, r4
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80030f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030f6:	ee07 1a10 	vmov	s14, r1
 80030fa:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80030fe:	ee07 3a10 	vmov	s14, r3
 8003102:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8003106:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 800310a:	ee76 7a26 	vadd.f32	s15, s12, s13
 800310e:	ee77 7a85 	vadd.f32	s15, s15, s10
 8003112:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003116:	e7a7      	b.n	8003068 <HAL_RCCEx_GetPLL2ClockFreq+0x64>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003118:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8003130 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 800311c:	e793      	b.n	8003046 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 800311e:	bf00      	nop
 8003120:	58024400 	.word	0x58024400
 8003124:	4a742400 	.word	0x4a742400
 8003128:	4c189680 	.word	0x4c189680
 800312c:	03d09000 	.word	0x03d09000
 8003130:	4c742400 	.word	0x4c742400

08003134 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003134:	4a46      	ldr	r2, [pc, #280]	; (8003250 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
{
 8003136:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003138:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800313a:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800313c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800313e:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003142:	6c55      	ldr	r5, [r2, #68]	; 0x44
  if (pll3m != 0U)
 8003144:	2b00      	cmp	r3, #0
 8003146:	d059      	beq.n	80031fc <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003148:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800314c:	f3c1 2100 	ubfx	r1, r1, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003150:	f004 0403 	and.w	r4, r4, #3
 8003154:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003158:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 800315c:	2c01      	cmp	r4, #1
 800315e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003162:	ee06 1a90 	vmov	s13, r1
 8003166:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800316a:	d002      	beq.n	8003172 <HAL_RCCEx_GetPLL3ClockFreq+0x3e>
 800316c:	d34e      	bcc.n	800320c <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 800316e:	2c02      	cmp	r4, #2
 8003170:	d049      	beq.n	8003206 <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003172:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003254 <HAL_RCCEx_GetPLL3ClockFreq+0x120>
 8003176:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800317a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800317c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003180:	ee07 3a90 	vmov	s15, r3
 8003184:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003188:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800318c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8003190:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003194:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003198:	4a2d      	ldr	r2, [pc, #180]	; (8003250 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
 800319a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800319e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80031a0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80031a4:	ee06 3a90 	vmov	s13, r3
 80031a8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 80031ac:	bc30      	pop	{r4, r5}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80031ae:	ee76 6a86 	vadd.f32	s13, s13, s12
 80031b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031b6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80031ba:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80031be:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80031c0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80031c4:	ee06 3a90 	vmov	s13, r3
 80031c8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80031cc:	ee76 6a86 	vadd.f32	s13, s13, s12
 80031d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031d4:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80031d8:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80031dc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80031de:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80031e2:	ee07 3a10 	vmov	s14, r3
 80031e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80031ea:	ee37 7a06 	vadd.f32	s14, s14, s12
 80031ee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80031f2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80031f6:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80031fa:	4770      	bx	lr
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80031fc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003200:	6083      	str	r3, [r0, #8]
}
 8003202:	bc30      	pop	{r4, r5}
 8003204:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003206:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003258 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800320a:	e7b4      	b.n	8003176 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800320c:	6813      	ldr	r3, [r2, #0]
 800320e:	069b      	lsls	r3, r3, #26
 8003210:	d51a      	bpl.n	8003248 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003212:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003214:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003218:	4910      	ldr	r1, [pc, #64]	; (800325c <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 800321a:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800321e:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003220:	40e1      	lsrs	r1, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003226:	ee07 1a10 	vmov	s14, r1
 800322a:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 800322e:	ee07 3a10 	vmov	s14, r3
 8003232:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8003236:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 800323a:	ee76 7a26 	vadd.f32	s15, s12, s13
 800323e:	ee77 7a85 	vadd.f32	s15, s15, s10
 8003242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003246:	e7a7      	b.n	8003198 <HAL_RCCEx_GetPLL3ClockFreq+0x64>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003248:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8003260 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 800324c:	e793      	b.n	8003176 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 800324e:	bf00      	nop
 8003250:	58024400 	.word	0x58024400
 8003254:	4a742400 	.word	0x4a742400
 8003258:	4c189680 	.word	0x4c189680
 800325c:	03d09000 	.word	0x03d09000
 8003260:	4c742400 	.word	0x4c742400

08003264 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003264:	2800      	cmp	r0, #0
 8003266:	d076      	beq.n	8003356 <HAL_TIM_Base_Init+0xf2>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003268:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 800326c:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800326e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003272:	4604      	mov	r4, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d069      	beq.n	800334c <HAL_TIM_Base_Init+0xe8>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003278:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800327a:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800327c:	493c      	ldr	r1, [pc, #240]	; (8003370 <HAL_TIM_Base_Init+0x10c>)
 800327e:	4e3d      	ldr	r6, [pc, #244]	; (8003374 <HAL_TIM_Base_Init+0x110>)
 8003280:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003284:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8003288:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 800328c:	eba2 0606 	sub.w	r6, r2, r6
  tmpcr1 = TIMx->CR1;
 8003290:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003292:	fab1 f181 	clz	r1, r1
 8003296:	fab6 f686 	clz	r6, r6
 800329a:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800329e:	ea4f 1656 	mov.w	r6, r6, lsr #5
 80032a2:	d018      	beq.n	80032d6 <HAL_TIM_Base_Init+0x72>
 80032a4:	b9b9      	cbnz	r1, 80032d6 <HAL_TIM_Base_Init+0x72>
 80032a6:	4834      	ldr	r0, [pc, #208]	; (8003378 <HAL_TIM_Base_Init+0x114>)
 80032a8:	4282      	cmp	r2, r0
 80032aa:	d014      	beq.n	80032d6 <HAL_TIM_Base_Init+0x72>
 80032ac:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80032b0:	4282      	cmp	r2, r0
 80032b2:	d010      	beq.n	80032d6 <HAL_TIM_Base_Init+0x72>
 80032b4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80032b8:	4282      	cmp	r2, r0
 80032ba:	d04e      	beq.n	800335a <HAL_TIM_Base_Init+0xf6>
 80032bc:	2e00      	cmp	r6, #0
 80032be:	d14c      	bne.n	800335a <HAL_TIM_Base_Init+0xf6>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032c0:	4d2e      	ldr	r5, [pc, #184]	; (800337c <HAL_TIM_Base_Init+0x118>)
 80032c2:	482f      	ldr	r0, [pc, #188]	; (8003380 <HAL_TIM_Base_Init+0x11c>)
 80032c4:	4282      	cmp	r2, r0
 80032c6:	bf18      	it	ne
 80032c8:	42aa      	cmpne	r2, r5
 80032ca:	d008      	beq.n	80032de <HAL_TIM_Base_Init+0x7a>
 80032cc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80032d0:	4282      	cmp	r2, r0
 80032d2:	d108      	bne.n	80032e6 <HAL_TIM_Base_Init+0x82>
 80032d4:	e003      	b.n	80032de <HAL_TIM_Base_Init+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80032da:	68a0      	ldr	r0, [r4, #8]
 80032dc:	4303      	orrs	r3, r0
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032e2:	6920      	ldr	r0, [r4, #16]
 80032e4:	4303      	orrs	r3, r0
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032e6:	69a0      	ldr	r0, [r4, #24]
 80032e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032ec:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ee:	4303      	orrs	r3, r0

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032f0:	6860      	ldr	r0, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80032f2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032f4:	62d5      	str	r5, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80032f6:	6290      	str	r0, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032f8:	b951      	cbnz	r1, 8003310 <HAL_TIM_Base_Init+0xac>
 80032fa:	b94e      	cbnz	r6, 8003310 <HAL_TIM_Base_Init+0xac>
 80032fc:	491f      	ldr	r1, [pc, #124]	; (800337c <HAL_TIM_Base_Init+0x118>)
 80032fe:	4b20      	ldr	r3, [pc, #128]	; (8003380 <HAL_TIM_Base_Init+0x11c>)
 8003300:	429a      	cmp	r2, r3
 8003302:	bf18      	it	ne
 8003304:	428a      	cmpne	r2, r1
 8003306:	d003      	beq.n	8003310 <HAL_TIM_Base_Init+0xac>
 8003308:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800330c:	429a      	cmp	r2, r3
 800330e:	d101      	bne.n	8003314 <HAL_TIM_Base_Init+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003310:	6963      	ldr	r3, [r4, #20]
 8003312:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003314:	2301      	movs	r3, #1
  return HAL_OK;
 8003316:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8003318:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800331a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800331e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003322:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003326:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800332a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800332e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003332:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003336:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800333a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800333e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003342:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003346:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800334a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800334c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003350:	f7fd fd48 	bl	8000de4 <HAL_TIM_Base_MspInit>
 8003354:	e790      	b.n	8003278 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 8003356:	2001      	movs	r0, #1
}
 8003358:	4770      	bx	lr
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800335a:	480a      	ldr	r0, [pc, #40]	; (8003384 <HAL_TIM_Base_Init+0x120>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800335c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003360:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003362:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 8003364:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003368:	d0b9      	beq.n	80032de <HAL_TIM_Base_Init+0x7a>
 800336a:	2e00      	cmp	r6, #0
 800336c:	d1b7      	bne.n	80032de <HAL_TIM_Base_Init+0x7a>
 800336e:	e7a7      	b.n	80032c0 <HAL_TIM_Base_Init+0x5c>
 8003370:	40010000 	.word	0x40010000
 8003374:	40010400 	.word	0x40010400
 8003378:	40000400 	.word	0x40000400
 800337c:	40014000 	.word	0x40014000
 8003380:	40014400 	.word	0x40014400
 8003384:	40000c00 	.word	0x40000c00

08003388 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003388:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800338c:	2b01      	cmp	r3, #1
 800338e:	d001      	beq.n	8003394 <HAL_TIM_Base_Start+0xc>
    return HAL_ERROR;
 8003390:	2001      	movs	r0, #1
 8003392:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_BUSY;
 8003394:	2102      	movs	r1, #2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003396:	6802      	ldr	r2, [r0, #0]
 8003398:	4b08      	ldr	r3, [pc, #32]	; (80033bc <HAL_TIM_Base_Start+0x34>)
  htim->State = HAL_TIM_STATE_BUSY;
 800339a:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800339e:	6891      	ldr	r1, [r2, #8]
 80033a0:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a2:	2b06      	cmp	r3, #6
 80033a4:	d008      	beq.n	80033b8 <HAL_TIM_Base_Start+0x30>
 80033a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033aa:	d005      	beq.n	80033b8 <HAL_TIM_Base_Start+0x30>
    __HAL_TIM_ENABLE(htim);
 80033ac:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 80033ae:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	6013      	str	r3, [r2, #0]
 80033b6:	4770      	bx	lr
  return HAL_OK;
 80033b8:	2000      	movs	r0, #0
}
 80033ba:	4770      	bx	lr
 80033bc:	00010007 	.word	0x00010007

080033c0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80033c0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	f000 8081 	beq.w	80034cc <HAL_TIM_ConfigClockSource+0x10c>
 80033ca:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80033cc:	2002      	movs	r0, #2
  tmpsmcr = htim->Instance->SMCR;
 80033ce:	6813      	ldr	r3, [r2, #0]
{
 80033d0:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 80033d2:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 80033d6:	2501      	movs	r5, #1
  tmpsmcr = htim->Instance->SMCR;
 80033d8:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033da:	4c56      	ldr	r4, [pc, #344]	; (8003534 <HAL_TIM_ConfigClockSource+0x174>)
  __HAL_LOCK(htim);
 80033dc:	f882 503c 	strb.w	r5, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e0:	4004      	ands	r4, r0
  switch (sClockSourceConfig->ClockSource)
 80033e2:	6808      	ldr	r0, [r1, #0]
 80033e4:	2860      	cmp	r0, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 80033e6:	609c      	str	r4, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80033e8:	d072      	beq.n	80034d0 <HAL_TIM_ConfigClockSource+0x110>
 80033ea:	d91f      	bls.n	800342c <HAL_TIM_ConfigClockSource+0x6c>
 80033ec:	f1b0 1f10 	cmp.w	r0, #1048592	; 0x100010
 80033f0:	f000 808a 	beq.w	8003508 <HAL_TIM_ConfigClockSource+0x148>
 80033f4:	f200 8090 	bhi.w	8003518 <HAL_TIM_ConfigClockSource+0x158>
 80033f8:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80033fc:	d03d      	beq.n	800347a <HAL_TIM_ConfigClockSource+0xba>
 80033fe:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8003402:	f000 8081 	beq.w	8003508 <HAL_TIM_ConfigClockSource+0x148>
 8003406:	2870      	cmp	r0, #112	; 0x70
 8003408:	d12e      	bne.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800340a:	68cc      	ldr	r4, [r1, #12]
 800340c:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
 8003410:	ea40 0105 	orr.w	r1, r0, r5
  tmpsmcr = TIMx->SMCR;
 8003414:	6898      	ldr	r0, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003416:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800341a:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800341e:	4301      	orrs	r1, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003420:	6099      	str	r1, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003422:	6899      	ldr	r1, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003424:	f041 0177 	orr.w	r1, r1, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003428:	6099      	str	r1, [r3, #8]
      break;
 800342a:	e01d      	b.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
  switch (sClockSourceConfig->ClockSource)
 800342c:	2820      	cmp	r0, #32
 800342e:	d06b      	beq.n	8003508 <HAL_TIM_ConfigClockSource+0x148>
 8003430:	d967      	bls.n	8003502 <HAL_TIM_ConfigClockSource+0x142>
 8003432:	2840      	cmp	r0, #64	; 0x40
 8003434:	d032      	beq.n	800349c <HAL_TIM_ConfigClockSource+0xdc>
 8003436:	2850      	cmp	r0, #80	; 0x50
 8003438:	d178      	bne.n	800352c <HAL_TIM_ConfigClockSource+0x16c>
  tmpccer = TIMx->CCER;
 800343a:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800343c:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800343e:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003440:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003444:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003448:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800344a:	4334      	orrs	r4, r6
  tmpsmcr &= ~TIM_SMCR_TS;
 800344c:	493a      	ldr	r1, [pc, #232]	; (8003538 <HAL_TIM_ConfigClockSource+0x178>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800344e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003450:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003452:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003456:	ea40 1007 	orr.w	r0, r0, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800345a:	6198      	str	r0, [r3, #24]
  TIMx->CCER = tmpccer;
 800345c:	621c      	str	r4, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800345e:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003460:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003462:	f041 0157 	orr.w	r1, r1, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003466:	6099      	str	r1, [r3, #8]
  __HAL_UNLOCK(htim);
 8003468:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800346a:	2101      	movs	r1, #1
  return HAL_OK;
 800346c:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800346e:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003472:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8003476:	bcf0      	pop	{r4, r5, r6, r7}
 8003478:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800347a:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
 800347e:	68cc      	ldr	r4, [r1, #12]
 8003480:	ea40 0105 	orr.w	r1, r0, r5
  tmpsmcr = TIMx->SMCR;
 8003484:	6898      	ldr	r0, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003486:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800348a:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800348e:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8003490:	6099      	str	r1, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003492:	6899      	ldr	r1, [r3, #8]
 8003494:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003498:	6099      	str	r1, [r3, #8]
      break;
 800349a:	e7e5      	b.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
  tmpccer = TIMx->CCER;
 800349c:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800349e:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034a0:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034a2:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034a6:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034aa:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 80034ac:	4334      	orrs	r4, r6
  tmpsmcr &= ~TIM_SMCR_TS;
 80034ae:	4922      	ldr	r1, [pc, #136]	; (8003538 <HAL_TIM_ConfigClockSource+0x178>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034b0:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034b2:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034b4:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034b8:	ea40 1007 	orr.w	r0, r0, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80034bc:	6198      	str	r0, [r3, #24]
  TIMx->CCER = tmpccer;
 80034be:	621c      	str	r4, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80034c0:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034c2:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034c4:	f041 0147 	orr.w	r1, r1, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80034c8:	6099      	str	r1, [r3, #8]
 80034ca:	e7cd      	b.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
  __HAL_LOCK(htim);
 80034cc:	2002      	movs	r0, #2
}
 80034ce:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034d0:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034d2:	684e      	ldr	r6, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034d4:	f025 0510 	bic.w	r5, r5, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034d8:	68cf      	ldr	r7, [r1, #12]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034da:	4917      	ldr	r1, [pc, #92]	; (8003538 <HAL_TIM_ConfigClockSource+0x178>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034dc:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034de:	699c      	ldr	r4, [r3, #24]
  tmpccer = TIMx->CCER;
 80034e0:	6a18      	ldr	r0, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034e2:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034e6:	f020 00a0 	bic.w	r0, r0, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034ea:	ea44 3407 	orr.w	r4, r4, r7, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80034ee:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80034f2:	619c      	str	r4, [r3, #24]
  TIMx->CCER = tmpccer;
 80034f4:	6218      	str	r0, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80034f6:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034f8:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034fa:	f041 0167 	orr.w	r1, r1, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80034fe:	6099      	str	r1, [r3, #8]
 8003500:	e7b2      	b.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
  switch (sClockSourceConfig->ClockSource)
 8003502:	b108      	cbz	r0, 8003508 <HAL_TIM_ConfigClockSource+0x148>
 8003504:	2810      	cmp	r0, #16
 8003506:	d1af      	bne.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
  tmpsmcr = TIMx->SMCR;
 8003508:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800350a:	f040 0007 	orr.w	r0, r0, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 800350e:	490a      	ldr	r1, [pc, #40]	; (8003538 <HAL_TIM_ConfigClockSource+0x178>)
 8003510:	4021      	ands	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003512:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8003514:	6098      	str	r0, [r3, #8]
 8003516:	e7a7      	b.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
  switch (sClockSourceConfig->ClockSource)
 8003518:	4908      	ldr	r1, [pc, #32]	; (800353c <HAL_TIM_ConfigClockSource+0x17c>)
 800351a:	4288      	cmp	r0, r1
 800351c:	d0f4      	beq.n	8003508 <HAL_TIM_ConfigClockSource+0x148>
 800351e:	3110      	adds	r1, #16
 8003520:	4288      	cmp	r0, r1
 8003522:	d0f1      	beq.n	8003508 <HAL_TIM_ConfigClockSource+0x148>
 8003524:	3920      	subs	r1, #32
 8003526:	4288      	cmp	r0, r1
 8003528:	d19e      	bne.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
 800352a:	e7ed      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x148>
 800352c:	2830      	cmp	r0, #48	; 0x30
 800352e:	d19b      	bne.n	8003468 <HAL_TIM_ConfigClockSource+0xa8>
 8003530:	e7ea      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x148>
 8003532:	bf00      	nop
 8003534:	ffce0088 	.word	0xffce0088
 8003538:	ffcfff8f 	.word	0xffcfff8f
 800353c:	00100030 	.word	0x00100030

08003540 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003540:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003544:	2b01      	cmp	r3, #1
 8003546:	d045      	beq.n	80035d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003548:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800354a:	4a24      	ldr	r2, [pc, #144]	; (80035dc <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
{
 800354c:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800354e:	4e24      	ldr	r6, [pc, #144]	; (80035e0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	2502      	movs	r5, #2
  __HAL_LOCK(htim);
 8003552:	2401      	movs	r4, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003554:	4293      	cmp	r3, r2
 8003556:	bf18      	it	ne
 8003558:	42b3      	cmpne	r3, r6
  htim->State = HAL_TIM_STATE_BUSY;
 800355a:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 800355e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003562:	bf08      	it	eq
 8003564:	2601      	moveq	r6, #1
  tmpcr2 = htim->Instance->CR2;
 8003566:	685c      	ldr	r4, [r3, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003568:	bf18      	it	ne
 800356a:	2600      	movne	r6, #0
  tmpsmcr = htim->Instance->SMCR;
 800356c:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800356e:	d103      	bne.n	8003578 <HAL_TIMEx_MasterConfigSynchronization+0x38>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003570:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003574:	684a      	ldr	r2, [r1, #4]
 8003576:	4314      	orrs	r4, r2
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003578:	4a1a      	ldr	r2, [pc, #104]	; (80035e4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800357a:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800357e:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003580:	4293      	cmp	r3, r2
 8003582:	bf18      	it	ne
 8003584:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8003588:	f8df c064 	ldr.w	ip, [pc, #100]	; 80035f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800358c:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003590:	4f15      	ldr	r7, [pc, #84]	; (80035e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003592:	bf0c      	ite	eq
 8003594:	2201      	moveq	r2, #1
 8003596:	2200      	movne	r2, #0
  htim->Instance->CR2 = tmpcr2;
 8003598:	605c      	str	r4, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800359a:	4563      	cmp	r3, ip
 800359c:	bf08      	it	eq
 800359e:	f042 0201 	orreq.w	r2, r2, #1
 80035a2:	4c12      	ldr	r4, [pc, #72]	; (80035ec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80035a4:	42bb      	cmp	r3, r7
 80035a6:	bf08      	it	eq
 80035a8:	f042 0201 	orreq.w	r2, r2, #1
 80035ac:	42a3      	cmp	r3, r4
 80035ae:	bf08      	it	eq
 80035b0:	f042 0201 	orreq.w	r2, r2, #1
 80035b4:	b902      	cbnz	r2, 80035b8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80035b6:	b126      	cbz	r6, 80035c2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035b8:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035ba:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035be:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035c0:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80035c2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80035c4:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 80035c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 80035ca:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	bcf0      	pop	{r4, r5, r6, r7}
 80035d2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80035d4:	2202      	movs	r2, #2
}
 80035d6:	4610      	mov	r0, r2
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	40010400 	.word	0x40010400
 80035e0:	40010000 	.word	0x40010000
 80035e4:	40000400 	.word	0x40000400
 80035e8:	40000c00 	.word	0x40000c00
 80035ec:	40001800 	.word	0x40001800
 80035f0:	40000800 	.word	0x40000800

080035f4 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035f4:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80035f8:	2b21      	cmp	r3, #33	; 0x21
 80035fa:	d000      	beq.n	80035fe <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80035fc:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 80035fe:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8003602:	6802      	ldr	r2, [r0, #0]
 8003604:	b29b      	uxth	r3, r3
 8003606:	b16b      	cbz	r3, 8003624 <UART_TxISR_16BIT+0x30>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003608:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800360a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800360e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003612:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003614:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
      huart->pTxBuffPtr += 2U;
 8003618:	6501      	str	r1, [r0, #80]	; 0x50
      huart->TxXferCount--;
 800361a:	3b01      	subs	r3, #1
 800361c:	b29b      	uxth	r3, r3
 800361e:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 8003622:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003624:	6813      	ldr	r3, [r2, #0]
 8003626:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800362a:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800362c:	6813      	ldr	r3, [r2, #0]
 800362e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop

08003638 <UART_TxISR_16BIT_FIFOEN>:
{
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003638:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800363c:	2b21      	cmp	r3, #33	; 0x21
 800363e:	d000      	beq.n	8003642 <UART_TxISR_16BIT_FIFOEN+0xa>
 8003640:	4770      	bx	lr
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003642:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0fa      	beq.n	8003640 <UART_TxISR_16BIT_FIFOEN+0x8>
    {
      if (huart->TxXferCount == 0U)
 800364a:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 800364e:	b292      	uxth	r2, r2
{
 8003650:	b410      	push	{r4}
 8003652:	6804      	ldr	r4, [r0, #0]
      if (huart->TxXferCount == 0U)
 8003654:	b1c2      	cbz	r2, 8003688 <UART_TxISR_16BIT_FIFOEN+0x50>
        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003656:	69e2      	ldr	r2, [r4, #28]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003658:	3b01      	subs	r3, #1
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800365a:	f012 0f80 	tst.w	r2, #128	; 0x80
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800365e:	b29b      	uxth	r3, r3
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003660:	d00c      	beq.n	800367c <UART_TxISR_16BIT_FIFOEN+0x44>
      {
        tmp = (uint16_t *) huart->pTxBuffPtr;
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003662:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003664:	f831 2b02 	ldrh.w	r2, [r1], #2
 8003668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800366c:	62a2      	str	r2, [r4, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
        huart->TxXferCount--;
 800366e:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
        huart->pTxBuffPtr += 2U;
 8003672:	6501      	str	r1, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8003674:	3a01      	subs	r2, #1
 8003676:	b292      	uxth	r2, r2
 8003678:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800367c:	b163      	cbz	r3, 8003698 <UART_TxISR_16BIT_FIFOEN+0x60>
      if (huart->TxXferCount == 0U)
 800367e:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8003682:	b292      	uxth	r2, r2
 8003684:	2a00      	cmp	r2, #0
 8003686:	d1e6      	bne.n	8003656 <UART_TxISR_16BIT_FIFOEN+0x1e>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003688:	68a3      	ldr	r3, [r4, #8]
 800368a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800368e:	60a3      	str	r3, [r4, #8]
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003690:	6823      	ldr	r3, [r4, #0]
 8003692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003696:	6023      	str	r3, [r4, #0]
      {
        /* Nothing to do */
      }
    }
  }
}
 8003698:	f85d 4b04 	ldr.w	r4, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop

080036a0 <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036a0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80036a4:	2b21      	cmp	r3, #33	; 0x21
 80036a6:	d000      	beq.n	80036aa <UART_TxISR_8BIT+0xa>
}
 80036a8:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 80036aa:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 80036ae:	6802      	ldr	r2, [r0, #0]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	b15b      	cbz	r3, 80036cc <UART_TxISR_8BIT+0x2c>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80036b4:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80036b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036ba:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80036bc:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
      huart->pTxBuffPtr++;
 80036c0:	6501      	str	r1, [r0, #80]	; 0x50
      huart->TxXferCount--;
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 80036ca:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80036cc:	6813      	ldr	r3, [r2, #0]
 80036ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036d2:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80036d4:	6813      	ldr	r3, [r2, #0]
 80036d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop

080036e0 <UART_TxISR_8BIT_FIFOEN>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036e0:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80036e4:	2b21      	cmp	r3, #33	; 0x21
 80036e6:	d000      	beq.n	80036ea <UART_TxISR_8BIT_FIFOEN+0xa>
 80036e8:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80036ea:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0fa      	beq.n	80036e8 <UART_TxISR_8BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 80036f2:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 80036f6:	b292      	uxth	r2, r2
{
 80036f8:	b410      	push	{r4}
 80036fa:	6804      	ldr	r4, [r0, #0]
      if (huart->TxXferCount == 0U)
 80036fc:	b1b2      	cbz	r2, 800372c <UART_TxISR_8BIT_FIFOEN+0x4c>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80036fe:	69e2      	ldr	r2, [r4, #28]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003700:	3b01      	subs	r3, #1
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003702:	f012 0f80 	tst.w	r2, #128	; 0x80
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003706:	b29b      	uxth	r3, r3
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003708:	d00a      	beq.n	8003720 <UART_TxISR_8BIT_FIFOEN+0x40>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800370a:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800370c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003710:	62a2      	str	r2, [r4, #40]	; 0x28
        huart->TxXferCount--;
 8003712:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
        huart->pTxBuffPtr++;
 8003716:	6501      	str	r1, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8003718:	3a01      	subs	r2, #1
 800371a:	b292      	uxth	r2, r2
 800371c:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003720:	b163      	cbz	r3, 800373c <UART_TxISR_8BIT_FIFOEN+0x5c>
      if (huart->TxXferCount == 0U)
 8003722:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8003726:	b292      	uxth	r2, r2
 8003728:	2a00      	cmp	r2, #0
 800372a:	d1e8      	bne.n	80036fe <UART_TxISR_8BIT_FIFOEN+0x1e>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800372c:	68a3      	ldr	r3, [r4, #8]
 800372e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003732:	60a3      	str	r3, [r4, #8]
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800373a:	6023      	str	r3, [r4, #0]
}
 800373c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop

08003744 <HAL_UART_Transmit_IT>:
{
 8003744:	4603      	mov	r3, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003746:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800374a:	2820      	cmp	r0, #32
 800374c:	d12e      	bne.n	80037ac <HAL_UART_Transmit_IT+0x68>
    if ((pData == NULL) || (Size == 0U))
 800374e:	b359      	cbz	r1, 80037a8 <HAL_UART_Transmit_IT+0x64>
 8003750:	fab2 f082 	clz	r0, r2
 8003754:	0940      	lsrs	r0, r0, #5
 8003756:	bb38      	cbnz	r0, 80037a8 <HAL_UART_Transmit_IT+0x64>
{
 8003758:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 800375a:	f893 407c 	ldrb.w	r4, [r3, #124]	; 0x7c
 800375e:	2c01      	cmp	r4, #1
 8003760:	d035      	beq.n	80037ce <HAL_UART_Transmit_IT+0x8a>
    huart->pTxBuffPtr  = pData;
 8003762:	6519      	str	r1, [r3, #80]	; 0x50
    __HAL_LOCK(huart);
 8003764:	2501      	movs	r5, #1
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003766:	6e59      	ldr	r1, [r3, #100]	; 0x64
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003768:	2421      	movs	r4, #33	; 0x21
    huart->TxXferCount = Size;
 800376a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800376e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003772:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
    huart->TxXferSize  = Size;
 8003776:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxISR       = NULL;
 800377a:	6718      	str	r0, [r3, #112]	; 0x70
    __HAL_LOCK(huart);
 800377c:	f883 507c 	strb.w	r5, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003780:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
 8003784:	689a      	ldr	r2, [r3, #8]
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003786:	d013      	beq.n	80037b0 <HAL_UART_Transmit_IT+0x6c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003788:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800378c:	d021      	beq.n	80037d2 <HAL_UART_Transmit_IT+0x8e>
        huart->TxISR = UART_TxISR_8BIT;
 800378e:	4a18      	ldr	r2, [pc, #96]	; (80037f0 <HAL_UART_Transmit_IT+0xac>)
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003790:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(huart);
 8003792:	2400      	movs	r4, #0
 8003794:	671a      	str	r2, [r3, #112]	; 0x70
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003796:	680a      	ldr	r2, [r1, #0]
    return HAL_OK;
 8003798:	4620      	mov	r0, r4
      __HAL_UNLOCK(huart);
 800379a:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800379e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037a2:	600a      	str	r2, [r1, #0]
}
 80037a4:	bc30      	pop	{r4, r5}
 80037a6:	4770      	bx	lr
      return HAL_ERROR;
 80037a8:	2001      	movs	r0, #1
}
 80037aa:	4770      	bx	lr
    return HAL_BUSY;
 80037ac:	2002      	movs	r0, #2
 80037ae:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037b0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80037b4:	d014      	beq.n	80037e0 <HAL_UART_Transmit_IT+0x9c>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80037b6:	4a0f      	ldr	r2, [pc, #60]	; (80037f4 <HAL_UART_Transmit_IT+0xb0>)
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80037b8:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(huart);
 80037ba:	2400      	movs	r4, #0
 80037bc:	671a      	str	r2, [r3, #112]	; 0x70
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80037be:	688a      	ldr	r2, [r1, #8]
    return HAL_OK;
 80037c0:	4620      	mov	r0, r4
      __HAL_UNLOCK(huart);
 80037c2:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80037c6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80037ca:	608a      	str	r2, [r1, #8]
 80037cc:	e7ea      	b.n	80037a4 <HAL_UART_Transmit_IT+0x60>
    return HAL_BUSY;
 80037ce:	2002      	movs	r0, #2
 80037d0:	e7e8      	b.n	80037a4 <HAL_UART_Transmit_IT+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037d2:	6918      	ldr	r0, [r3, #16]
        huart->TxISR = UART_TxISR_16BIT;
 80037d4:	4a06      	ldr	r2, [pc, #24]	; (80037f0 <HAL_UART_Transmit_IT+0xac>)
 80037d6:	4908      	ldr	r1, [pc, #32]	; (80037f8 <HAL_UART_Transmit_IT+0xb4>)
 80037d8:	2800      	cmp	r0, #0
 80037da:	bf08      	it	eq
 80037dc:	460a      	moveq	r2, r1
 80037de:	e7d7      	b.n	8003790 <HAL_UART_Transmit_IT+0x4c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037e0:	6918      	ldr	r0, [r3, #16]
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80037e2:	4a04      	ldr	r2, [pc, #16]	; (80037f4 <HAL_UART_Transmit_IT+0xb0>)
 80037e4:	4905      	ldr	r1, [pc, #20]	; (80037fc <HAL_UART_Transmit_IT+0xb8>)
 80037e6:	2800      	cmp	r0, #0
 80037e8:	bf08      	it	eq
 80037ea:	460a      	moveq	r2, r1
 80037ec:	e7e4      	b.n	80037b8 <HAL_UART_Transmit_IT+0x74>
 80037ee:	bf00      	nop
 80037f0:	080036a1 	.word	0x080036a1
 80037f4:	080036e1 	.word	0x080036e1
 80037f8:	080035f5 	.word	0x080035f5
 80037fc:	08003639 	.word	0x08003639

08003800 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003800:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8003804:	2b20      	cmp	r3, #32
 8003806:	d13d      	bne.n	8003884 <HAL_UART_Receive_IT+0x84>
    if ((pData == NULL) || (Size == 0U))
 8003808:	2900      	cmp	r1, #0
 800380a:	d039      	beq.n	8003880 <HAL_UART_Receive_IT+0x80>
 800380c:	fab2 f382 	clz	r3, r2
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	2b00      	cmp	r3, #0
 8003814:	d134      	bne.n	8003880 <HAL_UART_Receive_IT+0x80>
{
 8003816:	b470      	push	{r4, r5, r6}
    __HAL_LOCK(huart);
 8003818:	f890 407c 	ldrb.w	r4, [r0, #124]	; 0x7c
 800381c:	2c01      	cmp	r4, #1
 800381e:	d062      	beq.n	80038e6 <HAL_UART_Receive_IT+0xe6>
    UART_MASK_COMPUTATION(huart);
 8003820:	6884      	ldr	r4, [r0, #8]
    __HAL_LOCK(huart);
 8003822:	2501      	movs	r5, #1
    huart->pRxBuffPtr  = pData;
 8003824:	6581      	str	r1, [r0, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8003826:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    __HAL_LOCK(huart);
 800382a:	f880 507c 	strb.w	r5, [r0, #124]	; 0x7c
    huart->RxXferSize  = Size;
 800382e:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->RxXferCount = Size;
 8003832:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    huart->RxISR       = NULL;
 8003836:	66c3      	str	r3, [r0, #108]	; 0x6c
 8003838:	6801      	ldr	r1, [r0, #0]
 800383a:	6e45      	ldr	r5, [r0, #100]	; 0x64
    UART_MASK_COMPUTATION(huart);
 800383c:	d024      	beq.n	8003888 <HAL_UART_Receive_IT+0x88>
 800383e:	2c00      	cmp	r4, #0
 8003840:	d146      	bne.n	80038d0 <HAL_UART_Receive_IT+0xd0>
 8003842:	6903      	ldr	r3, [r0, #16]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d066      	beq.n	8003916 <HAL_UART_Receive_IT+0x116>
 8003848:	237f      	movs	r3, #127	; 0x7f
 800384a:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800384e:	2400      	movs	r4, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003850:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003852:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003856:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385a:	688b      	ldr	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800385c:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003860:	f043 0301 	orr.w	r3, r3, #1
 8003864:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003866:	d020      	beq.n	80038aa <HAL_UART_Receive_IT+0xaa>
        huart->RxISR = UART_RxISR_8BIT;
 8003868:	4c31      	ldr	r4, [pc, #196]	; (8003930 <HAL_UART_Receive_IT+0x130>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800386a:	680a      	ldr	r2, [r1, #0]
      __HAL_UNLOCK(huart);
 800386c:	2300      	movs	r3, #0
 800386e:	66c4      	str	r4, [r0, #108]	; 0x6c
 8003870:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003874:	f442 7290 	orr.w	r2, r2, #288	; 0x120
    return HAL_OK;
 8003878:	4618      	mov	r0, r3
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800387a:	600a      	str	r2, [r1, #0]
}
 800387c:	bc70      	pop	{r4, r5, r6}
 800387e:	4770      	bx	lr
      return HAL_ERROR;
 8003880:	2001      	movs	r0, #1
}
 8003882:	4770      	bx	lr
    return HAL_BUSY;
 8003884:	2002      	movs	r0, #2
 8003886:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8003888:	6904      	ldr	r4, [r0, #16]
 800388a:	b374      	cbz	r4, 80038ea <HAL_UART_Receive_IT+0xea>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800388c:	2622      	movs	r6, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800388e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    UART_MASK_COMPUTATION(huart);
 8003892:	24ff      	movs	r4, #255	; 0xff
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003894:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003898:	f8c0 6084 	str.w	r6, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389c:	688b      	ldr	r3, [r1, #8]
    UART_MASK_COMPUTATION(huart);
 800389e:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80038a8:	d1de      	bne.n	8003868 <HAL_UART_Receive_IT+0x68>
 80038aa:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d8da      	bhi.n	8003868 <HAL_UART_Receive_IT+0x68>
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80038b2:	4c20      	ldr	r4, [pc, #128]	; (8003934 <HAL_UART_Receive_IT+0x134>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038b4:	680a      	ldr	r2, [r1, #0]
      __HAL_UNLOCK(huart);
 80038b6:	2300      	movs	r3, #0
 80038b8:	66c4      	str	r4, [r0, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      __HAL_UNLOCK(huart);
 80038be:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    return HAL_OK;
 80038c2:	4618      	mov	r0, r3
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038c4:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80038c6:	688b      	ldr	r3, [r1, #8]
 80038c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038cc:	608b      	str	r3, [r1, #8]
 80038ce:	e7d5      	b.n	800387c <HAL_UART_Receive_IT+0x7c>
    UART_MASK_COMPUTATION(huart);
 80038d0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
 80038d4:	d023      	beq.n	800391e <HAL_UART_Receive_IT+0x11e>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038d6:	2422      	movs	r4, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    UART_MASK_COMPUTATION(huart);
 80038dc:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038e0:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
 80038e4:	e7b9      	b.n	800385a <HAL_UART_Receive_IT+0x5a>
    return HAL_BUSY;
 80038e6:	2002      	movs	r0, #2
 80038e8:	e7c8      	b.n	800387c <HAL_UART_Receive_IT+0x7c>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038ea:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ec:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80038f0:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    UART_MASK_COMPUTATION(huart);
 80038f4:	f240 14ff 	movw	r4, #511	; 0x1ff
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038f8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038fc:	688b      	ldr	r3, [r1, #8]
    UART_MASK_COMPUTATION(huart);
 80038fe:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003902:	f043 0301 	orr.w	r3, r3, #1
 8003906:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003908:	d103      	bne.n	8003912 <HAL_UART_Receive_IT+0x112>
 800390a:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 800390e:	4293      	cmp	r3, r2
 8003910:	d90c      	bls.n	800392c <HAL_UART_Receive_IT+0x12c>
        huart->RxISR = UART_RxISR_16BIT;
 8003912:	4c09      	ldr	r4, [pc, #36]	; (8003938 <HAL_UART_Receive_IT+0x138>)
 8003914:	e7a9      	b.n	800386a <HAL_UART_Receive_IT+0x6a>
    UART_MASK_COMPUTATION(huart);
 8003916:	23ff      	movs	r3, #255	; 0xff
 8003918:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800391c:	e797      	b.n	800384e <HAL_UART_Receive_IT+0x4e>
 800391e:	6903      	ldr	r3, [r0, #16]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d091      	beq.n	8003848 <HAL_UART_Receive_IT+0x48>
 8003924:	233f      	movs	r3, #63	; 0x3f
 8003926:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800392a:	e790      	b.n	800384e <HAL_UART_Receive_IT+0x4e>
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800392c:	4c03      	ldr	r4, [pc, #12]	; (800393c <HAL_UART_Receive_IT+0x13c>)
 800392e:	e7c1      	b.n	80038b4 <HAL_UART_Receive_IT+0xb4>
 8003930:	08003941 	.word	0x08003941
 8003934:	080039fd 	.word	0x080039fd
 8003938:	080039a1 	.word	0x080039a1
 800393c:	08003ab5 	.word	0x08003ab5

08003940 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003940:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 8003944:	6802      	ldr	r2, [r0, #0]
 8003946:	2922      	cmp	r1, #34	; 0x22
{
 8003948:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800394a:	d004      	beq.n	8003956 <UART_RxISR_8BIT+0x16>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800394c:	6993      	ldr	r3, [r2, #24]
 800394e:	f043 0308 	orr.w	r3, r3, #8
 8003952:	6193      	str	r3, [r2, #24]
  }
}
 8003954:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003956:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003958:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
 800395c:	6d81      	ldr	r1, [r0, #88]	; 0x58
 800395e:	4022      	ands	r2, r4
 8003960:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8003962:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8003966:	6d81      	ldr	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8003968:	3a01      	subs	r2, #1
    huart->pRxBuffPtr++;
 800396a:	3101      	adds	r1, #1
    huart->RxXferCount--;
 800396c:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 800396e:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8003970:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8003974:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 8003978:	b292      	uxth	r2, r2
 800397a:	2a00      	cmp	r2, #0
 800397c:	d1ea      	bne.n	8003954 <UART_RxISR_8BIT+0x14>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800397e:	6801      	ldr	r1, [r0, #0]
      huart->RxState = HAL_UART_STATE_READY;
 8003980:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003982:	680c      	ldr	r4, [r1, #0]
 8003984:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8003988:	600c      	str	r4, [r1, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800398a:	688c      	ldr	r4, [r1, #8]
 800398c:	f024 0401 	bic.w	r4, r4, #1
 8003990:	608c      	str	r4, [r1, #8]
      huart->RxISR = NULL;
 8003992:	66c2      	str	r2, [r0, #108]	; 0x6c
      huart->RxState = HAL_UART_STATE_READY;
 8003994:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
      HAL_UART_RxCpltCallback(huart);
 8003998:	f7fd f99e 	bl	8000cd8 <HAL_UART_RxCpltCallback>
}
 800399c:	bd38      	pop	{r3, r4, r5, pc}
 800399e:	bf00      	nop

080039a0 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039a0:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 80039a4:	6802      	ldr	r2, [r0, #0]
 80039a6:	2922      	cmp	r1, #34	; 0x22
{
 80039a8:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039aa:	d004      	beq.n	80039b6 <UART_RxISR_16BIT+0x16>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80039ac:	6993      	ldr	r3, [r2, #24]
 80039ae:	f043 0308 	orr.w	r3, r3, #8
 80039b2:	6193      	str	r3, [r2, #24]
  }
}
 80039b4:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80039b6:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 80039b8:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
 80039bc:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80039be:	4029      	ands	r1, r5
 80039c0:	f824 1b02 	strh.w	r1, [r4], #2
    huart->RxXferCount--;
 80039c4:	f8b0 105e 	ldrh.w	r1, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 80039c8:	6584      	str	r4, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80039ca:	3901      	subs	r1, #1
 80039cc:	b289      	uxth	r1, r1
 80039ce:	f8a0 105e 	strh.w	r1, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 80039d2:	f8b0 105e 	ldrh.w	r1, [r0, #94]	; 0x5e
 80039d6:	b289      	uxth	r1, r1
 80039d8:	2900      	cmp	r1, #0
 80039da:	d1eb      	bne.n	80039b4 <UART_RxISR_16BIT+0x14>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039dc:	6814      	ldr	r4, [r2, #0]
      huart->RxState = HAL_UART_STATE_READY;
 80039de:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039e0:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 80039e4:	6014      	str	r4, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e6:	6894      	ldr	r4, [r2, #8]
 80039e8:	f024 0401 	bic.w	r4, r4, #1
 80039ec:	6094      	str	r4, [r2, #8]
      huart->RxISR = NULL;
 80039ee:	66c1      	str	r1, [r0, #108]	; 0x6c
      huart->RxState = HAL_UART_STATE_READY;
 80039f0:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
      HAL_UART_RxCpltCallback(huart);
 80039f4:	f7fd f970 	bl	8000cd8 <HAL_UART_RxCpltCallback>
}
 80039f8:	bd38      	pop	{r3, r4, r5, pc}
 80039fa:	bf00      	nop

080039fc <UART_RxISR_8BIT_FIFOEN>:
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039fc:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8003a00:	2b22      	cmp	r3, #34	; 0x22
 8003a02:	d005      	beq.n	8003a10 <UART_RxISR_8BIT_FIFOEN+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003a04:	6802      	ldr	r2, [r0, #0]
 8003a06:	6993      	ldr	r3, [r2, #24]
 8003a08:	f043 0308 	orr.w	r3, r3, #8
 8003a0c:	6193      	str	r3, [r2, #24]
 8003a0e:	4770      	bx	lr
{
 8003a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003a14:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
 8003a18:	2d00      	cmp	r5, #0
 8003a1a:	d043      	beq.n	8003aa4 <UART_RxISR_8BIT_FIFOEN+0xa8>
 8003a1c:	4604      	mov	r4, r0
 8003a1e:	f890 8060 	ldrb.w	r8, [r0, #96]	; 0x60
        huart->RxState = HAL_UART_STATE_READY;
 8003a22:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a24:	4e21      	ldr	r6, [pc, #132]	; (8003aac <UART_RxISR_8BIT_FIFOEN+0xb0>)
 8003a26:	e002      	b.n	8003a2e <UART_RxISR_8BIT_FIFOEN+0x32>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003a28:	3d01      	subs	r5, #1
 8003a2a:	b2ad      	uxth	r5, r5
 8003a2c:	b32d      	cbz	r5, 8003a7a <UART_RxISR_8BIT_FIFOEN+0x7e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003a2e:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003a30:	6da2      	ldr	r2, [r4, #88]	; 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003a34:	ea08 0303 	and.w	r3, r8, r3
 8003a38:	7013      	strb	r3, [r2, #0]
      huart->RxXferCount--;
 8003a3a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr++;
 8003a3e:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8003a40:	3b01      	subs	r3, #1
      huart->pRxBuffPtr++;
 8003a42:	3201      	adds	r2, #1
      huart->RxXferCount--;
 8003a44:	b29b      	uxth	r3, r3
      huart->pRxBuffPtr++;
 8003a46:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8003a48:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 8003a4c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1e8      	bne.n	8003a28 <UART_RxISR_8BIT_FIFOEN+0x2c>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a56:	6822      	ldr	r2, [r4, #0]
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003a58:	3d01      	subs	r5, #1
        HAL_UART_RxCpltCallback(huart);
 8003a5a:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a5c:	6811      	ldr	r1, [r2, #0]
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003a5e:	b2ad      	uxth	r5, r5
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a60:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003a64:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a66:	6891      	ldr	r1, [r2, #8]
 8003a68:	4031      	ands	r1, r6
 8003a6a:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8003a6c:	f8c4 7084 	str.w	r7, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 8003a70:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 8003a72:	f7fd f931 	bl	8000cd8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003a76:	2d00      	cmp	r5, #0
 8003a78:	d1d9      	bne.n	8003a2e <UART_RxISR_8BIT_FIFOEN+0x32>
    rxdatacount = huart->RxXferCount;
 8003a7a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8003a7e:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003a80:	b173      	cbz	r3, 8003aa0 <UART_RxISR_8BIT_FIFOEN+0xa4>
 8003a82:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d90a      	bls.n	8003aa0 <UART_RxISR_8BIT_FIFOEN+0xa4>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003a8a:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8003a8c:	4908      	ldr	r1, [pc, #32]	; (8003ab0 <UART_RxISR_8BIT_FIFOEN+0xb4>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003a94:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003a96:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8003a98:	66e1      	str	r1, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003a9a:	f042 0220 	orr.w	r2, r2, #32
 8003a9e:	601a      	str	r2, [r3, #0]
  }
}
 8003aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rxdatacount = huart->RxXferCount;
 8003aa4:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8003aa8:	e7fa      	b.n	8003aa0 <UART_RxISR_8BIT_FIFOEN+0xa4>
 8003aaa:	bf00      	nop
 8003aac:	effffffe 	.word	0xeffffffe
 8003ab0:	08003941 	.word	0x08003941

08003ab4 <UART_RxISR_16BIT_FIFOEN>:
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ab4:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8003ab8:	2b22      	cmp	r3, #34	; 0x22
 8003aba:	d005      	beq.n	8003ac8 <UART_RxISR_16BIT_FIFOEN+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003abc:	6802      	ldr	r2, [r0, #0]
 8003abe:	6993      	ldr	r3, [r2, #24]
 8003ac0:	f043 0308 	orr.w	r3, r3, #8
 8003ac4:	6193      	str	r3, [r2, #24]
 8003ac6:	4770      	bx	lr
{
 8003ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003acc:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
 8003ad0:	2d00      	cmp	r5, #0
 8003ad2:	d041      	beq.n	8003b58 <UART_RxISR_16BIT_FIFOEN+0xa4>
 8003ad4:	4604      	mov	r4, r0
  uint16_t  uhMask = huart->Mask;
 8003ad6:	f8b0 8060 	ldrh.w	r8, [r0, #96]	; 0x60
        huart->RxState = HAL_UART_STATE_READY;
 8003ada:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003adc:	4e20      	ldr	r6, [pc, #128]	; (8003b60 <UART_RxISR_16BIT_FIFOEN+0xac>)
 8003ade:	e002      	b.n	8003ae6 <UART_RxISR_16BIT_FIFOEN+0x32>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003ae0:	3d01      	subs	r5, #1
 8003ae2:	b2ad      	uxth	r5, r5
 8003ae4:	b31d      	cbz	r5, 8003b2e <UART_RxISR_16BIT_FIFOEN+0x7a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ae6:	6821      	ldr	r1, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8003ae8:	6da2      	ldr	r2, [r4, #88]	; 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003aea:	6a4b      	ldr	r3, [r1, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8003aec:	ea08 0303 	and.w	r3, r8, r3
 8003af0:	f822 3b02 	strh.w	r3, [r2], #2
      huart->RxXferCount--;
 8003af4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 8003af8:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8003afa:	3b01      	subs	r3, #1
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 8003b02:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1e9      	bne.n	8003ae0 <UART_RxISR_16BIT_FIFOEN+0x2c>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b0c:	680a      	ldr	r2, [r1, #0]
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003b0e:	3d01      	subs	r5, #1
        HAL_UART_RxCpltCallback(huart);
 8003b10:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003b16:	b2ad      	uxth	r5, r5
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b18:	600a      	str	r2, [r1, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003b1a:	688a      	ldr	r2, [r1, #8]
 8003b1c:	4032      	ands	r2, r6
 8003b1e:	608a      	str	r2, [r1, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8003b20:	f8c4 7084 	str.w	r7, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 8003b24:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 8003b26:	f7fd f8d7 	bl	8000cd8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8003b2a:	2d00      	cmp	r5, #0
 8003b2c:	d1db      	bne.n	8003ae6 <UART_RxISR_16BIT_FIFOEN+0x32>
    rxdatacount = huart->RxXferCount;
 8003b2e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8003b32:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003b34:	b173      	cbz	r3, 8003b54 <UART_RxISR_16BIT_FIFOEN+0xa0>
 8003b36:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d90a      	bls.n	8003b54 <UART_RxISR_16BIT_FIFOEN+0xa0>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003b3e:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_16BIT;
 8003b40:	4908      	ldr	r1, [pc, #32]	; (8003b64 <UART_RxISR_16BIT_FIFOEN+0xb0>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003b48:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003b4a:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_16BIT;
 8003b4c:	66e1      	str	r1, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003b4e:	f042 0220 	orr.w	r2, r2, #32
 8003b52:	601a      	str	r2, [r3, #0]
  }
}
 8003b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rxdatacount = huart->RxXferCount;
 8003b58:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8003b5c:	e7fa      	b.n	8003b54 <UART_RxISR_16BIT_FIFOEN+0xa0>
 8003b5e:	bf00      	nop
 8003b60:	effffffe 	.word	0xeffffffe
 8003b64:	080039a1 	.word	0x080039a1

08003b68 <HAL_UART_ErrorCallback>:
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop

08003b6c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b6c:	6802      	ldr	r2, [r0, #0]
{
 8003b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b72:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b74:	f640 050f 	movw	r5, #2063	; 0x80f
{
 8003b78:	4604      	mov	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b7a:	6810      	ldr	r0, [r2, #0]
  if (errorflags == 0U)
 8003b7c:	422b      	tst	r3, r5
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b7e:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8003b80:	d070      	beq.n	8003c64 <HAL_UART_IRQHandler+0xf8>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003b82:	4d73      	ldr	r5, [pc, #460]	; (8003d50 <HAL_UART_IRQHandler+0x1e4>)
 8003b84:	400d      	ands	r5, r1
 8003b86:	f000 808f 	beq.w	8003ca8 <HAL_UART_IRQHandler+0x13c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b8a:	07df      	lsls	r7, r3, #31
 8003b8c:	d509      	bpl.n	8003ba2 <HAL_UART_IRQHandler+0x36>
 8003b8e:	05c6      	lsls	r6, r0, #23
 8003b90:	d507      	bpl.n	8003ba2 <HAL_UART_IRQHandler+0x36>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003b92:	2601      	movs	r6, #1
 8003b94:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b96:	f8d4 6088 	ldr.w	r6, [r4, #136]	; 0x88
 8003b9a:	f046 0601 	orr.w	r6, r6, #1
 8003b9e:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ba2:	079f      	lsls	r7, r3, #30
 8003ba4:	f003 0604 	and.w	r6, r3, #4
 8003ba8:	f140 8093 	bpl.w	8003cd2 <HAL_UART_IRQHandler+0x166>
 8003bac:	07cf      	lsls	r7, r1, #31
 8003bae:	d50a      	bpl.n	8003bc6 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003bb0:	2702      	movs	r7, #2
 8003bb2:	6217      	str	r7, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bb4:	f8d4 7088 	ldr.w	r7, [r4, #136]	; 0x88
 8003bb8:	f047 0704 	orr.w	r7, r7, #4
 8003bbc:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bc0:	2e00      	cmp	r6, #0
 8003bc2:	f040 808c 	bne.w	8003cde <HAL_UART_IRQHandler+0x172>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003bc6:	071f      	lsls	r7, r3, #28
 8003bc8:	d505      	bpl.n	8003bd6 <HAL_UART_IRQHandler+0x6a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003bca:	0686      	lsls	r6, r0, #26
 8003bcc:	f100 8097 	bmi.w	8003cfe <HAL_UART_IRQHandler+0x192>
 8003bd0:	2d00      	cmp	r5, #0
 8003bd2:	f040 8094 	bne.w	8003cfe <HAL_UART_IRQHandler+0x192>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003bd6:	051f      	lsls	r7, r3, #20
 8003bd8:	d50a      	bpl.n	8003bf0 <HAL_UART_IRQHandler+0x84>
 8003bda:	0146      	lsls	r6, r0, #5
 8003bdc:	d508      	bpl.n	8003bf0 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bde:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8003be2:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003be4:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8003be8:	f045 0520 	orr.w	r5, r5, #32
 8003bec:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bf0:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8003bf4:	2d00      	cmp	r5, #0
 8003bf6:	d06a      	beq.n	8003cce <HAL_UART_IRQHandler+0x162>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003bf8:	069d      	lsls	r5, r3, #26
 8003bfa:	d507      	bpl.n	8003c0c <HAL_UART_IRQHandler+0xa0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003bfc:	0680      	lsls	r0, r0, #26
 8003bfe:	f140 808b 	bpl.w	8003d18 <HAL_UART_IRQHandler+0x1ac>
        if (huart->RxISR != NULL)
 8003c02:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003c04:	b113      	cbz	r3, 8003c0c <HAL_UART_IRQHandler+0xa0>
          huart->RxISR(huart);
 8003c06:	4620      	mov	r0, r4
 8003c08:	4798      	blx	r3
 8003c0a:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8003c0c:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c10:	6891      	ldr	r1, [r2, #8]
 8003c12:	064f      	lsls	r7, r1, #25
 8003c14:	d403      	bmi.n	8003c1e <HAL_UART_IRQHandler+0xb2>
 8003c16:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 8003c1a:	f000 8093 	beq.w	8003d44 <HAL_UART_IRQHandler+0x1d8>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c1e:	6811      	ldr	r1, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8003c20:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c22:	4b4c      	ldr	r3, [pc, #304]	; (8003d54 <HAL_UART_IRQHandler+0x1e8>)
  huart->RxISR = NULL;
 8003c24:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c26:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8003c2a:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c2c:	6891      	ldr	r1, [r2, #8]
 8003c2e:	400b      	ands	r3, r1
 8003c30:	6093      	str	r3, [r2, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8003c32:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c36:	6893      	ldr	r3, [r2, #8]
  huart->RxISR = NULL;
 8003c38:	66e0      	str	r0, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3a:	065e      	lsls	r6, r3, #25
 8003c3c:	d568      	bpl.n	8003d10 <HAL_UART_IRQHandler+0x1a4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c3e:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8003c40:	6fa1      	ldr	r1, [r4, #120]	; 0x78
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c46:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8003c48:	2900      	cmp	r1, #0
 8003c4a:	d061      	beq.n	8003d10 <HAL_UART_IRQHandler+0x1a4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c4c:	4b42      	ldr	r3, [pc, #264]	; (8003d58 <HAL_UART_IRQHandler+0x1ec>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c4e:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c50:	650b      	str	r3, [r1, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c52:	f7fd fa75 	bl	8001140 <HAL_DMA_Abort_IT>
 8003c56:	2800      	cmp	r0, #0
 8003c58:	d039      	beq.n	8003cce <HAL_UART_IRQHandler+0x162>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c5a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
}
 8003c5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c60:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003c62:	4718      	bx	r3
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003c64:	069f      	lsls	r7, r3, #26
 8003c66:	d509      	bpl.n	8003c7c <HAL_UART_IRQHandler+0x110>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003c68:	0686      	lsls	r6, r0, #26
 8003c6a:	d505      	bpl.n	8003c78 <HAL_UART_IRQHandler+0x10c>
      if (huart->RxISR != NULL)
 8003c6c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003c6e:	b373      	cbz	r3, 8003cce <HAL_UART_IRQHandler+0x162>
      huart->TxISR(huart);
 8003c70:	4620      	mov	r0, r4
}
 8003c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8003c76:	4718      	bx	r3
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003c78:	00cd      	lsls	r5, r1, #3
 8003c7a:	d4f7      	bmi.n	8003c6c <HAL_UART_IRQHandler+0x100>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c7c:	02dd      	lsls	r5, r3, #11
 8003c7e:	d409      	bmi.n	8003c94 <HAL_UART_IRQHandler+0x128>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003c80:	061e      	lsls	r6, r3, #24
 8003c82:	d51a      	bpl.n	8003cba <HAL_UART_IRQHandler+0x14e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003c84:	0605      	lsls	r5, r0, #24
 8003c86:	d516      	bpl.n	8003cb6 <HAL_UART_IRQHandler+0x14a>
    if (huart->TxISR != NULL)
 8003c88:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8003c8a:	b303      	cbz	r3, 8003cce <HAL_UART_IRQHandler+0x162>
      huart->TxISR(huart);
 8003c8c:	4620      	mov	r0, r4
}
 8003c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8003c92:	4718      	bx	r3
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c94:	024f      	lsls	r7, r1, #9
 8003c96:	d5f3      	bpl.n	8003c80 <HAL_UART_IRQHandler+0x114>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c98:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003c9c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c9e:	6213      	str	r3, [r2, #32]
}
 8003ca0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8003ca4:	f000 bc64 	b.w	8004570 <HAL_UARTEx_WakeupCallback>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003ca8:	4e2c      	ldr	r6, [pc, #176]	; (8003d5c <HAL_UART_IRQHandler+0x1f0>)
 8003caa:	4230      	tst	r0, r6
 8003cac:	d0e6      	beq.n	8003c7c <HAL_UART_IRQHandler+0x110>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003cae:	07df      	lsls	r7, r3, #31
 8003cb0:	f57f af77 	bpl.w	8003ba2 <HAL_UART_IRQHandler+0x36>
 8003cb4:	e76b      	b.n	8003b8e <HAL_UART_IRQHandler+0x22>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003cb6:	020f      	lsls	r7, r1, #8
 8003cb8:	d4e6      	bmi.n	8003c88 <HAL_UART_IRQHandler+0x11c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003cba:	065e      	lsls	r6, r3, #25
 8003cbc:	d501      	bpl.n	8003cc2 <HAL_UART_IRQHandler+0x156>
 8003cbe:	0645      	lsls	r5, r0, #25
 8003cc0:	d42e      	bmi.n	8003d20 <HAL_UART_IRQHandler+0x1b4>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003cc2:	0219      	lsls	r1, r3, #8
 8003cc4:	d414      	bmi.n	8003cf0 <HAL_UART_IRQHandler+0x184>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003cc6:	01db      	lsls	r3, r3, #7
 8003cc8:	d501      	bpl.n	8003cce <HAL_UART_IRQHandler+0x162>
 8003cca:	2800      	cmp	r0, #0
 8003ccc:	db35      	blt.n	8003d3a <HAL_UART_IRQHandler+0x1ce>
}
 8003cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003cd2:	2e00      	cmp	r6, #0
 8003cd4:	f43f af77 	beq.w	8003bc6 <HAL_UART_IRQHandler+0x5a>
 8003cd8:	07ce      	lsls	r6, r1, #31
 8003cda:	f57f af74 	bpl.w	8003bc6 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003cde:	2604      	movs	r6, #4
 8003ce0:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ce2:	f8d4 6088 	ldr.w	r6, [r4, #136]	; 0x88
 8003ce6:	f046 0602 	orr.w	r6, r6, #2
 8003cea:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
 8003cee:	e76a      	b.n	8003bc6 <HAL_UART_IRQHandler+0x5a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003cf0:	0042      	lsls	r2, r0, #1
 8003cf2:	d5e8      	bpl.n	8003cc6 <HAL_UART_IRQHandler+0x15a>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003cf4:	4620      	mov	r0, r4
}
 8003cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003cfa:	f000 bc3d 	b.w	8004578 <HAL_UARTEx_TxFifoEmptyCallback>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003cfe:	2508      	movs	r5, #8
 8003d00:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d02:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8003d06:	f045 0508 	orr.w	r5, r5, #8
 8003d0a:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 8003d0e:	e762      	b.n	8003bd6 <HAL_UART_IRQHandler+0x6a>
            HAL_UART_ErrorCallback(huart);
 8003d10:	4620      	mov	r0, r4
 8003d12:	f7ff ff29 	bl	8003b68 <HAL_UART_ErrorCallback>
 8003d16:	e7da      	b.n	8003cce <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003d18:	00cb      	lsls	r3, r1, #3
 8003d1a:	f57f af77 	bpl.w	8003c0c <HAL_UART_IRQHandler+0xa0>
 8003d1e:	e770      	b.n	8003c02 <HAL_UART_IRQHandler+0x96>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d20:	6813      	ldr	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003d22:	2520      	movs	r5, #32
  huart->TxISR = NULL;
 8003d24:	2100      	movs	r1, #0
  HAL_UART_TxCpltCallback(huart);
 8003d26:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d2c:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003d2e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  huart->TxISR = NULL;
 8003d32:	6721      	str	r1, [r4, #112]	; 0x70
  HAL_UART_TxCpltCallback(huart);
 8003d34:	f7fc ffca 	bl	8000ccc <HAL_UART_TxCpltCallback>
 8003d38:	e7c9      	b.n	8003cce <HAL_UART_IRQHandler+0x162>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003d3a:	4620      	mov	r0, r4
}
 8003d3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003d40:	f000 bc18 	b.w	8004574 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 8003d44:	4620      	mov	r0, r4
 8003d46:	f7ff ff0f 	bl	8003b68 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d4a:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 8003d4e:	e7be      	b.n	8003cce <HAL_UART_IRQHandler+0x162>
 8003d50:	10000001 	.word	0x10000001
 8003d54:	effffffe 	.word	0xeffffffe
 8003d58:	08003d61 	.word	0x08003d61
 8003d5c:	04000120 	.word	0x04000120

08003d60 <UART_DMAAbortOnError>:
{
 8003d60:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 8003d62:	2200      	movs	r2, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d64:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8003d66:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  HAL_UART_ErrorCallback(huart);
 8003d6a:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 8003d6c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 8003d70:	f7ff fefa 	bl	8003b68 <HAL_UART_ErrorCallback>
}
 8003d74:	bd08      	pop	{r3, pc}
 8003d76:	bf00      	nop

08003d78 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d78:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003d7a:	07da      	lsls	r2, r3, #31
{
 8003d7c:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d7e:	d506      	bpl.n	8003d8e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d80:	6801      	ldr	r1, [r0, #0]
 8003d82:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003d84:	684a      	ldr	r2, [r1, #4]
 8003d86:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003d8a:	4322      	orrs	r2, r4
 8003d8c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d8e:	079c      	lsls	r4, r3, #30
 8003d90:	d506      	bpl.n	8003da0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d92:	6801      	ldr	r1, [r0, #0]
 8003d94:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003d96:	684a      	ldr	r2, [r1, #4]
 8003d98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d9c:	4322      	orrs	r2, r4
 8003d9e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003da0:	0759      	lsls	r1, r3, #29
 8003da2:	d506      	bpl.n	8003db2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003da4:	6801      	ldr	r1, [r0, #0]
 8003da6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003da8:	684a      	ldr	r2, [r1, #4]
 8003daa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003dae:	4322      	orrs	r2, r4
 8003db0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003db2:	071a      	lsls	r2, r3, #28
 8003db4:	d506      	bpl.n	8003dc4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003db6:	6801      	ldr	r1, [r0, #0]
 8003db8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003dba:	684a      	ldr	r2, [r1, #4]
 8003dbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003dc0:	4322      	orrs	r2, r4
 8003dc2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dc4:	06dc      	lsls	r4, r3, #27
 8003dc6:	d506      	bpl.n	8003dd6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dc8:	6801      	ldr	r1, [r0, #0]
 8003dca:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003dcc:	688a      	ldr	r2, [r1, #8]
 8003dce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003dd2:	4322      	orrs	r2, r4
 8003dd4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dd6:	0699      	lsls	r1, r3, #26
 8003dd8:	d506      	bpl.n	8003de8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dda:	6801      	ldr	r1, [r0, #0]
 8003ddc:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003dde:	688a      	ldr	r2, [r1, #8]
 8003de0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003de4:	4322      	orrs	r2, r4
 8003de6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003de8:	065a      	lsls	r2, r3, #25
 8003dea:	d50a      	bpl.n	8003e02 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dec:	6801      	ldr	r1, [r0, #0]
 8003dee:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003df0:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003df2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003df6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003dfa:	ea42 0204 	orr.w	r2, r2, r4
 8003dfe:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e00:	d00b      	beq.n	8003e1a <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e02:	061b      	lsls	r3, r3, #24
 8003e04:	d506      	bpl.n	8003e14 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e06:	6802      	ldr	r2, [r0, #0]
 8003e08:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003e0a:	6853      	ldr	r3, [r2, #4]
 8003e0c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003e10:	430b      	orrs	r3, r1
 8003e12:	6053      	str	r3, [r2, #4]
}
 8003e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e18:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e1a:	684a      	ldr	r2, [r1, #4]
 8003e1c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003e1e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003e22:	4322      	orrs	r2, r4
 8003e24:	604a      	str	r2, [r1, #4]
 8003e26:	e7ec      	b.n	8003e02 <UART_AdvFeatureConfig+0x8a>

08003e28 <HAL_UART_Init>:
  if (huart == NULL)
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	f000 80d2 	beq.w	8003fd2 <HAL_UART_Init+0x1aa>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003e2e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
{
 8003e32:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e36:	4604      	mov	r4, r0
 8003e38:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_RESET)
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d058      	beq.n	8003ef0 <HAL_UART_Init+0xc8>
  __HAL_UART_DISABLE(huart);
 8003e3e:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003e40:	2024      	movs	r0, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e42:	6921      	ldr	r1, [r4, #16]
 8003e44:	68a2      	ldr	r2, [r4, #8]
  huart->gState = HAL_UART_STATE_BUSY;
 8003e46:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e4a:	430a      	orrs	r2, r1
  __HAL_UART_DISABLE(huart);
 8003e4c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e4e:	6960      	ldr	r0, [r4, #20]
 8003e50:	69e1      	ldr	r1, [r4, #28]
  __HAL_UART_DISABLE(huart);
 8003e52:	f025 0501 	bic.w	r5, r5, #1
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e56:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e58:	48a1      	ldr	r0, [pc, #644]	; (80040e0 <HAL_UART_Init+0x2b8>)
  __HAL_UART_DISABLE(huart);
 8003e5a:	601d      	str	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e5c:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e5e:	681e      	ldr	r6, [r3, #0]
  tmpreg |= (uint32_t)huart->FifoMode;
 8003e60:	6e65      	ldr	r5, [r4, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e62:	4030      	ands	r0, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e64:	68e7      	ldr	r7, [r4, #12]
  tmpreg |= (uint32_t)huart->FifoMode;
 8003e66:	432a      	orrs	r2, r5
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e68:	f8d4 c018 	ldr.w	ip, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e6c:	4e9d      	ldr	r6, [pc, #628]	; (80040e4 <HAL_UART_Init+0x2bc>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e6e:	4302      	orrs	r2, r0
 8003e70:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e72:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e74:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003e7c:	ea42 0207 	orr.w	r2, r2, r7
 8003e80:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e82:	f000 808b 	beq.w	8003f9c <HAL_UART_Init+0x174>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e86:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003e88:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e8a:	4897      	ldr	r0, [pc, #604]	; (80040e8 <HAL_UART_Init+0x2c0>)
    tmpreg |= huart->Init.OneBitSampling;
 8003e8c:	ea4c 0202 	orr.w	r2, ip, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e90:	4030      	ands	r0, r6
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e92:	4e96      	ldr	r6, [pc, #600]	; (80040ec <HAL_UART_Init+0x2c4>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e94:	4302      	orrs	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e96:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e98:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9c:	f022 020f 	bic.w	r2, r2, #15
 8003ea0:	ea42 0205 	orr.w	r2, r2, r5
 8003ea4:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ea6:	d028      	beq.n	8003efa <HAL_UART_Init+0xd2>
 8003ea8:	4a91      	ldr	r2, [pc, #580]	; (80040f0 <HAL_UART_Init+0x2c8>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	f000 810e 	beq.w	80040cc <HAL_UART_Init+0x2a4>
 8003eb0:	4a90      	ldr	r2, [pc, #576]	; (80040f4 <HAL_UART_Init+0x2cc>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	f000 8100 	beq.w	80040b8 <HAL_UART_Init+0x290>
 8003eb8:	4a8f      	ldr	r2, [pc, #572]	; (80040f8 <HAL_UART_Init+0x2d0>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	f000 829e 	beq.w	80043fc <HAL_UART_Init+0x5d4>
 8003ec0:	4a8e      	ldr	r2, [pc, #568]	; (80040fc <HAL_UART_Init+0x2d4>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	f000 82a4 	beq.w	8004410 <HAL_UART_Init+0x5e8>
 8003ec8:	4a8d      	ldr	r2, [pc, #564]	; (8004100 <HAL_UART_Init+0x2d8>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	f000 82aa 	beq.w	8004424 <HAL_UART_Init+0x5fc>
 8003ed0:	4a8c      	ldr	r2, [pc, #560]	; (8004104 <HAL_UART_Init+0x2dc>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	f000 82c5 	beq.w	8004462 <HAL_UART_Init+0x63a>
 8003ed8:	4a8b      	ldr	r2, [pc, #556]	; (8004108 <HAL_UART_Init+0x2e0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d16f      	bne.n	8003fbe <HAL_UART_Init+0x196>
 8003ede:	4b8b      	ldr	r3, [pc, #556]	; (800410c <HAL_UART_Init+0x2e4>)
 8003ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	2b05      	cmp	r3, #5
 8003ee8:	d869      	bhi.n	8003fbe <HAL_UART_Init+0x196>
 8003eea:	4a89      	ldr	r2, [pc, #548]	; (8004110 <HAL_UART_Init+0x2e8>)
 8003eec:	5cd3      	ldrb	r3, [r2, r3]
 8003eee:	e00c      	b.n	8003f0a <HAL_UART_Init+0xe2>
    huart->Lock = HAL_UNLOCKED;
 8003ef0:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 8003ef4:	f7fc ffc4 	bl	8000e80 <HAL_UART_MspInit>
 8003ef8:	e7a1      	b.n	8003e3e <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003efa:	4b84      	ldr	r3, [pc, #528]	; (800410c <HAL_UART_Init+0x2e4>)
 8003efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f02:	2b28      	cmp	r3, #40	; 0x28
 8003f04:	d85b      	bhi.n	8003fbe <HAL_UART_Init+0x196>
 8003f06:	4a83      	ldr	r2, [pc, #524]	; (8004114 <HAL_UART_Init+0x2ec>)
 8003f08:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f0a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003f0e:	f000 810f 	beq.w	8004130 <HAL_UART_Init+0x308>
    switch (clocksource)
 8003f12:	2b40      	cmp	r3, #64	; 0x40
 8003f14:	d853      	bhi.n	8003fbe <HAL_UART_Init+0x196>
 8003f16:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003f1a:	0209      	.short	0x0209
 8003f1c:	0052020c 	.word	0x0052020c
 8003f20:	02040052 	.word	0x02040052
 8003f24:	00520052 	.word	0x00520052
 8003f28:	01fc0052 	.word	0x01fc0052
 8003f2c:	00520052 	.word	0x00520052
 8003f30:	00520052 	.word	0x00520052
 8003f34:	00520052 	.word	0x00520052
 8003f38:	01d00052 	.word	0x01d00052
 8003f3c:	00520052 	.word	0x00520052
 8003f40:	00520052 	.word	0x00520052
 8003f44:	00520052 	.word	0x00520052
 8003f48:	00520052 	.word	0x00520052
 8003f4c:	00520052 	.word	0x00520052
 8003f50:	00520052 	.word	0x00520052
 8003f54:	00520052 	.word	0x00520052
 8003f58:	02120052 	.word	0x02120052
 8003f5c:	00520052 	.word	0x00520052
 8003f60:	00520052 	.word	0x00520052
 8003f64:	00520052 	.word	0x00520052
 8003f68:	00520052 	.word	0x00520052
 8003f6c:	00520052 	.word	0x00520052
 8003f70:	00520052 	.word	0x00520052
 8003f74:	00520052 	.word	0x00520052
 8003f78:	00520052 	.word	0x00520052
 8003f7c:	00520052 	.word	0x00520052
 8003f80:	00520052 	.word	0x00520052
 8003f84:	00520052 	.word	0x00520052
 8003f88:	00520052 	.word	0x00520052
 8003f8c:	00520052 	.word	0x00520052
 8003f90:	00520052 	.word	0x00520052
 8003f94:	00520052 	.word	0x00520052
 8003f98:	020f0052 	.word	0x020f0052
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f9c:	6898      	ldr	r0, [r3, #8]
 8003f9e:	4a52      	ldr	r2, [pc, #328]	; (80040e8 <HAL_UART_Init+0x2c0>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fa0:	495a      	ldr	r1, [pc, #360]	; (800410c <HAL_UART_Init+0x2e4>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fa2:	4002      	ands	r2, r0
 8003fa4:	ea42 020c 	orr.w	r2, r2, ip
 8003fa8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fac:	f022 020f 	bic.w	r2, r2, #15
 8003fb0:	432a      	orrs	r2, r5
 8003fb2:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fb4:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	2b05      	cmp	r3, #5
 8003fbc:	d90b      	bls.n	8003fd6 <HAL_UART_Init+0x1ae>
  huart->RxISR = NULL;
 8003fbe:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8003fc0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    return HAL_ERROR;
 8003fc4:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 8003fc6:	6723      	str	r3, [r4, #112]	; 0x70
  huart->RxISR = NULL;
 8003fc8:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
}
 8003fcc:	b007      	add	sp, #28
 8003fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_ERROR;
 8003fd2:	2001      	movs	r0, #1
}
 8003fd4:	4770      	bx	lr
    switch (clocksource)
 8003fd6:	4a50      	ldr	r2, [pc, #320]	; (8004118 <HAL_UART_Init+0x2f0>)
 8003fd8:	5cd3      	ldrb	r3, [r2, r3]
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	f000 823c 	beq.w	8004458 <HAL_UART_Init+0x630>
 8003fe0:	f240 822a 	bls.w	8004438 <HAL_UART_Init+0x610>
 8003fe4:	2b20      	cmp	r3, #32
 8003fe6:	f000 81ac 	beq.w	8004342 <HAL_UART_Init+0x51a>
 8003fea:	2b40      	cmp	r3, #64	; 0x40
 8003fec:	f000 8245 	beq.w	800447a <HAL_UART_Init+0x652>
 8003ff0:	2b10      	cmp	r3, #16
 8003ff2:	d1e4      	bne.n	8003fbe <HAL_UART_Init+0x196>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ff4:	680b      	ldr	r3, [r1, #0]
 8003ff6:	069f      	lsls	r7, r3, #26
 8003ff8:	f140 8242 	bpl.w	8004480 <HAL_UART_Init+0x658>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003ffc:	680b      	ldr	r3, [r1, #0]
 8003ffe:	4847      	ldr	r0, [pc, #284]	; (800411c <HAL_UART_Init+0x2f4>)
 8004000:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004004:	40d8      	lsrs	r0, r3
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004006:	4b46      	ldr	r3, [pc, #280]	; (8004120 <HAL_UART_Init+0x2f8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004008:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800400a:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800400e:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004012:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004016:	428b      	cmp	r3, r1
 8004018:	d3d1      	bcc.n	8003fbe <HAL_UART_Init+0x196>
 800401a:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 800401e:	d8ce      	bhi.n	8003fbe <HAL_UART_Init+0x196>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004020:	2500      	movs	r5, #0
 8004022:	2300      	movs	r3, #0
 8004024:	0877      	lsrs	r7, r6, #1
 8004026:	4629      	mov	r1, r5
 8004028:	f7fc f9b2 	bl	8000390 <__aeabi_uldivmod>
 800402c:	4632      	mov	r2, r6
 800402e:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8004032:	462b      	mov	r3, r5
 8004034:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8004038:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 800403c:	eb18 0007 	adds.w	r0, r8, r7
 8004040:	f149 0100 	adc.w	r1, r9, #0
 8004044:	f7fc f9a4 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004048:	4b36      	ldr	r3, [pc, #216]	; (8004124 <HAL_UART_Init+0x2fc>)
 800404a:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800404e:	429a      	cmp	r2, r3
 8004050:	d8b5      	bhi.n	8003fbe <HAL_UART_Init+0x196>
          huart->Instance->BRR = usartdiv;
 8004052:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8004054:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 8004058:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 800405a:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 800405c:	e9c4 551b 	strd	r5, r5, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004060:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004062:	2b00      	cmp	r3, #0
 8004064:	f040 8151 	bne.w	800430a <HAL_UART_Init+0x4e2>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004068:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800406a:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004072:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004074:	689a      	ldr	r2, [r3, #8]
 8004076:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800407a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	f042 0201 	orr.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004084:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  tickstart = HAL_GetTick();
 8004088:	f7fc ffcc 	bl	8001024 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800408c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800408e:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	0711      	lsls	r1, r2, #28
 8004094:	f100 80d4 	bmi.w	8004240 <HAL_UART_Init+0x418>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	0750      	lsls	r0, r2, #29
 800409c:	f100 80f9 	bmi.w	8004292 <HAL_UART_Init+0x46a>
  __HAL_UNLOCK(huart);
 80040a0:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80040a2:	2220      	movs	r2, #32
  return HAL_OK;
 80040a4:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80040a6:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80040aa:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80040ae:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
}
 80040b2:	b007      	add	sp, #28
 80040b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040b8:	4b14      	ldr	r3, [pc, #80]	; (800410c <HAL_UART_Init+0x2e4>)
 80040ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	2b05      	cmp	r3, #5
 80040c2:	f63f af7c 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 80040c6:	4a18      	ldr	r2, [pc, #96]	; (8004128 <HAL_UART_Init+0x300>)
 80040c8:	5cd3      	ldrb	r3, [r2, r3]
 80040ca:	e71e      	b.n	8003f0a <HAL_UART_Init+0xe2>
 80040cc:	4b0f      	ldr	r3, [pc, #60]	; (800410c <HAL_UART_Init+0x2e4>)
 80040ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	2b05      	cmp	r3, #5
 80040d6:	f63f af72 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 80040da:	4a14      	ldr	r2, [pc, #80]	; (800412c <HAL_UART_Init+0x304>)
 80040dc:	5cd3      	ldrb	r3, [r2, r3]
 80040de:	e714      	b.n	8003f0a <HAL_UART_Init+0xe2>
 80040e0:	cfff69f3 	.word	0xcfff69f3
 80040e4:	58000c00 	.word	0x58000c00
 80040e8:	11fff4ff 	.word	0x11fff4ff
 80040ec:	40011000 	.word	0x40011000
 80040f0:	40004400 	.word	0x40004400
 80040f4:	40004800 	.word	0x40004800
 80040f8:	40004c00 	.word	0x40004c00
 80040fc:	40005000 	.word	0x40005000
 8004100:	40011400 	.word	0x40011400
 8004104:	40007800 	.word	0x40007800
 8004108:	40007c00 	.word	0x40007c00
 800410c:	58024400 	.word	0x58024400
 8004110:	080067f4 	.word	0x080067f4
 8004114:	080067c8 	.word	0x080067c8
 8004118:	080067fc 	.word	0x080067fc
 800411c:	03d09000 	.word	0x03d09000
 8004120:	08006804 	.word	0x08006804
 8004124:	000ffcff 	.word	0x000ffcff
 8004128:	080067f4 	.word	0x080067f4
 800412c:	080067f4 	.word	0x080067f4
    switch (clocksource)
 8004130:	2b40      	cmp	r3, #64	; 0x40
 8004132:	f63f af44 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 8004136:	a201      	add	r2, pc, #4	; (adr r2, 800413c <HAL_UART_Init+0x314>)
 8004138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800413c:	080043b3 	.word	0x080043b3
 8004140:	080043ad 	.word	0x080043ad
 8004144:	08003fbf 	.word	0x08003fbf
 8004148:	08003fbf 	.word	0x08003fbf
 800414c:	080043b9 	.word	0x080043b9
 8004150:	08003fbf 	.word	0x08003fbf
 8004154:	08003fbf 	.word	0x08003fbf
 8004158:	08003fbf 	.word	0x08003fbf
 800415c:	0800439f 	.word	0x0800439f
 8004160:	08003fbf 	.word	0x08003fbf
 8004164:	08003fbf 	.word	0x08003fbf
 8004168:	08003fbf 	.word	0x08003fbf
 800416c:	08003fbf 	.word	0x08003fbf
 8004170:	08003fbf 	.word	0x08003fbf
 8004174:	08003fbf 	.word	0x08003fbf
 8004178:	08003fbf 	.word	0x08003fbf
 800417c:	08004347 	.word	0x08004347
 8004180:	08003fbf 	.word	0x08003fbf
 8004184:	08003fbf 	.word	0x08003fbf
 8004188:	08003fbf 	.word	0x08003fbf
 800418c:	08003fbf 	.word	0x08003fbf
 8004190:	08003fbf 	.word	0x08003fbf
 8004194:	08003fbf 	.word	0x08003fbf
 8004198:	08003fbf 	.word	0x08003fbf
 800419c:	08003fbf 	.word	0x08003fbf
 80041a0:	08003fbf 	.word	0x08003fbf
 80041a4:	08003fbf 	.word	0x08003fbf
 80041a8:	08003fbf 	.word	0x08003fbf
 80041ac:	08003fbf 	.word	0x08003fbf
 80041b0:	08003fbf 	.word	0x08003fbf
 80041b4:	08003fbf 	.word	0x08003fbf
 80041b8:	08003fbf 	.word	0x08003fbf
 80041bc:	080043c3 	.word	0x080043c3
 80041c0:	08003fbf 	.word	0x08003fbf
 80041c4:	08003fbf 	.word	0x08003fbf
 80041c8:	08003fbf 	.word	0x08003fbf
 80041cc:	08003fbf 	.word	0x08003fbf
 80041d0:	08003fbf 	.word	0x08003fbf
 80041d4:	08003fbf 	.word	0x08003fbf
 80041d8:	08003fbf 	.word	0x08003fbf
 80041dc:	08003fbf 	.word	0x08003fbf
 80041e0:	08003fbf 	.word	0x08003fbf
 80041e4:	08003fbf 	.word	0x08003fbf
 80041e8:	08003fbf 	.word	0x08003fbf
 80041ec:	08003fbf 	.word	0x08003fbf
 80041f0:	08003fbf 	.word	0x08003fbf
 80041f4:	08003fbf 	.word	0x08003fbf
 80041f8:	08003fbf 	.word	0x08003fbf
 80041fc:	08003fbf 	.word	0x08003fbf
 8004200:	08003fbf 	.word	0x08003fbf
 8004204:	08003fbf 	.word	0x08003fbf
 8004208:	08003fbf 	.word	0x08003fbf
 800420c:	08003fbf 	.word	0x08003fbf
 8004210:	08003fbf 	.word	0x08003fbf
 8004214:	08003fbf 	.word	0x08003fbf
 8004218:	08003fbf 	.word	0x08003fbf
 800421c:	08003fbf 	.word	0x08003fbf
 8004220:	08003fbf 	.word	0x08003fbf
 8004224:	08003fbf 	.word	0x08003fbf
 8004228:	08003fbf 	.word	0x08003fbf
 800422c:	08003fbf 	.word	0x08003fbf
 8004230:	08003fbf 	.word	0x08003fbf
 8004234:	08003fbf 	.word	0x08003fbf
 8004238:	08003fbf 	.word	0x08003fbf
 800423c:	080043c7 	.word	0x080043c7
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004240:	69dd      	ldr	r5, [r3, #28]
 8004242:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8004246:	f47f af27 	bne.w	8004098 <HAL_UART_Init+0x270>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800424a:	f7fc feeb 	bl	8001024 <HAL_GetTick>
 800424e:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004250:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004252:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8004256:	f080 80c0 	bcs.w	80043da <HAL_UART_Init+0x5b2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	0752      	lsls	r2, r2, #29
 800425e:	d5ef      	bpl.n	8004240 <HAL_UART_Init+0x418>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004260:	69da      	ldr	r2, [r3, #28]
 8004262:	0517      	lsls	r7, r2, #20
 8004264:	d5ec      	bpl.n	8004240 <HAL_UART_Init+0x418>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004266:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800426a:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800426c:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800426e:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004270:	6819      	ldr	r1, [r3, #0]
 8004272:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 8004276:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004278:	6899      	ldr	r1, [r3, #8]
 800427a:	f021 0101 	bic.w	r1, r1, #1
 800427e:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8004280:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          __HAL_UNLOCK(huart);
 8004284:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004288:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800428c:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
 8004290:	e69c      	b.n	8003fcc <HAL_UART_Init+0x1a4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004292:	69dd      	ldr	r5, [r3, #28]
 8004294:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8004298:	f47f af02 	bne.w	80040a0 <HAL_UART_Init+0x278>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800429c:	f7fc fec2 	bl	8001024 <HAL_GetTick>
 80042a0:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80042a2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a4:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 80042a8:	f080 8097 	bcs.w	80043da <HAL_UART_Init+0x5b2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	0751      	lsls	r1, r2, #29
 80042b0:	d5ef      	bpl.n	8004292 <HAL_UART_Init+0x46a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042b2:	69da      	ldr	r2, [r3, #28]
 80042b4:	0512      	lsls	r2, r2, #20
 80042b6:	d5ec      	bpl.n	8004292 <HAL_UART_Init+0x46a>
 80042b8:	e7d5      	b.n	8004266 <HAL_UART_Init+0x43e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042ba:	4b73      	ldr	r3, [pc, #460]	; (8004488 <HAL_UART_Init+0x660>)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	0690      	lsls	r0, r2, #26
 80042c0:	f140 80d9 	bpl.w	8004476 <HAL_UART_Init+0x64e>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4871      	ldr	r0, [pc, #452]	; (800448c <HAL_UART_Init+0x664>)
 80042c8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80042cc:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042ce:	4b70      	ldr	r3, [pc, #448]	; (8004490 <HAL_UART_Init+0x668>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042d0:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042d4:	6862      	ldr	r2, [r4, #4]
 80042d6:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 80042da:	fbb0 f3f3 	udiv	r3, r0, r3
 80042de:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80042e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80042e6:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042e8:	f1a3 0210 	sub.w	r2, r3, #16
 80042ec:	428a      	cmp	r2, r1
 80042ee:	f63f ae66 	bhi.w	8003fbe <HAL_UART_Init+0x196>
        huart->Instance->BRR = usartdiv;
 80042f2:	6820      	ldr	r0, [r4, #0]
  huart->NbTxDataToProcess = 1;
 80042f4:	2200      	movs	r2, #0
  huart->NbRxDataToProcess = 1;
 80042f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
        huart->Instance->BRR = usartdiv;
 80042fa:	60c3      	str	r3, [r0, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->RxISR = NULL;
 80042fe:	6722      	str	r2, [r4, #112]	; 0x70
  huart->NbTxDataToProcess = 1;
 8004300:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004304:	2b00      	cmp	r3, #0
 8004306:	f43f aeaf 	beq.w	8004068 <HAL_UART_Init+0x240>
    UART_AdvFeatureConfig(huart);
 800430a:	4620      	mov	r0, r4
 800430c:	f7ff fd34 	bl	8003d78 <UART_AdvFeatureConfig>
 8004310:	e6aa      	b.n	8004068 <HAL_UART_Init+0x240>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004312:	a803      	add	r0, sp, #12
 8004314:	f7fe ff0e 	bl	8003134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004318:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800431a:	2800      	cmp	r0, #0
 800431c:	d056      	beq.n	80043cc <HAL_UART_Init+0x5a4>
 800431e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004320:	e7d5      	b.n	80042ce <HAL_UART_Init+0x4a6>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004322:	4668      	mov	r0, sp
 8004324:	f7fe fe6e 	bl	8003004 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004328:	9801      	ldr	r0, [sp, #4]
 800432a:	e7f6      	b.n	800431a <HAL_UART_Init+0x4f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 800432c:	f7fd fea4 	bl	8002078 <HAL_RCC_GetPCLK1Freq>
 8004330:	e7f3      	b.n	800431a <HAL_UART_Init+0x4f2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004332:	f7fd ff51 	bl	80021d8 <HAL_RCC_GetPCLK2Freq>
 8004336:	e7f0      	b.n	800431a <HAL_UART_Init+0x4f2>
        pclk = (uint32_t) LSE_VALUE;
 8004338:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800433c:	e7c7      	b.n	80042ce <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) CSI_VALUE;
 800433e:	4855      	ldr	r0, [pc, #340]	; (8004494 <HAL_UART_Init+0x66c>)
 8004340:	e7c5      	b.n	80042ce <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) CSI_VALUE;
 8004342:	4854      	ldr	r0, [pc, #336]	; (8004494 <HAL_UART_Init+0x66c>)
 8004344:	e65f      	b.n	8004006 <HAL_UART_Init+0x1de>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004346:	4b50      	ldr	r3, [pc, #320]	; (8004488 <HAL_UART_Init+0x660>)
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	0696      	lsls	r6, r2, #26
 800434c:	f140 809a 	bpl.w	8004484 <HAL_UART_Init+0x65c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	484e      	ldr	r0, [pc, #312]	; (800448c <HAL_UART_Init+0x664>)
 8004354:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004358:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800435a:	4b4d      	ldr	r3, [pc, #308]	; (8004490 <HAL_UART_Init+0x668>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800435c:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004360:	6862      	ldr	r2, [r4, #4]
 8004362:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 8004366:	0853      	lsrs	r3, r2, #1
 8004368:	fbb0 f0f5 	udiv	r0, r0, r5
 800436c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004370:	fbb3 f3f2 	udiv	r3, r3, r2
 8004374:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004376:	f1a2 0010 	sub.w	r0, r2, #16
 800437a:	4288      	cmp	r0, r1
 800437c:	f63f ae1f 	bhi.w	8003fbe <HAL_UART_Init+0x196>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004380:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004384:	f3c2 0242 	ubfx	r2, r2, #1, #3
  huart->NbTxDataToProcess = 1;
 8004388:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 800438a:	6825      	ldr	r5, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800438c:	b29b      	uxth	r3, r3
  huart->NbRxDataToProcess = 1;
 800438e:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        huart->Instance->BRR = brrtemp;
 8004392:	4313      	orrs	r3, r2
 8004394:	60eb      	str	r3, [r5, #12]
  huart->RxISR = NULL;
 8004396:	6721      	str	r1, [r4, #112]	; 0x70
  huart->NbTxDataToProcess = 1;
 8004398:	e9c4 011a 	strd	r0, r1, [r4, #104]	; 0x68
 800439c:	e660      	b.n	8004060 <HAL_UART_Init+0x238>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800439e:	a803      	add	r0, sp, #12
 80043a0:	f7fe fec8 	bl	8003134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80043a4:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 80043a6:	b188      	cbz	r0, 80043cc <HAL_UART_Init+0x5a4>
 80043a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80043aa:	e7d6      	b.n	800435a <HAL_UART_Init+0x532>
        pclk = HAL_RCC_GetPCLK2Freq();
 80043ac:	f7fd ff14 	bl	80021d8 <HAL_RCC_GetPCLK2Freq>
 80043b0:	e7f9      	b.n	80043a6 <HAL_UART_Init+0x57e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80043b2:	f7fd fe61 	bl	8002078 <HAL_RCC_GetPCLK1Freq>
 80043b6:	e7f6      	b.n	80043a6 <HAL_UART_Init+0x57e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80043b8:	4668      	mov	r0, sp
 80043ba:	f7fe fe23 	bl	8003004 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80043be:	9801      	ldr	r0, [sp, #4]
 80043c0:	e7f1      	b.n	80043a6 <HAL_UART_Init+0x57e>
        pclk = (uint32_t) CSI_VALUE;
 80043c2:	4834      	ldr	r0, [pc, #208]	; (8004494 <HAL_UART_Init+0x66c>)
 80043c4:	e7c9      	b.n	800435a <HAL_UART_Init+0x532>
        pclk = (uint32_t) LSE_VALUE;
 80043c6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80043ca:	e7c6      	b.n	800435a <HAL_UART_Init+0x532>
  huart->RxISR = NULL;
 80043cc:	2300      	movs	r3, #0
 80043ce:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 80043d2:	6723      	str	r3, [r4, #112]	; 0x70
  huart->RxISR = NULL;
 80043d4:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
 80043d8:	e642      	b.n	8004060 <HAL_UART_Init+0x238>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80043da:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 80043dc:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 80043de:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80043e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80043e4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	f022 0201 	bic.w	r2, r2, #1
 80043ec:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80043ee:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
        __HAL_UNLOCK(huart);
 80043f2:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80043f6:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
 80043fa:	e5e7      	b.n	8003fcc <HAL_UART_Init+0x1a4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043fc:	4b22      	ldr	r3, [pc, #136]	; (8004488 <HAL_UART_Init+0x660>)
 80043fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	2b05      	cmp	r3, #5
 8004406:	f63f adda 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 800440a:	4a23      	ldr	r2, [pc, #140]	; (8004498 <HAL_UART_Init+0x670>)
 800440c:	5cd3      	ldrb	r3, [r2, r3]
 800440e:	e57c      	b.n	8003f0a <HAL_UART_Init+0xe2>
 8004410:	4b1d      	ldr	r3, [pc, #116]	; (8004488 <HAL_UART_Init+0x660>)
 8004412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	2b05      	cmp	r3, #5
 800441a:	f63f add0 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 800441e:	4a1f      	ldr	r2, [pc, #124]	; (800449c <HAL_UART_Init+0x674>)
 8004420:	5cd3      	ldrb	r3, [r2, r3]
 8004422:	e572      	b.n	8003f0a <HAL_UART_Init+0xe2>
 8004424:	4b18      	ldr	r3, [pc, #96]	; (8004488 <HAL_UART_Init+0x660>)
 8004426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004428:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800442c:	2b28      	cmp	r3, #40	; 0x28
 800442e:	f63f adc6 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 8004432:	4a1b      	ldr	r2, [pc, #108]	; (80044a0 <HAL_UART_Init+0x678>)
 8004434:	5cd3      	ldrb	r3, [r2, r3]
 8004436:	e568      	b.n	8003f0a <HAL_UART_Init+0xe2>
    switch (clocksource)
 8004438:	2b02      	cmp	r3, #2
 800443a:	d00a      	beq.n	8004452 <HAL_UART_Init+0x62a>
 800443c:	2b04      	cmp	r3, #4
 800443e:	f47f adbe 	bne.w	8003fbe <HAL_UART_Init+0x196>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004442:	4668      	mov	r0, sp
 8004444:	f7fe fdde 	bl	8003004 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004448:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800444a:	2800      	cmp	r0, #0
 800444c:	d0be      	beq.n	80043cc <HAL_UART_Init+0x5a4>
 800444e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004450:	e5d9      	b.n	8004006 <HAL_UART_Init+0x1de>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004452:	f7fe fdc5 	bl	8002fe0 <HAL_RCCEx_GetD3PCLK1Freq>
 8004456:	e7f8      	b.n	800444a <HAL_UART_Init+0x622>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004458:	a803      	add	r0, sp, #12
 800445a:	f7fe fe6b 	bl	8003134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800445e:	9804      	ldr	r0, [sp, #16]
 8004460:	e7f3      	b.n	800444a <HAL_UART_Init+0x622>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004462:	4b09      	ldr	r3, [pc, #36]	; (8004488 <HAL_UART_Init+0x660>)
 8004464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	2b05      	cmp	r3, #5
 800446c:	f63f ada7 	bhi.w	8003fbe <HAL_UART_Init+0x196>
 8004470:	4a0c      	ldr	r2, [pc, #48]	; (80044a4 <HAL_UART_Init+0x67c>)
 8004472:	5cd3      	ldrb	r3, [r2, r3]
 8004474:	e549      	b.n	8003f0a <HAL_UART_Init+0xe2>
          pclk = (uint32_t) HSI_VALUE;
 8004476:	4805      	ldr	r0, [pc, #20]	; (800448c <HAL_UART_Init+0x664>)
 8004478:	e729      	b.n	80042ce <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) LSE_VALUE;
 800447a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800447e:	e5c2      	b.n	8004006 <HAL_UART_Init+0x1de>
          pclk = (uint32_t) HSI_VALUE;
 8004480:	4802      	ldr	r0, [pc, #8]	; (800448c <HAL_UART_Init+0x664>)
 8004482:	e5c0      	b.n	8004006 <HAL_UART_Init+0x1de>
          pclk = (uint32_t) HSI_VALUE;
 8004484:	4801      	ldr	r0, [pc, #4]	; (800448c <HAL_UART_Init+0x664>)
 8004486:	e768      	b.n	800435a <HAL_UART_Init+0x532>
 8004488:	58024400 	.word	0x58024400
 800448c:	03d09000 	.word	0x03d09000
 8004490:	08006804 	.word	0x08006804
 8004494:	003d0900 	.word	0x003d0900
 8004498:	080067f4 	.word	0x080067f4
 800449c:	080067f4 	.word	0x080067f4
 80044a0:	080067c8 	.word	0x080067c8
 80044a4:	080067f4 	.word	0x080067f4

080044a8 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a8:	2300      	movs	r3, #0
{
 80044aa:	b570      	push	{r4, r5, r6, lr}
 80044ac:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ae:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 80044b2:	f7fc fdb7 	bl	8001024 <HAL_GetTick>
 80044b6:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	0710      	lsls	r0, r2, #28
 80044be:	d40c      	bmi.n	80044da <UART_CheckIdleState+0x32>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	0750      	lsls	r0, r2, #29
 80044c4:	d430      	bmi.n	8004528 <UART_CheckIdleState+0x80>
  huart->gState = HAL_UART_STATE_READY;
 80044c6:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 80044c8:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80044ca:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  return HAL_OK;
 80044ce:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 80044d0:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80044d4:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
}
 80044d8:	bd70      	pop	{r4, r5, r6, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044da:	69dd      	ldr	r5, [r3, #28]
 80044dc:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 80044e0:	d1ee      	bne.n	80044c0 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e2:	f7fc fd9f 	bl	8001024 <HAL_GetTick>
 80044e6:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80044e8:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ea:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 80044ee:	d22d      	bcs.n	800454c <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	0751      	lsls	r1, r2, #29
 80044f4:	d5f1      	bpl.n	80044da <UART_CheckIdleState+0x32>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044f6:	69da      	ldr	r2, [r3, #28]
 80044f8:	0512      	lsls	r2, r2, #20
 80044fa:	d5ee      	bpl.n	80044da <UART_CheckIdleState+0x32>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 8004500:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8004502:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004504:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004506:	6819      	ldr	r1, [r3, #0]
 8004508:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800450c:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450e:	6899      	ldr	r1, [r3, #8]
 8004510:	f021 0101 	bic.w	r1, r1, #1
 8004514:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8004516:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          __HAL_UNLOCK(huart);
 800451a:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800451e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004522:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
}
 8004526:	bd70      	pop	{r4, r5, r6, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004528:	69dd      	ldr	r5, [r3, #28]
 800452a:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 800452e:	d1ca      	bne.n	80044c6 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004530:	f7fc fd78 	bl	8001024 <HAL_GetTick>
 8004534:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004536:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004538:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800453c:	d206      	bcs.n	800454c <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	0751      	lsls	r1, r2, #29
 8004542:	d5f1      	bpl.n	8004528 <UART_CheckIdleState+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004544:	69da      	ldr	r2, [r3, #28]
 8004546:	0512      	lsls	r2, r2, #20
 8004548:	d5ee      	bpl.n	8004528 <UART_CheckIdleState+0x80>
 800454a:	e7d7      	b.n	80044fc <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800454c:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800454e:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 8004550:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004552:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004556:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004560:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
        __HAL_UNLOCK(huart);
 8004564:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004568:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
}
 800456c:	bd70      	pop	{r4, r5, r6, pc}
 800456e:	bf00      	nop

08004570 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop

08004574 <HAL_UARTEx_RxFifoFullCallback>:
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop

08004578 <HAL_UARTEx_TxFifoEmptyCallback>:
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop

0800457c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800457c:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8004580:	2a01      	cmp	r2, #1
 8004582:	d017      	beq.n	80045b4 <HAL_UARTEx_DisableFifoMode+0x38>
 8004584:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 8004586:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004588:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800458a:	681a      	ldr	r2, [r3, #0]
{
 800458c:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800458e:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 8004592:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004594:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 8004596:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 8004598:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800459a:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800459e:	f025 0501 	bic.w	r5, r5, #1
 80045a2:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80045a4:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045a6:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80045a8:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80045ac:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 80045b0:	bc70      	pop	{r4, r5, r6}
 80045b2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80045b4:	2002      	movs	r0, #2
}
 80045b6:	4770      	bx	lr

080045b8 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045b8:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 80045bc:	2a01      	cmp	r2, #1
 80045be:	d046      	beq.n	800464e <HAL_UARTEx_SetTxFifoThreshold+0x96>
 80045c0:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 80045c2:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045c4:	681a      	ldr	r2, [r3, #0]
{
 80045c6:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 80045c8:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
{
 80045cc:	b084      	sub	sp, #16
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045ce:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045d0:	6810      	ldr	r0, [r2, #0]
{
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80045d2:	4d20      	ldr	r5, [pc, #128]	; (8004654 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
  __HAL_UART_DISABLE(huart);
 80045d4:	f020 0001 	bic.w	r0, r0, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80045d8:	4e1f      	ldr	r6, [pc, #124]	; (8004658 <HAL_UARTEx_SetTxFifoThreshold+0xa0>)
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80045da:	9500      	str	r5, [sp, #0]
 80045dc:	f240 1507 	movw	r5, #263	; 0x107
  __HAL_UART_DISABLE(huart);
 80045e0:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045e2:	6890      	ldr	r0, [r2, #8]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80045e4:	9501      	str	r5, [sp, #4]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80045e6:	f105 7580 	add.w	r5, r5, #16777216	; 0x1000000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045ea:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80045ee:	9602      	str	r6, [sp, #8]
 80045f0:	f105 1501 	add.w	r5, r5, #65537	; 0x10001
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045f4:	4301      	orrs	r1, r0

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80045f6:	6e58      	ldr	r0, [r3, #100]	; 0x64
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80045f8:	9503      	str	r5, [sp, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045fa:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80045fc:	b320      	cbz	r0, 8004648 <HAL_UARTEx_SetTxFifoThreshold+0x90>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80045fe:	6895      	ldr	r5, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004600:	a904      	add	r1, sp, #16
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004602:	6896      	ldr	r6, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004604:	f3c5 6542 	ubfx	r5, r5, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004608:	eb01 7656 	add.w	r6, r1, r6, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800460c:	440d      	add	r5, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800460e:	f816 0c10 	ldrb.w	r0, [r6, #-16]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004612:	f815 1c10 	ldrb.w	r1, [r5, #-16]
 8004616:	f815 7c08 	ldrb.w	r7, [r5, #-8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800461a:	0100      	lsls	r0, r0, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800461c:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800461e:	f816 5c08 	ldrb.w	r5, [r6, #-8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8004622:	fb91 f1f7 	sdiv	r1, r1, r7
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8004626:	fb90 f0f5 	sdiv	r0, r0, r5
 800462a:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800462e:	2100      	movs	r1, #0
 8004630:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8004634:	2520      	movs	r5, #32
  return HAL_OK;
 8004636:	4608      	mov	r0, r1
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004638:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800463a:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800463e:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 8004642:	b004      	add	sp, #16
 8004644:	bcf0      	pop	{r4, r5, r6, r7}
 8004646:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8004648:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800464a:	4608      	mov	r0, r1
 800464c:	e7ed      	b.n	800462a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  __HAL_LOCK(huart);
 800464e:	2002      	movs	r0, #2
}
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	03010101 	.word	0x03010101
 8004658:	04020408 	.word	0x04020408

0800465c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800465c:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8004660:	2a01      	cmp	r2, #1
 8004662:	d046      	beq.n	80046f2 <HAL_UARTEx_SetRxFifoThreshold+0x96>
 8004664:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8004666:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004668:	681a      	ldr	r2, [r3, #0]
{
 800466a:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800466c:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
{
 8004670:	b084      	sub	sp, #16
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004672:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004674:	6810      	ldr	r0, [r2, #0]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004676:	4d20      	ldr	r5, [pc, #128]	; (80046f8 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
  __HAL_UART_DISABLE(huart);
 8004678:	f020 0001 	bic.w	r0, r0, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800467c:	4e1f      	ldr	r6, [pc, #124]	; (80046fc <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800467e:	9500      	str	r5, [sp, #0]
 8004680:	f240 1507 	movw	r5, #263	; 0x107
  __HAL_UART_DISABLE(huart);
 8004684:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004686:	6890      	ldr	r0, [r2, #8]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8004688:	9501      	str	r5, [sp, #4]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800468a:	f105 7580 	add.w	r5, r5, #16777216	; 0x1000000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800468e:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8004692:	9602      	str	r6, [sp, #8]
 8004694:	f105 1501 	add.w	r5, r5, #65537	; 0x10001
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004698:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800469a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800469c:	9503      	str	r5, [sp, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800469e:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80046a0:	b320      	cbz	r0, 80046ec <HAL_UARTEx_SetRxFifoThreshold+0x90>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80046a2:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80046a4:	a904      	add	r1, sp, #16
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80046a6:	6896      	ldr	r6, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80046a8:	f3c5 6542 	ubfx	r5, r5, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80046ac:	eb01 7656 	add.w	r6, r1, r6, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80046b0:	440d      	add	r5, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80046b2:	f816 0c10 	ldrb.w	r0, [r6, #-16]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80046b6:	f815 1c10 	ldrb.w	r1, [r5, #-16]
 80046ba:	f815 7c08 	ldrb.w	r7, [r5, #-8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80046be:	0100      	lsls	r0, r0, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80046c0:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80046c2:	f816 5c08 	ldrb.w	r5, [r6, #-8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80046c6:	fb91 f1f7 	sdiv	r1, r1, r7
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80046ca:	fb90 f0f5 	sdiv	r0, r0, r5
 80046ce:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80046d2:	2100      	movs	r1, #0
 80046d4:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80046d8:	2520      	movs	r5, #32
  return HAL_OK;
 80046da:	4608      	mov	r0, r1
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046dc:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80046de:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80046e2:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 80046e6:	b004      	add	sp, #16
 80046e8:	bcf0      	pop	{r4, r5, r6, r7}
 80046ea:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80046ec:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80046ee:	4608      	mov	r0, r1
 80046f0:	e7ed      	b.n	80046ce <HAL_UARTEx_SetRxFifoThreshold+0x72>
  __HAL_LOCK(huart);
 80046f2:	2002      	movs	r0, #2
}
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	03010101 	.word	0x03010101
 80046fc:	04020408 	.word	0x04020408

08004700 <__errno>:
 8004700:	4b01      	ldr	r3, [pc, #4]	; (8004708 <__errno+0x8>)
 8004702:	6818      	ldr	r0, [r3, #0]
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	20000010 	.word	0x20000010

0800470c <__libc_init_array>:
 800470c:	b570      	push	{r4, r5, r6, lr}
 800470e:	4e0d      	ldr	r6, [pc, #52]	; (8004744 <__libc_init_array+0x38>)
 8004710:	4c0d      	ldr	r4, [pc, #52]	; (8004748 <__libc_init_array+0x3c>)
 8004712:	1ba4      	subs	r4, r4, r6
 8004714:	10a4      	asrs	r4, r4, #2
 8004716:	2500      	movs	r5, #0
 8004718:	42a5      	cmp	r5, r4
 800471a:	d109      	bne.n	8004730 <__libc_init_array+0x24>
 800471c:	4e0b      	ldr	r6, [pc, #44]	; (800474c <__libc_init_array+0x40>)
 800471e:	4c0c      	ldr	r4, [pc, #48]	; (8004750 <__libc_init_array+0x44>)
 8004720:	f002 f828 	bl	8006774 <_init>
 8004724:	1ba4      	subs	r4, r4, r6
 8004726:	10a4      	asrs	r4, r4, #2
 8004728:	2500      	movs	r5, #0
 800472a:	42a5      	cmp	r5, r4
 800472c:	d105      	bne.n	800473a <__libc_init_array+0x2e>
 800472e:	bd70      	pop	{r4, r5, r6, pc}
 8004730:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004734:	4798      	blx	r3
 8004736:	3501      	adds	r5, #1
 8004738:	e7ee      	b.n	8004718 <__libc_init_array+0xc>
 800473a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800473e:	4798      	blx	r3
 8004740:	3501      	adds	r5, #1
 8004742:	e7f2      	b.n	800472a <__libc_init_array+0x1e>
 8004744:	08006a88 	.word	0x08006a88
 8004748:	08006a88 	.word	0x08006a88
 800474c:	08006a88 	.word	0x08006a88
 8004750:	08006a8c 	.word	0x08006a8c

08004754 <malloc>:
 8004754:	4b02      	ldr	r3, [pc, #8]	; (8004760 <malloc+0xc>)
 8004756:	4601      	mov	r1, r0
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	f000 b865 	b.w	8004828 <_malloc_r>
 800475e:	bf00      	nop
 8004760:	20000010 	.word	0x20000010

08004764 <memcpy>:
 8004764:	b510      	push	{r4, lr}
 8004766:	1e43      	subs	r3, r0, #1
 8004768:	440a      	add	r2, r1
 800476a:	4291      	cmp	r1, r2
 800476c:	d100      	bne.n	8004770 <memcpy+0xc>
 800476e:	bd10      	pop	{r4, pc}
 8004770:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004774:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004778:	e7f7      	b.n	800476a <memcpy+0x6>

0800477a <memset>:
 800477a:	4402      	add	r2, r0
 800477c:	4603      	mov	r3, r0
 800477e:	4293      	cmp	r3, r2
 8004780:	d100      	bne.n	8004784 <memset+0xa>
 8004782:	4770      	bx	lr
 8004784:	f803 1b01 	strb.w	r1, [r3], #1
 8004788:	e7f9      	b.n	800477e <memset+0x4>
	...

0800478c <_free_r>:
 800478c:	b538      	push	{r3, r4, r5, lr}
 800478e:	4605      	mov	r5, r0
 8004790:	2900      	cmp	r1, #0
 8004792:	d045      	beq.n	8004820 <_free_r+0x94>
 8004794:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004798:	1f0c      	subs	r4, r1, #4
 800479a:	2b00      	cmp	r3, #0
 800479c:	bfb8      	it	lt
 800479e:	18e4      	addlt	r4, r4, r3
 80047a0:	f001 faec 	bl	8005d7c <__malloc_lock>
 80047a4:	4a1f      	ldr	r2, [pc, #124]	; (8004824 <_free_r+0x98>)
 80047a6:	6813      	ldr	r3, [r2, #0]
 80047a8:	4610      	mov	r0, r2
 80047aa:	b933      	cbnz	r3, 80047ba <_free_r+0x2e>
 80047ac:	6063      	str	r3, [r4, #4]
 80047ae:	6014      	str	r4, [r2, #0]
 80047b0:	4628      	mov	r0, r5
 80047b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047b6:	f001 bae2 	b.w	8005d7e <__malloc_unlock>
 80047ba:	42a3      	cmp	r3, r4
 80047bc:	d90c      	bls.n	80047d8 <_free_r+0x4c>
 80047be:	6821      	ldr	r1, [r4, #0]
 80047c0:	1862      	adds	r2, r4, r1
 80047c2:	4293      	cmp	r3, r2
 80047c4:	bf04      	itt	eq
 80047c6:	681a      	ldreq	r2, [r3, #0]
 80047c8:	685b      	ldreq	r3, [r3, #4]
 80047ca:	6063      	str	r3, [r4, #4]
 80047cc:	bf04      	itt	eq
 80047ce:	1852      	addeq	r2, r2, r1
 80047d0:	6022      	streq	r2, [r4, #0]
 80047d2:	6004      	str	r4, [r0, #0]
 80047d4:	e7ec      	b.n	80047b0 <_free_r+0x24>
 80047d6:	4613      	mov	r3, r2
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	b10a      	cbz	r2, 80047e0 <_free_r+0x54>
 80047dc:	42a2      	cmp	r2, r4
 80047de:	d9fa      	bls.n	80047d6 <_free_r+0x4a>
 80047e0:	6819      	ldr	r1, [r3, #0]
 80047e2:	1858      	adds	r0, r3, r1
 80047e4:	42a0      	cmp	r0, r4
 80047e6:	d10b      	bne.n	8004800 <_free_r+0x74>
 80047e8:	6820      	ldr	r0, [r4, #0]
 80047ea:	4401      	add	r1, r0
 80047ec:	1858      	adds	r0, r3, r1
 80047ee:	4282      	cmp	r2, r0
 80047f0:	6019      	str	r1, [r3, #0]
 80047f2:	d1dd      	bne.n	80047b0 <_free_r+0x24>
 80047f4:	6810      	ldr	r0, [r2, #0]
 80047f6:	6852      	ldr	r2, [r2, #4]
 80047f8:	605a      	str	r2, [r3, #4]
 80047fa:	4401      	add	r1, r0
 80047fc:	6019      	str	r1, [r3, #0]
 80047fe:	e7d7      	b.n	80047b0 <_free_r+0x24>
 8004800:	d902      	bls.n	8004808 <_free_r+0x7c>
 8004802:	230c      	movs	r3, #12
 8004804:	602b      	str	r3, [r5, #0]
 8004806:	e7d3      	b.n	80047b0 <_free_r+0x24>
 8004808:	6820      	ldr	r0, [r4, #0]
 800480a:	1821      	adds	r1, r4, r0
 800480c:	428a      	cmp	r2, r1
 800480e:	bf04      	itt	eq
 8004810:	6811      	ldreq	r1, [r2, #0]
 8004812:	6852      	ldreq	r2, [r2, #4]
 8004814:	6062      	str	r2, [r4, #4]
 8004816:	bf04      	itt	eq
 8004818:	1809      	addeq	r1, r1, r0
 800481a:	6021      	streq	r1, [r4, #0]
 800481c:	605c      	str	r4, [r3, #4]
 800481e:	e7c7      	b.n	80047b0 <_free_r+0x24>
 8004820:	bd38      	pop	{r3, r4, r5, pc}
 8004822:	bf00      	nop
 8004824:	2000023c 	.word	0x2000023c

08004828 <_malloc_r>:
 8004828:	b570      	push	{r4, r5, r6, lr}
 800482a:	1ccd      	adds	r5, r1, #3
 800482c:	f025 0503 	bic.w	r5, r5, #3
 8004830:	3508      	adds	r5, #8
 8004832:	2d0c      	cmp	r5, #12
 8004834:	bf38      	it	cc
 8004836:	250c      	movcc	r5, #12
 8004838:	2d00      	cmp	r5, #0
 800483a:	4606      	mov	r6, r0
 800483c:	db01      	blt.n	8004842 <_malloc_r+0x1a>
 800483e:	42a9      	cmp	r1, r5
 8004840:	d903      	bls.n	800484a <_malloc_r+0x22>
 8004842:	230c      	movs	r3, #12
 8004844:	6033      	str	r3, [r6, #0]
 8004846:	2000      	movs	r0, #0
 8004848:	bd70      	pop	{r4, r5, r6, pc}
 800484a:	f001 fa97 	bl	8005d7c <__malloc_lock>
 800484e:	4a21      	ldr	r2, [pc, #132]	; (80048d4 <_malloc_r+0xac>)
 8004850:	6814      	ldr	r4, [r2, #0]
 8004852:	4621      	mov	r1, r4
 8004854:	b991      	cbnz	r1, 800487c <_malloc_r+0x54>
 8004856:	4c20      	ldr	r4, [pc, #128]	; (80048d8 <_malloc_r+0xb0>)
 8004858:	6823      	ldr	r3, [r4, #0]
 800485a:	b91b      	cbnz	r3, 8004864 <_malloc_r+0x3c>
 800485c:	4630      	mov	r0, r6
 800485e:	f000 fc77 	bl	8005150 <_sbrk_r>
 8004862:	6020      	str	r0, [r4, #0]
 8004864:	4629      	mov	r1, r5
 8004866:	4630      	mov	r0, r6
 8004868:	f000 fc72 	bl	8005150 <_sbrk_r>
 800486c:	1c43      	adds	r3, r0, #1
 800486e:	d124      	bne.n	80048ba <_malloc_r+0x92>
 8004870:	230c      	movs	r3, #12
 8004872:	6033      	str	r3, [r6, #0]
 8004874:	4630      	mov	r0, r6
 8004876:	f001 fa82 	bl	8005d7e <__malloc_unlock>
 800487a:	e7e4      	b.n	8004846 <_malloc_r+0x1e>
 800487c:	680b      	ldr	r3, [r1, #0]
 800487e:	1b5b      	subs	r3, r3, r5
 8004880:	d418      	bmi.n	80048b4 <_malloc_r+0x8c>
 8004882:	2b0b      	cmp	r3, #11
 8004884:	d90f      	bls.n	80048a6 <_malloc_r+0x7e>
 8004886:	600b      	str	r3, [r1, #0]
 8004888:	50cd      	str	r5, [r1, r3]
 800488a:	18cc      	adds	r4, r1, r3
 800488c:	4630      	mov	r0, r6
 800488e:	f001 fa76 	bl	8005d7e <__malloc_unlock>
 8004892:	f104 000b 	add.w	r0, r4, #11
 8004896:	1d23      	adds	r3, r4, #4
 8004898:	f020 0007 	bic.w	r0, r0, #7
 800489c:	1ac3      	subs	r3, r0, r3
 800489e:	d0d3      	beq.n	8004848 <_malloc_r+0x20>
 80048a0:	425a      	negs	r2, r3
 80048a2:	50e2      	str	r2, [r4, r3]
 80048a4:	e7d0      	b.n	8004848 <_malloc_r+0x20>
 80048a6:	428c      	cmp	r4, r1
 80048a8:	684b      	ldr	r3, [r1, #4]
 80048aa:	bf16      	itet	ne
 80048ac:	6063      	strne	r3, [r4, #4]
 80048ae:	6013      	streq	r3, [r2, #0]
 80048b0:	460c      	movne	r4, r1
 80048b2:	e7eb      	b.n	800488c <_malloc_r+0x64>
 80048b4:	460c      	mov	r4, r1
 80048b6:	6849      	ldr	r1, [r1, #4]
 80048b8:	e7cc      	b.n	8004854 <_malloc_r+0x2c>
 80048ba:	1cc4      	adds	r4, r0, #3
 80048bc:	f024 0403 	bic.w	r4, r4, #3
 80048c0:	42a0      	cmp	r0, r4
 80048c2:	d005      	beq.n	80048d0 <_malloc_r+0xa8>
 80048c4:	1a21      	subs	r1, r4, r0
 80048c6:	4630      	mov	r0, r6
 80048c8:	f000 fc42 	bl	8005150 <_sbrk_r>
 80048cc:	3001      	adds	r0, #1
 80048ce:	d0cf      	beq.n	8004870 <_malloc_r+0x48>
 80048d0:	6025      	str	r5, [r4, #0]
 80048d2:	e7db      	b.n	800488c <_malloc_r+0x64>
 80048d4:	2000023c 	.word	0x2000023c
 80048d8:	20000240 	.word	0x20000240

080048dc <__cvt>:
 80048dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048de:	ed2d 8b02 	vpush	{d8}
 80048e2:	eeb0 8b40 	vmov.f64	d8, d0
 80048e6:	b085      	sub	sp, #20
 80048e8:	4617      	mov	r7, r2
 80048ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80048ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80048ee:	ee18 2a90 	vmov	r2, s17
 80048f2:	f025 0520 	bic.w	r5, r5, #32
 80048f6:	2a00      	cmp	r2, #0
 80048f8:	bfb6      	itet	lt
 80048fa:	222d      	movlt	r2, #45	; 0x2d
 80048fc:	2200      	movge	r2, #0
 80048fe:	eeb1 8b40 	vneglt.f64	d8, d0
 8004902:	2d46      	cmp	r5, #70	; 0x46
 8004904:	460c      	mov	r4, r1
 8004906:	701a      	strb	r2, [r3, #0]
 8004908:	d004      	beq.n	8004914 <__cvt+0x38>
 800490a:	2d45      	cmp	r5, #69	; 0x45
 800490c:	d100      	bne.n	8004910 <__cvt+0x34>
 800490e:	3401      	adds	r4, #1
 8004910:	2102      	movs	r1, #2
 8004912:	e000      	b.n	8004916 <__cvt+0x3a>
 8004914:	2103      	movs	r1, #3
 8004916:	ab03      	add	r3, sp, #12
 8004918:	9301      	str	r3, [sp, #4]
 800491a:	ab02      	add	r3, sp, #8
 800491c:	9300      	str	r3, [sp, #0]
 800491e:	4622      	mov	r2, r4
 8004920:	4633      	mov	r3, r6
 8004922:	eeb0 0b48 	vmov.f64	d0, d8
 8004926:	f000 fccf 	bl	80052c8 <_dtoa_r>
 800492a:	2d47      	cmp	r5, #71	; 0x47
 800492c:	d101      	bne.n	8004932 <__cvt+0x56>
 800492e:	07fb      	lsls	r3, r7, #31
 8004930:	d51e      	bpl.n	8004970 <__cvt+0x94>
 8004932:	2d46      	cmp	r5, #70	; 0x46
 8004934:	eb00 0304 	add.w	r3, r0, r4
 8004938:	d10c      	bne.n	8004954 <__cvt+0x78>
 800493a:	7802      	ldrb	r2, [r0, #0]
 800493c:	2a30      	cmp	r2, #48	; 0x30
 800493e:	d107      	bne.n	8004950 <__cvt+0x74>
 8004940:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004948:	bf1c      	itt	ne
 800494a:	f1c4 0401 	rsbne	r4, r4, #1
 800494e:	6034      	strne	r4, [r6, #0]
 8004950:	6832      	ldr	r2, [r6, #0]
 8004952:	4413      	add	r3, r2
 8004954:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495c:	d007      	beq.n	800496e <__cvt+0x92>
 800495e:	2130      	movs	r1, #48	; 0x30
 8004960:	9a03      	ldr	r2, [sp, #12]
 8004962:	429a      	cmp	r2, r3
 8004964:	d204      	bcs.n	8004970 <__cvt+0x94>
 8004966:	1c54      	adds	r4, r2, #1
 8004968:	9403      	str	r4, [sp, #12]
 800496a:	7011      	strb	r1, [r2, #0]
 800496c:	e7f8      	b.n	8004960 <__cvt+0x84>
 800496e:	9303      	str	r3, [sp, #12]
 8004970:	9b03      	ldr	r3, [sp, #12]
 8004972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004974:	1a1b      	subs	r3, r3, r0
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	b005      	add	sp, #20
 800497a:	ecbd 8b02 	vpop	{d8}
 800497e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004980 <__exponent>:
 8004980:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004982:	2900      	cmp	r1, #0
 8004984:	4604      	mov	r4, r0
 8004986:	bfba      	itte	lt
 8004988:	4249      	neglt	r1, r1
 800498a:	232d      	movlt	r3, #45	; 0x2d
 800498c:	232b      	movge	r3, #43	; 0x2b
 800498e:	2909      	cmp	r1, #9
 8004990:	f804 2b02 	strb.w	r2, [r4], #2
 8004994:	7043      	strb	r3, [r0, #1]
 8004996:	dd20      	ble.n	80049da <__exponent+0x5a>
 8004998:	f10d 0307 	add.w	r3, sp, #7
 800499c:	461f      	mov	r7, r3
 800499e:	260a      	movs	r6, #10
 80049a0:	fb91 f5f6 	sdiv	r5, r1, r6
 80049a4:	fb06 1115 	mls	r1, r6, r5, r1
 80049a8:	3130      	adds	r1, #48	; 0x30
 80049aa:	2d09      	cmp	r5, #9
 80049ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80049b0:	f103 32ff 	add.w	r2, r3, #4294967295
 80049b4:	4629      	mov	r1, r5
 80049b6:	dc09      	bgt.n	80049cc <__exponent+0x4c>
 80049b8:	3130      	adds	r1, #48	; 0x30
 80049ba:	3b02      	subs	r3, #2
 80049bc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80049c0:	42bb      	cmp	r3, r7
 80049c2:	4622      	mov	r2, r4
 80049c4:	d304      	bcc.n	80049d0 <__exponent+0x50>
 80049c6:	1a10      	subs	r0, r2, r0
 80049c8:	b003      	add	sp, #12
 80049ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049cc:	4613      	mov	r3, r2
 80049ce:	e7e7      	b.n	80049a0 <__exponent+0x20>
 80049d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049d4:	f804 2b01 	strb.w	r2, [r4], #1
 80049d8:	e7f2      	b.n	80049c0 <__exponent+0x40>
 80049da:	2330      	movs	r3, #48	; 0x30
 80049dc:	4419      	add	r1, r3
 80049de:	7083      	strb	r3, [r0, #2]
 80049e0:	1d02      	adds	r2, r0, #4
 80049e2:	70c1      	strb	r1, [r0, #3]
 80049e4:	e7ef      	b.n	80049c6 <__exponent+0x46>
	...

080049e8 <_printf_float>:
 80049e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ec:	b08d      	sub	sp, #52	; 0x34
 80049ee:	460c      	mov	r4, r1
 80049f0:	4616      	mov	r6, r2
 80049f2:	461f      	mov	r7, r3
 80049f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80049f8:	4605      	mov	r5, r0
 80049fa:	f001 f9b1 	bl	8005d60 <_localeconv_r>
 80049fe:	f8d0 b000 	ldr.w	fp, [r0]
 8004a02:	4658      	mov	r0, fp
 8004a04:	f7fb fc6c 	bl	80002e0 <strlen>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004a0c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a10:	9005      	str	r0, [sp, #20]
 8004a12:	3307      	adds	r3, #7
 8004a14:	f023 0307 	bic.w	r3, r3, #7
 8004a18:	f103 0108 	add.w	r1, r3, #8
 8004a1c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004a20:	6822      	ldr	r2, [r4, #0]
 8004a22:	f8c8 1000 	str.w	r1, [r8]
 8004a26:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a2a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004a2e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8004cb8 <_printf_float+0x2d0>
 8004a32:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004a36:	eeb0 6bc0 	vabs.f64	d6, d0
 8004a3a:	eeb4 6b47 	vcmp.f64	d6, d7
 8004a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a42:	dd24      	ble.n	8004a8e <_printf_float+0xa6>
 8004a44:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a4c:	d502      	bpl.n	8004a54 <_printf_float+0x6c>
 8004a4e:	232d      	movs	r3, #45	; 0x2d
 8004a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a54:	499a      	ldr	r1, [pc, #616]	; (8004cc0 <_printf_float+0x2d8>)
 8004a56:	4b9b      	ldr	r3, [pc, #620]	; (8004cc4 <_printf_float+0x2dc>)
 8004a58:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004a5c:	bf8c      	ite	hi
 8004a5e:	4688      	movhi	r8, r1
 8004a60:	4698      	movls	r8, r3
 8004a62:	f022 0204 	bic.w	r2, r2, #4
 8004a66:	2303      	movs	r3, #3
 8004a68:	6123      	str	r3, [r4, #16]
 8004a6a:	6022      	str	r2, [r4, #0]
 8004a6c:	f04f 0a00 	mov.w	sl, #0
 8004a70:	9700      	str	r7, [sp, #0]
 8004a72:	4633      	mov	r3, r6
 8004a74:	aa0b      	add	r2, sp, #44	; 0x2c
 8004a76:	4621      	mov	r1, r4
 8004a78:	4628      	mov	r0, r5
 8004a7a:	f000 f9e1 	bl	8004e40 <_printf_common>
 8004a7e:	3001      	adds	r0, #1
 8004a80:	f040 8089 	bne.w	8004b96 <_printf_float+0x1ae>
 8004a84:	f04f 30ff 	mov.w	r0, #4294967295
 8004a88:	b00d      	add	sp, #52	; 0x34
 8004a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a8e:	eeb4 0b40 	vcmp.f64	d0, d0
 8004a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a96:	d702      	bvc.n	8004a9e <_printf_float+0xb6>
 8004a98:	498b      	ldr	r1, [pc, #556]	; (8004cc8 <_printf_float+0x2e0>)
 8004a9a:	4b8c      	ldr	r3, [pc, #560]	; (8004ccc <_printf_float+0x2e4>)
 8004a9c:	e7dc      	b.n	8004a58 <_printf_float+0x70>
 8004a9e:	6861      	ldr	r1, [r4, #4]
 8004aa0:	1c4b      	adds	r3, r1, #1
 8004aa2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004aa6:	ab0a      	add	r3, sp, #40	; 0x28
 8004aa8:	a809      	add	r0, sp, #36	; 0x24
 8004aaa:	d13b      	bne.n	8004b24 <_printf_float+0x13c>
 8004aac:	2106      	movs	r1, #6
 8004aae:	6061      	str	r1, [r4, #4]
 8004ab0:	f04f 0c00 	mov.w	ip, #0
 8004ab4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8004ab8:	e9cd 0900 	strd	r0, r9, [sp]
 8004abc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ac0:	6022      	str	r2, [r4, #0]
 8004ac2:	6861      	ldr	r1, [r4, #4]
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f7ff ff09 	bl	80048dc <__cvt>
 8004aca:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8004ace:	2b47      	cmp	r3, #71	; 0x47
 8004ad0:	4680      	mov	r8, r0
 8004ad2:	d109      	bne.n	8004ae8 <_printf_float+0x100>
 8004ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad6:	1cd8      	adds	r0, r3, #3
 8004ad8:	db02      	blt.n	8004ae0 <_printf_float+0xf8>
 8004ada:	6862      	ldr	r2, [r4, #4]
 8004adc:	4293      	cmp	r3, r2
 8004ade:	dd47      	ble.n	8004b70 <_printf_float+0x188>
 8004ae0:	f1a9 0902 	sub.w	r9, r9, #2
 8004ae4:	fa5f f989 	uxtb.w	r9, r9
 8004ae8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004aee:	d824      	bhi.n	8004b3a <_printf_float+0x152>
 8004af0:	3901      	subs	r1, #1
 8004af2:	464a      	mov	r2, r9
 8004af4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004af8:	9109      	str	r1, [sp, #36]	; 0x24
 8004afa:	f7ff ff41 	bl	8004980 <__exponent>
 8004afe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b00:	1813      	adds	r3, r2, r0
 8004b02:	2a01      	cmp	r2, #1
 8004b04:	4682      	mov	sl, r0
 8004b06:	6123      	str	r3, [r4, #16]
 8004b08:	dc02      	bgt.n	8004b10 <_printf_float+0x128>
 8004b0a:	6822      	ldr	r2, [r4, #0]
 8004b0c:	07d1      	lsls	r1, r2, #31
 8004b0e:	d501      	bpl.n	8004b14 <_printf_float+0x12c>
 8004b10:	3301      	adds	r3, #1
 8004b12:	6123      	str	r3, [r4, #16]
 8004b14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d0a9      	beq.n	8004a70 <_printf_float+0x88>
 8004b1c:	232d      	movs	r3, #45	; 0x2d
 8004b1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b22:	e7a5      	b.n	8004a70 <_printf_float+0x88>
 8004b24:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8004b28:	f000 8178 	beq.w	8004e1c <_printf_float+0x434>
 8004b2c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004b30:	d1be      	bne.n	8004ab0 <_printf_float+0xc8>
 8004b32:	2900      	cmp	r1, #0
 8004b34:	d1bc      	bne.n	8004ab0 <_printf_float+0xc8>
 8004b36:	2101      	movs	r1, #1
 8004b38:	e7b9      	b.n	8004aae <_printf_float+0xc6>
 8004b3a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004b3e:	d119      	bne.n	8004b74 <_printf_float+0x18c>
 8004b40:	2900      	cmp	r1, #0
 8004b42:	6863      	ldr	r3, [r4, #4]
 8004b44:	dd0c      	ble.n	8004b60 <_printf_float+0x178>
 8004b46:	6121      	str	r1, [r4, #16]
 8004b48:	b913      	cbnz	r3, 8004b50 <_printf_float+0x168>
 8004b4a:	6822      	ldr	r2, [r4, #0]
 8004b4c:	07d2      	lsls	r2, r2, #31
 8004b4e:	d502      	bpl.n	8004b56 <_printf_float+0x16e>
 8004b50:	3301      	adds	r3, #1
 8004b52:	440b      	add	r3, r1
 8004b54:	6123      	str	r3, [r4, #16]
 8004b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b58:	65a3      	str	r3, [r4, #88]	; 0x58
 8004b5a:	f04f 0a00 	mov.w	sl, #0
 8004b5e:	e7d9      	b.n	8004b14 <_printf_float+0x12c>
 8004b60:	b913      	cbnz	r3, 8004b68 <_printf_float+0x180>
 8004b62:	6822      	ldr	r2, [r4, #0]
 8004b64:	07d0      	lsls	r0, r2, #31
 8004b66:	d501      	bpl.n	8004b6c <_printf_float+0x184>
 8004b68:	3302      	adds	r3, #2
 8004b6a:	e7f3      	b.n	8004b54 <_printf_float+0x16c>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e7f1      	b.n	8004b54 <_printf_float+0x16c>
 8004b70:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004b74:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	db05      	blt.n	8004b88 <_printf_float+0x1a0>
 8004b7c:	6822      	ldr	r2, [r4, #0]
 8004b7e:	6123      	str	r3, [r4, #16]
 8004b80:	07d1      	lsls	r1, r2, #31
 8004b82:	d5e8      	bpl.n	8004b56 <_printf_float+0x16e>
 8004b84:	3301      	adds	r3, #1
 8004b86:	e7e5      	b.n	8004b54 <_printf_float+0x16c>
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	bfd4      	ite	le
 8004b8c:	f1c3 0302 	rsble	r3, r3, #2
 8004b90:	2301      	movgt	r3, #1
 8004b92:	4413      	add	r3, r2
 8004b94:	e7de      	b.n	8004b54 <_printf_float+0x16c>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	055a      	lsls	r2, r3, #21
 8004b9a:	d407      	bmi.n	8004bac <_printf_float+0x1c4>
 8004b9c:	6923      	ldr	r3, [r4, #16]
 8004b9e:	4642      	mov	r2, r8
 8004ba0:	4631      	mov	r1, r6
 8004ba2:	4628      	mov	r0, r5
 8004ba4:	47b8      	blx	r7
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	d12a      	bne.n	8004c00 <_printf_float+0x218>
 8004baa:	e76b      	b.n	8004a84 <_printf_float+0x9c>
 8004bac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004bb0:	f240 80de 	bls.w	8004d70 <_printf_float+0x388>
 8004bb4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004bb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc0:	d133      	bne.n	8004c2a <_printf_float+0x242>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	4a42      	ldr	r2, [pc, #264]	; (8004cd0 <_printf_float+0x2e8>)
 8004bc6:	4631      	mov	r1, r6
 8004bc8:	4628      	mov	r0, r5
 8004bca:	47b8      	blx	r7
 8004bcc:	3001      	adds	r0, #1
 8004bce:	f43f af59 	beq.w	8004a84 <_printf_float+0x9c>
 8004bd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	db02      	blt.n	8004be0 <_printf_float+0x1f8>
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	07d8      	lsls	r0, r3, #31
 8004bde:	d50f      	bpl.n	8004c00 <_printf_float+0x218>
 8004be0:	9b05      	ldr	r3, [sp, #20]
 8004be2:	465a      	mov	r2, fp
 8004be4:	4631      	mov	r1, r6
 8004be6:	4628      	mov	r0, r5
 8004be8:	47b8      	blx	r7
 8004bea:	3001      	adds	r0, #1
 8004bec:	f43f af4a 	beq.w	8004a84 <_printf_float+0x9c>
 8004bf0:	f04f 0800 	mov.w	r8, #0
 8004bf4:	f104 091a 	add.w	r9, r4, #26
 8004bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	4543      	cmp	r3, r8
 8004bfe:	dc09      	bgt.n	8004c14 <_printf_float+0x22c>
 8004c00:	6823      	ldr	r3, [r4, #0]
 8004c02:	079b      	lsls	r3, r3, #30
 8004c04:	f100 8105 	bmi.w	8004e12 <_printf_float+0x42a>
 8004c08:	68e0      	ldr	r0, [r4, #12]
 8004c0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c0c:	4298      	cmp	r0, r3
 8004c0e:	bfb8      	it	lt
 8004c10:	4618      	movlt	r0, r3
 8004c12:	e739      	b.n	8004a88 <_printf_float+0xa0>
 8004c14:	2301      	movs	r3, #1
 8004c16:	464a      	mov	r2, r9
 8004c18:	4631      	mov	r1, r6
 8004c1a:	4628      	mov	r0, r5
 8004c1c:	47b8      	blx	r7
 8004c1e:	3001      	adds	r0, #1
 8004c20:	f43f af30 	beq.w	8004a84 <_printf_float+0x9c>
 8004c24:	f108 0801 	add.w	r8, r8, #1
 8004c28:	e7e6      	b.n	8004bf8 <_printf_float+0x210>
 8004c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	dc2b      	bgt.n	8004c88 <_printf_float+0x2a0>
 8004c30:	2301      	movs	r3, #1
 8004c32:	4a27      	ldr	r2, [pc, #156]	; (8004cd0 <_printf_float+0x2e8>)
 8004c34:	4631      	mov	r1, r6
 8004c36:	4628      	mov	r0, r5
 8004c38:	47b8      	blx	r7
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	f43f af22 	beq.w	8004a84 <_printf_float+0x9c>
 8004c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c42:	b923      	cbnz	r3, 8004c4e <_printf_float+0x266>
 8004c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c46:	b913      	cbnz	r3, 8004c4e <_printf_float+0x266>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	07d9      	lsls	r1, r3, #31
 8004c4c:	d5d8      	bpl.n	8004c00 <_printf_float+0x218>
 8004c4e:	9b05      	ldr	r3, [sp, #20]
 8004c50:	465a      	mov	r2, fp
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	47b8      	blx	r7
 8004c58:	3001      	adds	r0, #1
 8004c5a:	f43f af13 	beq.w	8004a84 <_printf_float+0x9c>
 8004c5e:	f04f 0900 	mov.w	r9, #0
 8004c62:	f104 0a1a 	add.w	sl, r4, #26
 8004c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c68:	425b      	negs	r3, r3
 8004c6a:	454b      	cmp	r3, r9
 8004c6c:	dc01      	bgt.n	8004c72 <_printf_float+0x28a>
 8004c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c70:	e795      	b.n	8004b9e <_printf_float+0x1b6>
 8004c72:	2301      	movs	r3, #1
 8004c74:	4652      	mov	r2, sl
 8004c76:	4631      	mov	r1, r6
 8004c78:	4628      	mov	r0, r5
 8004c7a:	47b8      	blx	r7
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	f43f af01 	beq.w	8004a84 <_printf_float+0x9c>
 8004c82:	f109 0901 	add.w	r9, r9, #1
 8004c86:	e7ee      	b.n	8004c66 <_printf_float+0x27e>
 8004c88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	bfa8      	it	ge
 8004c90:	461a      	movge	r2, r3
 8004c92:	2a00      	cmp	r2, #0
 8004c94:	4691      	mov	r9, r2
 8004c96:	dd07      	ble.n	8004ca8 <_printf_float+0x2c0>
 8004c98:	4613      	mov	r3, r2
 8004c9a:	4631      	mov	r1, r6
 8004c9c:	4642      	mov	r2, r8
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	47b8      	blx	r7
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	f43f aeee 	beq.w	8004a84 <_printf_float+0x9c>
 8004ca8:	f104 031a 	add.w	r3, r4, #26
 8004cac:	f04f 0a00 	mov.w	sl, #0
 8004cb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cb4:	9307      	str	r3, [sp, #28]
 8004cb6:	e017      	b.n	8004ce8 <_printf_float+0x300>
 8004cb8:	ffffffff 	.word	0xffffffff
 8004cbc:	7fefffff 	.word	0x7fefffff
 8004cc0:	08006820 	.word	0x08006820
 8004cc4:	0800681c 	.word	0x0800681c
 8004cc8:	08006828 	.word	0x08006828
 8004ccc:	08006824 	.word	0x08006824
 8004cd0:	0800682c 	.word	0x0800682c
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	9a07      	ldr	r2, [sp, #28]
 8004cd8:	4631      	mov	r1, r6
 8004cda:	4628      	mov	r0, r5
 8004cdc:	47b8      	blx	r7
 8004cde:	3001      	adds	r0, #1
 8004ce0:	f43f aed0 	beq.w	8004a84 <_printf_float+0x9c>
 8004ce4:	f10a 0a01 	add.w	sl, sl, #1
 8004ce8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004cea:	9306      	str	r3, [sp, #24]
 8004cec:	eba3 0309 	sub.w	r3, r3, r9
 8004cf0:	4553      	cmp	r3, sl
 8004cf2:	dcef      	bgt.n	8004cd4 <_printf_float+0x2ec>
 8004cf4:	9b06      	ldr	r3, [sp, #24]
 8004cf6:	4498      	add	r8, r3
 8004cf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	db15      	blt.n	8004d2c <_printf_float+0x344>
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	07da      	lsls	r2, r3, #31
 8004d04:	d412      	bmi.n	8004d2c <_printf_float+0x344>
 8004d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d08:	9a06      	ldr	r2, [sp, #24]
 8004d0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d0c:	1a9a      	subs	r2, r3, r2
 8004d0e:	eba3 0a01 	sub.w	sl, r3, r1
 8004d12:	4592      	cmp	sl, r2
 8004d14:	bfa8      	it	ge
 8004d16:	4692      	movge	sl, r2
 8004d18:	f1ba 0f00 	cmp.w	sl, #0
 8004d1c:	dc0e      	bgt.n	8004d3c <_printf_float+0x354>
 8004d1e:	f04f 0800 	mov.w	r8, #0
 8004d22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004d26:	f104 091a 	add.w	r9, r4, #26
 8004d2a:	e019      	b.n	8004d60 <_printf_float+0x378>
 8004d2c:	9b05      	ldr	r3, [sp, #20]
 8004d2e:	465a      	mov	r2, fp
 8004d30:	4631      	mov	r1, r6
 8004d32:	4628      	mov	r0, r5
 8004d34:	47b8      	blx	r7
 8004d36:	3001      	adds	r0, #1
 8004d38:	d1e5      	bne.n	8004d06 <_printf_float+0x31e>
 8004d3a:	e6a3      	b.n	8004a84 <_printf_float+0x9c>
 8004d3c:	4653      	mov	r3, sl
 8004d3e:	4642      	mov	r2, r8
 8004d40:	4631      	mov	r1, r6
 8004d42:	4628      	mov	r0, r5
 8004d44:	47b8      	blx	r7
 8004d46:	3001      	adds	r0, #1
 8004d48:	d1e9      	bne.n	8004d1e <_printf_float+0x336>
 8004d4a:	e69b      	b.n	8004a84 <_printf_float+0x9c>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	464a      	mov	r2, r9
 8004d50:	4631      	mov	r1, r6
 8004d52:	4628      	mov	r0, r5
 8004d54:	47b8      	blx	r7
 8004d56:	3001      	adds	r0, #1
 8004d58:	f43f ae94 	beq.w	8004a84 <_printf_float+0x9c>
 8004d5c:	f108 0801 	add.w	r8, r8, #1
 8004d60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d64:	1a9b      	subs	r3, r3, r2
 8004d66:	eba3 030a 	sub.w	r3, r3, sl
 8004d6a:	4543      	cmp	r3, r8
 8004d6c:	dcee      	bgt.n	8004d4c <_printf_float+0x364>
 8004d6e:	e747      	b.n	8004c00 <_printf_float+0x218>
 8004d70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d72:	2a01      	cmp	r2, #1
 8004d74:	dc01      	bgt.n	8004d7a <_printf_float+0x392>
 8004d76:	07db      	lsls	r3, r3, #31
 8004d78:	d539      	bpl.n	8004dee <_printf_float+0x406>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	4642      	mov	r2, r8
 8004d7e:	4631      	mov	r1, r6
 8004d80:	4628      	mov	r0, r5
 8004d82:	47b8      	blx	r7
 8004d84:	3001      	adds	r0, #1
 8004d86:	f43f ae7d 	beq.w	8004a84 <_printf_float+0x9c>
 8004d8a:	9b05      	ldr	r3, [sp, #20]
 8004d8c:	465a      	mov	r2, fp
 8004d8e:	4631      	mov	r1, r6
 8004d90:	4628      	mov	r0, r5
 8004d92:	47b8      	blx	r7
 8004d94:	3001      	adds	r0, #1
 8004d96:	f108 0801 	add.w	r8, r8, #1
 8004d9a:	f43f ae73 	beq.w	8004a84 <_printf_float+0x9c>
 8004d9e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004da4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dac:	f103 33ff 	add.w	r3, r3, #4294967295
 8004db0:	d018      	beq.n	8004de4 <_printf_float+0x3fc>
 8004db2:	4642      	mov	r2, r8
 8004db4:	4631      	mov	r1, r6
 8004db6:	4628      	mov	r0, r5
 8004db8:	47b8      	blx	r7
 8004dba:	3001      	adds	r0, #1
 8004dbc:	d10e      	bne.n	8004ddc <_printf_float+0x3f4>
 8004dbe:	e661      	b.n	8004a84 <_printf_float+0x9c>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	464a      	mov	r2, r9
 8004dc4:	4631      	mov	r1, r6
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	47b8      	blx	r7
 8004dca:	3001      	adds	r0, #1
 8004dcc:	f43f ae5a 	beq.w	8004a84 <_printf_float+0x9c>
 8004dd0:	f108 0801 	add.w	r8, r8, #1
 8004dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	4543      	cmp	r3, r8
 8004dda:	dcf1      	bgt.n	8004dc0 <_printf_float+0x3d8>
 8004ddc:	4653      	mov	r3, sl
 8004dde:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004de2:	e6dd      	b.n	8004ba0 <_printf_float+0x1b8>
 8004de4:	f04f 0800 	mov.w	r8, #0
 8004de8:	f104 091a 	add.w	r9, r4, #26
 8004dec:	e7f2      	b.n	8004dd4 <_printf_float+0x3ec>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e7df      	b.n	8004db2 <_printf_float+0x3ca>
 8004df2:	2301      	movs	r3, #1
 8004df4:	464a      	mov	r2, r9
 8004df6:	4631      	mov	r1, r6
 8004df8:	4628      	mov	r0, r5
 8004dfa:	47b8      	blx	r7
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	f43f ae41 	beq.w	8004a84 <_printf_float+0x9c>
 8004e02:	f108 0801 	add.w	r8, r8, #1
 8004e06:	68e3      	ldr	r3, [r4, #12]
 8004e08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e0a:	1a9b      	subs	r3, r3, r2
 8004e0c:	4543      	cmp	r3, r8
 8004e0e:	dcf0      	bgt.n	8004df2 <_printf_float+0x40a>
 8004e10:	e6fa      	b.n	8004c08 <_printf_float+0x220>
 8004e12:	f04f 0800 	mov.w	r8, #0
 8004e16:	f104 0919 	add.w	r9, r4, #25
 8004e1a:	e7f4      	b.n	8004e06 <_printf_float+0x41e>
 8004e1c:	2900      	cmp	r1, #0
 8004e1e:	f43f ae8a 	beq.w	8004b36 <_printf_float+0x14e>
 8004e22:	f04f 0c00 	mov.w	ip, #0
 8004e26:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8004e2a:	e9cd 0900 	strd	r0, r9, [sp]
 8004e2e:	6022      	str	r2, [r4, #0]
 8004e30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004e34:	4628      	mov	r0, r5
 8004e36:	f7ff fd51 	bl	80048dc <__cvt>
 8004e3a:	4680      	mov	r8, r0
 8004e3c:	e64a      	b.n	8004ad4 <_printf_float+0xec>
 8004e3e:	bf00      	nop

08004e40 <_printf_common>:
 8004e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e44:	4691      	mov	r9, r2
 8004e46:	461f      	mov	r7, r3
 8004e48:	688a      	ldr	r2, [r1, #8]
 8004e4a:	690b      	ldr	r3, [r1, #16]
 8004e4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e50:	4293      	cmp	r3, r2
 8004e52:	bfb8      	it	lt
 8004e54:	4613      	movlt	r3, r2
 8004e56:	f8c9 3000 	str.w	r3, [r9]
 8004e5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e5e:	4606      	mov	r6, r0
 8004e60:	460c      	mov	r4, r1
 8004e62:	b112      	cbz	r2, 8004e6a <_printf_common+0x2a>
 8004e64:	3301      	adds	r3, #1
 8004e66:	f8c9 3000 	str.w	r3, [r9]
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	0699      	lsls	r1, r3, #26
 8004e6e:	bf42      	ittt	mi
 8004e70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004e74:	3302      	addmi	r3, #2
 8004e76:	f8c9 3000 	strmi.w	r3, [r9]
 8004e7a:	6825      	ldr	r5, [r4, #0]
 8004e7c:	f015 0506 	ands.w	r5, r5, #6
 8004e80:	d107      	bne.n	8004e92 <_printf_common+0x52>
 8004e82:	f104 0a19 	add.w	sl, r4, #25
 8004e86:	68e3      	ldr	r3, [r4, #12]
 8004e88:	f8d9 2000 	ldr.w	r2, [r9]
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	42ab      	cmp	r3, r5
 8004e90:	dc28      	bgt.n	8004ee4 <_printf_common+0xa4>
 8004e92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004e96:	6822      	ldr	r2, [r4, #0]
 8004e98:	3300      	adds	r3, #0
 8004e9a:	bf18      	it	ne
 8004e9c:	2301      	movne	r3, #1
 8004e9e:	0692      	lsls	r2, r2, #26
 8004ea0:	d42d      	bmi.n	8004efe <_printf_common+0xbe>
 8004ea2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ea6:	4639      	mov	r1, r7
 8004ea8:	4630      	mov	r0, r6
 8004eaa:	47c0      	blx	r8
 8004eac:	3001      	adds	r0, #1
 8004eae:	d020      	beq.n	8004ef2 <_printf_common+0xb2>
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	68e5      	ldr	r5, [r4, #12]
 8004eb4:	f8d9 2000 	ldr.w	r2, [r9]
 8004eb8:	f003 0306 	and.w	r3, r3, #6
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	bf08      	it	eq
 8004ec0:	1aad      	subeq	r5, r5, r2
 8004ec2:	68a3      	ldr	r3, [r4, #8]
 8004ec4:	6922      	ldr	r2, [r4, #16]
 8004ec6:	bf0c      	ite	eq
 8004ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ecc:	2500      	movne	r5, #0
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	bfc4      	itt	gt
 8004ed2:	1a9b      	subgt	r3, r3, r2
 8004ed4:	18ed      	addgt	r5, r5, r3
 8004ed6:	f04f 0900 	mov.w	r9, #0
 8004eda:	341a      	adds	r4, #26
 8004edc:	454d      	cmp	r5, r9
 8004ede:	d11a      	bne.n	8004f16 <_printf_common+0xd6>
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	e008      	b.n	8004ef6 <_printf_common+0xb6>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	4652      	mov	r2, sl
 8004ee8:	4639      	mov	r1, r7
 8004eea:	4630      	mov	r0, r6
 8004eec:	47c0      	blx	r8
 8004eee:	3001      	adds	r0, #1
 8004ef0:	d103      	bne.n	8004efa <_printf_common+0xba>
 8004ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004efa:	3501      	adds	r5, #1
 8004efc:	e7c3      	b.n	8004e86 <_printf_common+0x46>
 8004efe:	18e1      	adds	r1, r4, r3
 8004f00:	1c5a      	adds	r2, r3, #1
 8004f02:	2030      	movs	r0, #48	; 0x30
 8004f04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f08:	4422      	add	r2, r4
 8004f0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f12:	3302      	adds	r3, #2
 8004f14:	e7c5      	b.n	8004ea2 <_printf_common+0x62>
 8004f16:	2301      	movs	r3, #1
 8004f18:	4622      	mov	r2, r4
 8004f1a:	4639      	mov	r1, r7
 8004f1c:	4630      	mov	r0, r6
 8004f1e:	47c0      	blx	r8
 8004f20:	3001      	adds	r0, #1
 8004f22:	d0e6      	beq.n	8004ef2 <_printf_common+0xb2>
 8004f24:	f109 0901 	add.w	r9, r9, #1
 8004f28:	e7d8      	b.n	8004edc <_printf_common+0x9c>
	...

08004f2c <_printf_i>:
 8004f2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f30:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004f34:	460c      	mov	r4, r1
 8004f36:	7e09      	ldrb	r1, [r1, #24]
 8004f38:	b085      	sub	sp, #20
 8004f3a:	296e      	cmp	r1, #110	; 0x6e
 8004f3c:	4617      	mov	r7, r2
 8004f3e:	4606      	mov	r6, r0
 8004f40:	4698      	mov	r8, r3
 8004f42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f44:	f000 80b3 	beq.w	80050ae <_printf_i+0x182>
 8004f48:	d822      	bhi.n	8004f90 <_printf_i+0x64>
 8004f4a:	2963      	cmp	r1, #99	; 0x63
 8004f4c:	d036      	beq.n	8004fbc <_printf_i+0x90>
 8004f4e:	d80a      	bhi.n	8004f66 <_printf_i+0x3a>
 8004f50:	2900      	cmp	r1, #0
 8004f52:	f000 80b9 	beq.w	80050c8 <_printf_i+0x19c>
 8004f56:	2958      	cmp	r1, #88	; 0x58
 8004f58:	f000 8083 	beq.w	8005062 <_printf_i+0x136>
 8004f5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f60:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004f64:	e032      	b.n	8004fcc <_printf_i+0xa0>
 8004f66:	2964      	cmp	r1, #100	; 0x64
 8004f68:	d001      	beq.n	8004f6e <_printf_i+0x42>
 8004f6a:	2969      	cmp	r1, #105	; 0x69
 8004f6c:	d1f6      	bne.n	8004f5c <_printf_i+0x30>
 8004f6e:	6820      	ldr	r0, [r4, #0]
 8004f70:	6813      	ldr	r3, [r2, #0]
 8004f72:	0605      	lsls	r5, r0, #24
 8004f74:	f103 0104 	add.w	r1, r3, #4
 8004f78:	d52a      	bpl.n	8004fd0 <_printf_i+0xa4>
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6011      	str	r1, [r2, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	da03      	bge.n	8004f8a <_printf_i+0x5e>
 8004f82:	222d      	movs	r2, #45	; 0x2d
 8004f84:	425b      	negs	r3, r3
 8004f86:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004f8a:	486f      	ldr	r0, [pc, #444]	; (8005148 <_printf_i+0x21c>)
 8004f8c:	220a      	movs	r2, #10
 8004f8e:	e039      	b.n	8005004 <_printf_i+0xd8>
 8004f90:	2973      	cmp	r1, #115	; 0x73
 8004f92:	f000 809d 	beq.w	80050d0 <_printf_i+0x1a4>
 8004f96:	d808      	bhi.n	8004faa <_printf_i+0x7e>
 8004f98:	296f      	cmp	r1, #111	; 0x6f
 8004f9a:	d020      	beq.n	8004fde <_printf_i+0xb2>
 8004f9c:	2970      	cmp	r1, #112	; 0x70
 8004f9e:	d1dd      	bne.n	8004f5c <_printf_i+0x30>
 8004fa0:	6823      	ldr	r3, [r4, #0]
 8004fa2:	f043 0320 	orr.w	r3, r3, #32
 8004fa6:	6023      	str	r3, [r4, #0]
 8004fa8:	e003      	b.n	8004fb2 <_printf_i+0x86>
 8004faa:	2975      	cmp	r1, #117	; 0x75
 8004fac:	d017      	beq.n	8004fde <_printf_i+0xb2>
 8004fae:	2978      	cmp	r1, #120	; 0x78
 8004fb0:	d1d4      	bne.n	8004f5c <_printf_i+0x30>
 8004fb2:	2378      	movs	r3, #120	; 0x78
 8004fb4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004fb8:	4864      	ldr	r0, [pc, #400]	; (800514c <_printf_i+0x220>)
 8004fba:	e055      	b.n	8005068 <_printf_i+0x13c>
 8004fbc:	6813      	ldr	r3, [r2, #0]
 8004fbe:	1d19      	adds	r1, r3, #4
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6011      	str	r1, [r2, #0]
 8004fc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e08c      	b.n	80050ea <_printf_i+0x1be>
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6011      	str	r1, [r2, #0]
 8004fd4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004fd8:	bf18      	it	ne
 8004fda:	b21b      	sxthne	r3, r3
 8004fdc:	e7cf      	b.n	8004f7e <_printf_i+0x52>
 8004fde:	6813      	ldr	r3, [r2, #0]
 8004fe0:	6825      	ldr	r5, [r4, #0]
 8004fe2:	1d18      	adds	r0, r3, #4
 8004fe4:	6010      	str	r0, [r2, #0]
 8004fe6:	0628      	lsls	r0, r5, #24
 8004fe8:	d501      	bpl.n	8004fee <_printf_i+0xc2>
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	e002      	b.n	8004ff4 <_printf_i+0xc8>
 8004fee:	0668      	lsls	r0, r5, #25
 8004ff0:	d5fb      	bpl.n	8004fea <_printf_i+0xbe>
 8004ff2:	881b      	ldrh	r3, [r3, #0]
 8004ff4:	4854      	ldr	r0, [pc, #336]	; (8005148 <_printf_i+0x21c>)
 8004ff6:	296f      	cmp	r1, #111	; 0x6f
 8004ff8:	bf14      	ite	ne
 8004ffa:	220a      	movne	r2, #10
 8004ffc:	2208      	moveq	r2, #8
 8004ffe:	2100      	movs	r1, #0
 8005000:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005004:	6865      	ldr	r5, [r4, #4]
 8005006:	60a5      	str	r5, [r4, #8]
 8005008:	2d00      	cmp	r5, #0
 800500a:	f2c0 8095 	blt.w	8005138 <_printf_i+0x20c>
 800500e:	6821      	ldr	r1, [r4, #0]
 8005010:	f021 0104 	bic.w	r1, r1, #4
 8005014:	6021      	str	r1, [r4, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d13d      	bne.n	8005096 <_printf_i+0x16a>
 800501a:	2d00      	cmp	r5, #0
 800501c:	f040 808e 	bne.w	800513c <_printf_i+0x210>
 8005020:	4665      	mov	r5, ip
 8005022:	2a08      	cmp	r2, #8
 8005024:	d10b      	bne.n	800503e <_printf_i+0x112>
 8005026:	6823      	ldr	r3, [r4, #0]
 8005028:	07db      	lsls	r3, r3, #31
 800502a:	d508      	bpl.n	800503e <_printf_i+0x112>
 800502c:	6923      	ldr	r3, [r4, #16]
 800502e:	6862      	ldr	r2, [r4, #4]
 8005030:	429a      	cmp	r2, r3
 8005032:	bfde      	ittt	le
 8005034:	2330      	movle	r3, #48	; 0x30
 8005036:	f805 3c01 	strble.w	r3, [r5, #-1]
 800503a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800503e:	ebac 0305 	sub.w	r3, ip, r5
 8005042:	6123      	str	r3, [r4, #16]
 8005044:	f8cd 8000 	str.w	r8, [sp]
 8005048:	463b      	mov	r3, r7
 800504a:	aa03      	add	r2, sp, #12
 800504c:	4621      	mov	r1, r4
 800504e:	4630      	mov	r0, r6
 8005050:	f7ff fef6 	bl	8004e40 <_printf_common>
 8005054:	3001      	adds	r0, #1
 8005056:	d14d      	bne.n	80050f4 <_printf_i+0x1c8>
 8005058:	f04f 30ff 	mov.w	r0, #4294967295
 800505c:	b005      	add	sp, #20
 800505e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005062:	4839      	ldr	r0, [pc, #228]	; (8005148 <_printf_i+0x21c>)
 8005064:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005068:	6813      	ldr	r3, [r2, #0]
 800506a:	6821      	ldr	r1, [r4, #0]
 800506c:	1d1d      	adds	r5, r3, #4
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6015      	str	r5, [r2, #0]
 8005072:	060a      	lsls	r2, r1, #24
 8005074:	d50b      	bpl.n	800508e <_printf_i+0x162>
 8005076:	07ca      	lsls	r2, r1, #31
 8005078:	bf44      	itt	mi
 800507a:	f041 0120 	orrmi.w	r1, r1, #32
 800507e:	6021      	strmi	r1, [r4, #0]
 8005080:	b91b      	cbnz	r3, 800508a <_printf_i+0x15e>
 8005082:	6822      	ldr	r2, [r4, #0]
 8005084:	f022 0220 	bic.w	r2, r2, #32
 8005088:	6022      	str	r2, [r4, #0]
 800508a:	2210      	movs	r2, #16
 800508c:	e7b7      	b.n	8004ffe <_printf_i+0xd2>
 800508e:	064d      	lsls	r5, r1, #25
 8005090:	bf48      	it	mi
 8005092:	b29b      	uxthmi	r3, r3
 8005094:	e7ef      	b.n	8005076 <_printf_i+0x14a>
 8005096:	4665      	mov	r5, ip
 8005098:	fbb3 f1f2 	udiv	r1, r3, r2
 800509c:	fb02 3311 	mls	r3, r2, r1, r3
 80050a0:	5cc3      	ldrb	r3, [r0, r3]
 80050a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80050a6:	460b      	mov	r3, r1
 80050a8:	2900      	cmp	r1, #0
 80050aa:	d1f5      	bne.n	8005098 <_printf_i+0x16c>
 80050ac:	e7b9      	b.n	8005022 <_printf_i+0xf6>
 80050ae:	6813      	ldr	r3, [r2, #0]
 80050b0:	6825      	ldr	r5, [r4, #0]
 80050b2:	6961      	ldr	r1, [r4, #20]
 80050b4:	1d18      	adds	r0, r3, #4
 80050b6:	6010      	str	r0, [r2, #0]
 80050b8:	0628      	lsls	r0, r5, #24
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	d501      	bpl.n	80050c2 <_printf_i+0x196>
 80050be:	6019      	str	r1, [r3, #0]
 80050c0:	e002      	b.n	80050c8 <_printf_i+0x19c>
 80050c2:	066a      	lsls	r2, r5, #25
 80050c4:	d5fb      	bpl.n	80050be <_printf_i+0x192>
 80050c6:	8019      	strh	r1, [r3, #0]
 80050c8:	2300      	movs	r3, #0
 80050ca:	6123      	str	r3, [r4, #16]
 80050cc:	4665      	mov	r5, ip
 80050ce:	e7b9      	b.n	8005044 <_printf_i+0x118>
 80050d0:	6813      	ldr	r3, [r2, #0]
 80050d2:	1d19      	adds	r1, r3, #4
 80050d4:	6011      	str	r1, [r2, #0]
 80050d6:	681d      	ldr	r5, [r3, #0]
 80050d8:	6862      	ldr	r2, [r4, #4]
 80050da:	2100      	movs	r1, #0
 80050dc:	4628      	mov	r0, r5
 80050de:	f7fb f907 	bl	80002f0 <memchr>
 80050e2:	b108      	cbz	r0, 80050e8 <_printf_i+0x1bc>
 80050e4:	1b40      	subs	r0, r0, r5
 80050e6:	6060      	str	r0, [r4, #4]
 80050e8:	6863      	ldr	r3, [r4, #4]
 80050ea:	6123      	str	r3, [r4, #16]
 80050ec:	2300      	movs	r3, #0
 80050ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050f2:	e7a7      	b.n	8005044 <_printf_i+0x118>
 80050f4:	6923      	ldr	r3, [r4, #16]
 80050f6:	462a      	mov	r2, r5
 80050f8:	4639      	mov	r1, r7
 80050fa:	4630      	mov	r0, r6
 80050fc:	47c0      	blx	r8
 80050fe:	3001      	adds	r0, #1
 8005100:	d0aa      	beq.n	8005058 <_printf_i+0x12c>
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	079b      	lsls	r3, r3, #30
 8005106:	d413      	bmi.n	8005130 <_printf_i+0x204>
 8005108:	68e0      	ldr	r0, [r4, #12]
 800510a:	9b03      	ldr	r3, [sp, #12]
 800510c:	4298      	cmp	r0, r3
 800510e:	bfb8      	it	lt
 8005110:	4618      	movlt	r0, r3
 8005112:	e7a3      	b.n	800505c <_printf_i+0x130>
 8005114:	2301      	movs	r3, #1
 8005116:	464a      	mov	r2, r9
 8005118:	4639      	mov	r1, r7
 800511a:	4630      	mov	r0, r6
 800511c:	47c0      	blx	r8
 800511e:	3001      	adds	r0, #1
 8005120:	d09a      	beq.n	8005058 <_printf_i+0x12c>
 8005122:	3501      	adds	r5, #1
 8005124:	68e3      	ldr	r3, [r4, #12]
 8005126:	9a03      	ldr	r2, [sp, #12]
 8005128:	1a9b      	subs	r3, r3, r2
 800512a:	42ab      	cmp	r3, r5
 800512c:	dcf2      	bgt.n	8005114 <_printf_i+0x1e8>
 800512e:	e7eb      	b.n	8005108 <_printf_i+0x1dc>
 8005130:	2500      	movs	r5, #0
 8005132:	f104 0919 	add.w	r9, r4, #25
 8005136:	e7f5      	b.n	8005124 <_printf_i+0x1f8>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1ac      	bne.n	8005096 <_printf_i+0x16a>
 800513c:	7803      	ldrb	r3, [r0, #0]
 800513e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005142:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005146:	e76c      	b.n	8005022 <_printf_i+0xf6>
 8005148:	0800682e 	.word	0x0800682e
 800514c:	0800683f 	.word	0x0800683f

08005150 <_sbrk_r>:
 8005150:	b538      	push	{r3, r4, r5, lr}
 8005152:	4c06      	ldr	r4, [pc, #24]	; (800516c <_sbrk_r+0x1c>)
 8005154:	2300      	movs	r3, #0
 8005156:	4605      	mov	r5, r0
 8005158:	4608      	mov	r0, r1
 800515a:	6023      	str	r3, [r4, #0]
 800515c:	f7fb fdee 	bl	8000d3c <_sbrk>
 8005160:	1c43      	adds	r3, r0, #1
 8005162:	d102      	bne.n	800516a <_sbrk_r+0x1a>
 8005164:	6823      	ldr	r3, [r4, #0]
 8005166:	b103      	cbz	r3, 800516a <_sbrk_r+0x1a>
 8005168:	602b      	str	r3, [r5, #0]
 800516a:	bd38      	pop	{r3, r4, r5, pc}
 800516c:	20003320 	.word	0x20003320

08005170 <siprintf>:
 8005170:	b40e      	push	{r1, r2, r3}
 8005172:	b500      	push	{lr}
 8005174:	b09c      	sub	sp, #112	; 0x70
 8005176:	ab1d      	add	r3, sp, #116	; 0x74
 8005178:	9002      	str	r0, [sp, #8]
 800517a:	9006      	str	r0, [sp, #24]
 800517c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005180:	4809      	ldr	r0, [pc, #36]	; (80051a8 <siprintf+0x38>)
 8005182:	9107      	str	r1, [sp, #28]
 8005184:	9104      	str	r1, [sp, #16]
 8005186:	4909      	ldr	r1, [pc, #36]	; (80051ac <siprintf+0x3c>)
 8005188:	f853 2b04 	ldr.w	r2, [r3], #4
 800518c:	9105      	str	r1, [sp, #20]
 800518e:	6800      	ldr	r0, [r0, #0]
 8005190:	9301      	str	r3, [sp, #4]
 8005192:	a902      	add	r1, sp, #8
 8005194:	f001 f938 	bl	8006408 <_svfiprintf_r>
 8005198:	9b02      	ldr	r3, [sp, #8]
 800519a:	2200      	movs	r2, #0
 800519c:	701a      	strb	r2, [r3, #0]
 800519e:	b01c      	add	sp, #112	; 0x70
 80051a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80051a4:	b003      	add	sp, #12
 80051a6:	4770      	bx	lr
 80051a8:	20000010 	.word	0x20000010
 80051ac:	ffff0208 	.word	0xffff0208

080051b0 <quorem>:
 80051b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b4:	6903      	ldr	r3, [r0, #16]
 80051b6:	690c      	ldr	r4, [r1, #16]
 80051b8:	42a3      	cmp	r3, r4
 80051ba:	4680      	mov	r8, r0
 80051bc:	f2c0 8082 	blt.w	80052c4 <quorem+0x114>
 80051c0:	3c01      	subs	r4, #1
 80051c2:	f101 0714 	add.w	r7, r1, #20
 80051c6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80051ca:	f100 0614 	add.w	r6, r0, #20
 80051ce:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80051d2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80051d6:	eb06 030c 	add.w	r3, r6, ip
 80051da:	3501      	adds	r5, #1
 80051dc:	eb07 090c 	add.w	r9, r7, ip
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	fbb0 f5f5 	udiv	r5, r0, r5
 80051e6:	b395      	cbz	r5, 800524e <quorem+0x9e>
 80051e8:	f04f 0a00 	mov.w	sl, #0
 80051ec:	4638      	mov	r0, r7
 80051ee:	46b6      	mov	lr, r6
 80051f0:	46d3      	mov	fp, sl
 80051f2:	f850 2b04 	ldr.w	r2, [r0], #4
 80051f6:	b293      	uxth	r3, r2
 80051f8:	fb05 a303 	mla	r3, r5, r3, sl
 80051fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005200:	b29b      	uxth	r3, r3
 8005202:	ebab 0303 	sub.w	r3, fp, r3
 8005206:	0c12      	lsrs	r2, r2, #16
 8005208:	f8de b000 	ldr.w	fp, [lr]
 800520c:	fb05 a202 	mla	r2, r5, r2, sl
 8005210:	fa13 f38b 	uxtah	r3, r3, fp
 8005214:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005218:	fa1f fb82 	uxth.w	fp, r2
 800521c:	f8de 2000 	ldr.w	r2, [lr]
 8005220:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005224:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005228:	b29b      	uxth	r3, r3
 800522a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800522e:	4581      	cmp	r9, r0
 8005230:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005234:	f84e 3b04 	str.w	r3, [lr], #4
 8005238:	d2db      	bcs.n	80051f2 <quorem+0x42>
 800523a:	f856 300c 	ldr.w	r3, [r6, ip]
 800523e:	b933      	cbnz	r3, 800524e <quorem+0x9e>
 8005240:	9b01      	ldr	r3, [sp, #4]
 8005242:	3b04      	subs	r3, #4
 8005244:	429e      	cmp	r6, r3
 8005246:	461a      	mov	r2, r3
 8005248:	d330      	bcc.n	80052ac <quorem+0xfc>
 800524a:	f8c8 4010 	str.w	r4, [r8, #16]
 800524e:	4640      	mov	r0, r8
 8005250:	f000 ffac 	bl	80061ac <__mcmp>
 8005254:	2800      	cmp	r0, #0
 8005256:	db25      	blt.n	80052a4 <quorem+0xf4>
 8005258:	3501      	adds	r5, #1
 800525a:	4630      	mov	r0, r6
 800525c:	f04f 0c00 	mov.w	ip, #0
 8005260:	f857 2b04 	ldr.w	r2, [r7], #4
 8005264:	f8d0 e000 	ldr.w	lr, [r0]
 8005268:	b293      	uxth	r3, r2
 800526a:	ebac 0303 	sub.w	r3, ip, r3
 800526e:	0c12      	lsrs	r2, r2, #16
 8005270:	fa13 f38e 	uxtah	r3, r3, lr
 8005274:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005278:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800527c:	b29b      	uxth	r3, r3
 800527e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005282:	45b9      	cmp	r9, r7
 8005284:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005288:	f840 3b04 	str.w	r3, [r0], #4
 800528c:	d2e8      	bcs.n	8005260 <quorem+0xb0>
 800528e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005292:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005296:	b92a      	cbnz	r2, 80052a4 <quorem+0xf4>
 8005298:	3b04      	subs	r3, #4
 800529a:	429e      	cmp	r6, r3
 800529c:	461a      	mov	r2, r3
 800529e:	d30b      	bcc.n	80052b8 <quorem+0x108>
 80052a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80052a4:	4628      	mov	r0, r5
 80052a6:	b003      	add	sp, #12
 80052a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ac:	6812      	ldr	r2, [r2, #0]
 80052ae:	3b04      	subs	r3, #4
 80052b0:	2a00      	cmp	r2, #0
 80052b2:	d1ca      	bne.n	800524a <quorem+0x9a>
 80052b4:	3c01      	subs	r4, #1
 80052b6:	e7c5      	b.n	8005244 <quorem+0x94>
 80052b8:	6812      	ldr	r2, [r2, #0]
 80052ba:	3b04      	subs	r3, #4
 80052bc:	2a00      	cmp	r2, #0
 80052be:	d1ef      	bne.n	80052a0 <quorem+0xf0>
 80052c0:	3c01      	subs	r4, #1
 80052c2:	e7ea      	b.n	800529a <quorem+0xea>
 80052c4:	2000      	movs	r0, #0
 80052c6:	e7ee      	b.n	80052a6 <quorem+0xf6>

080052c8 <_dtoa_r>:
 80052c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052cc:	ec57 6b10 	vmov	r6, r7, d0
 80052d0:	b095      	sub	sp, #84	; 0x54
 80052d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80052d4:	9108      	str	r1, [sp, #32]
 80052d6:	4604      	mov	r4, r0
 80052d8:	920a      	str	r2, [sp, #40]	; 0x28
 80052da:	9311      	str	r3, [sp, #68]	; 0x44
 80052dc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80052e0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80052e4:	b93d      	cbnz	r5, 80052f6 <_dtoa_r+0x2e>
 80052e6:	2010      	movs	r0, #16
 80052e8:	f7ff fa34 	bl	8004754 <malloc>
 80052ec:	6260      	str	r0, [r4, #36]	; 0x24
 80052ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80052f2:	6005      	str	r5, [r0, #0]
 80052f4:	60c5      	str	r5, [r0, #12]
 80052f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052f8:	6819      	ldr	r1, [r3, #0]
 80052fa:	b151      	cbz	r1, 8005312 <_dtoa_r+0x4a>
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	604a      	str	r2, [r1, #4]
 8005300:	2301      	movs	r3, #1
 8005302:	4093      	lsls	r3, r2
 8005304:	608b      	str	r3, [r1, #8]
 8005306:	4620      	mov	r0, r4
 8005308:	f000 fd6e 	bl	8005de8 <_Bfree>
 800530c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	1e3b      	subs	r3, r7, #0
 8005314:	bfb9      	ittee	lt
 8005316:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800531a:	9303      	strlt	r3, [sp, #12]
 800531c:	2300      	movge	r3, #0
 800531e:	f8c8 3000 	strge.w	r3, [r8]
 8005322:	9d03      	ldr	r5, [sp, #12]
 8005324:	4bac      	ldr	r3, [pc, #688]	; (80055d8 <_dtoa_r+0x310>)
 8005326:	bfbc      	itt	lt
 8005328:	2201      	movlt	r2, #1
 800532a:	f8c8 2000 	strlt.w	r2, [r8]
 800532e:	43ab      	bics	r3, r5
 8005330:	d11b      	bne.n	800536a <_dtoa_r+0xa2>
 8005332:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005334:	f242 730f 	movw	r3, #9999	; 0x270f
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	9b02      	ldr	r3, [sp, #8]
 800533c:	b923      	cbnz	r3, 8005348 <_dtoa_r+0x80>
 800533e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8005342:	2d00      	cmp	r5, #0
 8005344:	f000 84dd 	beq.w	8005d02 <_dtoa_r+0xa3a>
 8005348:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800534a:	b953      	cbnz	r3, 8005362 <_dtoa_r+0x9a>
 800534c:	4ba3      	ldr	r3, [pc, #652]	; (80055dc <_dtoa_r+0x314>)
 800534e:	e020      	b.n	8005392 <_dtoa_r+0xca>
 8005350:	4ba3      	ldr	r3, [pc, #652]	; (80055e0 <_dtoa_r+0x318>)
 8005352:	9304      	str	r3, [sp, #16]
 8005354:	3308      	adds	r3, #8
 8005356:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	9804      	ldr	r0, [sp, #16]
 800535c:	b015      	add	sp, #84	; 0x54
 800535e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005362:	4b9e      	ldr	r3, [pc, #632]	; (80055dc <_dtoa_r+0x314>)
 8005364:	9304      	str	r3, [sp, #16]
 8005366:	3303      	adds	r3, #3
 8005368:	e7f5      	b.n	8005356 <_dtoa_r+0x8e>
 800536a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800536e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005376:	ed8d 7b04 	vstr	d7, [sp, #16]
 800537a:	d10c      	bne.n	8005396 <_dtoa_r+0xce>
 800537c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800537e:	2301      	movs	r3, #1
 8005380:	6013      	str	r3, [r2, #0]
 8005382:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 84b9 	beq.w	8005cfc <_dtoa_r+0xa34>
 800538a:	4b96      	ldr	r3, [pc, #600]	; (80055e4 <_dtoa_r+0x31c>)
 800538c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800538e:	6013      	str	r3, [r2, #0]
 8005390:	3b01      	subs	r3, #1
 8005392:	9304      	str	r3, [sp, #16]
 8005394:	e7e1      	b.n	800535a <_dtoa_r+0x92>
 8005396:	a913      	add	r1, sp, #76	; 0x4c
 8005398:	aa12      	add	r2, sp, #72	; 0x48
 800539a:	ed9d 0b04 	vldr	d0, [sp, #16]
 800539e:	4620      	mov	r0, r4
 80053a0:	f000 ff7b 	bl	800629a <__d2b>
 80053a4:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80053a8:	9001      	str	r0, [sp, #4]
 80053aa:	9912      	ldr	r1, [sp, #72]	; 0x48
 80053ac:	2e00      	cmp	r6, #0
 80053ae:	d046      	beq.n	800543e <_dtoa_r+0x176>
 80053b0:	9805      	ldr	r0, [sp, #20]
 80053b2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80053b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053ba:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 80053be:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80053c2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80053c6:	2700      	movs	r7, #0
 80053c8:	ee07 aa90 	vmov	s15, sl
 80053cc:	ec43 2b16 	vmov	d6, r2, r3
 80053d0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80053d4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 80055c0 <_dtoa_r+0x2f8>
 80053d8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80053dc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80053e0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 80055c8 <_dtoa_r+0x300>
 80053e4:	eea7 6b04 	vfma.f64	d6, d7, d4
 80053e8:	eeb0 7b46 	vmov.f64	d7, d6
 80053ec:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80055d0 <_dtoa_r+0x308>
 80053f0:	eea5 7b06 	vfma.f64	d7, d5, d6
 80053f4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80053f8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80053fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005400:	ee16 ba90 	vmov	fp, s13
 8005404:	d508      	bpl.n	8005418 <_dtoa_r+0x150>
 8005406:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800540a:	eeb4 6b47 	vcmp.f64	d6, d7
 800540e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005412:	bf18      	it	ne
 8005414:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005418:	f1bb 0f16 	cmp.w	fp, #22
 800541c:	d834      	bhi.n	8005488 <_dtoa_r+0x1c0>
 800541e:	4b72      	ldr	r3, [pc, #456]	; (80055e8 <_dtoa_r+0x320>)
 8005420:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005424:	ed93 7b00 	vldr	d7, [r3]
 8005428:	ed9d 6b02 	vldr	d6, [sp, #8]
 800542c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005434:	dd01      	ble.n	800543a <_dtoa_r+0x172>
 8005436:	f10b 3bff 	add.w	fp, fp, #4294967295
 800543a:	2300      	movs	r3, #0
 800543c:	e025      	b.n	800548a <_dtoa_r+0x1c2>
 800543e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005440:	eb01 0a03 	add.w	sl, r1, r3
 8005444:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8005448:	2b20      	cmp	r3, #32
 800544a:	dd17      	ble.n	800547c <_dtoa_r+0x1b4>
 800544c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005450:	9a02      	ldr	r2, [sp, #8]
 8005452:	409d      	lsls	r5, r3
 8005454:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8005458:	fa22 f303 	lsr.w	r3, r2, r3
 800545c:	432b      	orrs	r3, r5
 800545e:	ee07 3a90 	vmov	s15, r3
 8005462:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005466:	f10a 3aff 	add.w	sl, sl, #4294967295
 800546a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800546e:	9805      	ldr	r0, [sp, #20]
 8005470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005474:	2701      	movs	r7, #1
 8005476:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800547a:	e7a5      	b.n	80053c8 <_dtoa_r+0x100>
 800547c:	9a02      	ldr	r2, [sp, #8]
 800547e:	f1c3 0320 	rsb	r3, r3, #32
 8005482:	fa02 f303 	lsl.w	r3, r2, r3
 8005486:	e7ea      	b.n	800545e <_dtoa_r+0x196>
 8005488:	2301      	movs	r3, #1
 800548a:	eba1 0a0a 	sub.w	sl, r1, sl
 800548e:	9310      	str	r3, [sp, #64]	; 0x40
 8005490:	f1ba 0301 	subs.w	r3, sl, #1
 8005494:	9307      	str	r3, [sp, #28]
 8005496:	bf43      	ittte	mi
 8005498:	2300      	movmi	r3, #0
 800549a:	f1ca 0a01 	rsbmi	sl, sl, #1
 800549e:	9307      	strmi	r3, [sp, #28]
 80054a0:	f04f 0a00 	movpl.w	sl, #0
 80054a4:	f1bb 0f00 	cmp.w	fp, #0
 80054a8:	db19      	blt.n	80054de <_dtoa_r+0x216>
 80054aa:	9b07      	ldr	r3, [sp, #28]
 80054ac:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80054b0:	445b      	add	r3, fp
 80054b2:	9307      	str	r3, [sp, #28]
 80054b4:	f04f 0800 	mov.w	r8, #0
 80054b8:	9b08      	ldr	r3, [sp, #32]
 80054ba:	2b09      	cmp	r3, #9
 80054bc:	d866      	bhi.n	800558c <_dtoa_r+0x2c4>
 80054be:	2b05      	cmp	r3, #5
 80054c0:	bfc4      	itt	gt
 80054c2:	3b04      	subgt	r3, #4
 80054c4:	9308      	strgt	r3, [sp, #32]
 80054c6:	9b08      	ldr	r3, [sp, #32]
 80054c8:	f1a3 0302 	sub.w	r3, r3, #2
 80054cc:	bfcc      	ite	gt
 80054ce:	2500      	movgt	r5, #0
 80054d0:	2501      	movle	r5, #1
 80054d2:	2b03      	cmp	r3, #3
 80054d4:	d866      	bhi.n	80055a4 <_dtoa_r+0x2dc>
 80054d6:	e8df f003 	tbb	[pc, r3]
 80054da:	5755      	.short	0x5755
 80054dc:	4909      	.short	0x4909
 80054de:	2300      	movs	r3, #0
 80054e0:	ebaa 0a0b 	sub.w	sl, sl, fp
 80054e4:	f1cb 0800 	rsb	r8, fp, #0
 80054e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80054ea:	e7e5      	b.n	80054b8 <_dtoa_r+0x1f0>
 80054ec:	2301      	movs	r3, #1
 80054ee:	9309      	str	r3, [sp, #36]	; 0x24
 80054f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	dd59      	ble.n	80055aa <_dtoa_r+0x2e2>
 80054f6:	9306      	str	r3, [sp, #24]
 80054f8:	4699      	mov	r9, r3
 80054fa:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80054fc:	2200      	movs	r2, #0
 80054fe:	6072      	str	r2, [r6, #4]
 8005500:	2204      	movs	r2, #4
 8005502:	f102 0014 	add.w	r0, r2, #20
 8005506:	4298      	cmp	r0, r3
 8005508:	6871      	ldr	r1, [r6, #4]
 800550a:	d953      	bls.n	80055b4 <_dtoa_r+0x2ec>
 800550c:	4620      	mov	r0, r4
 800550e:	f000 fc37 	bl	8005d80 <_Balloc>
 8005512:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005514:	6030      	str	r0, [r6, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	9304      	str	r3, [sp, #16]
 800551a:	f1b9 0f0e 	cmp.w	r9, #14
 800551e:	f200 80c2 	bhi.w	80056a6 <_dtoa_r+0x3de>
 8005522:	2d00      	cmp	r5, #0
 8005524:	f000 80bf 	beq.w	80056a6 <_dtoa_r+0x3de>
 8005528:	ed9d 7b02 	vldr	d7, [sp, #8]
 800552c:	f1bb 0f00 	cmp.w	fp, #0
 8005530:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8005534:	f340 80e6 	ble.w	8005704 <_dtoa_r+0x43c>
 8005538:	4a2b      	ldr	r2, [pc, #172]	; (80055e8 <_dtoa_r+0x320>)
 800553a:	f00b 030f 	and.w	r3, fp, #15
 800553e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005542:	ed93 7b00 	vldr	d7, [r3]
 8005546:	ea4f 132b 	mov.w	r3, fp, asr #4
 800554a:	06da      	lsls	r2, r3, #27
 800554c:	f140 80d8 	bpl.w	8005700 <_dtoa_r+0x438>
 8005550:	4a26      	ldr	r2, [pc, #152]	; (80055ec <_dtoa_r+0x324>)
 8005552:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8005556:	ed92 6b08 	vldr	d6, [r2, #32]
 800555a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800555e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	2203      	movs	r2, #3
 8005568:	4920      	ldr	r1, [pc, #128]	; (80055ec <_dtoa_r+0x324>)
 800556a:	e04a      	b.n	8005602 <_dtoa_r+0x33a>
 800556c:	2301      	movs	r3, #1
 800556e:	9309      	str	r3, [sp, #36]	; 0x24
 8005570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005572:	445b      	add	r3, fp
 8005574:	f103 0901 	add.w	r9, r3, #1
 8005578:	9306      	str	r3, [sp, #24]
 800557a:	464b      	mov	r3, r9
 800557c:	2b01      	cmp	r3, #1
 800557e:	bfb8      	it	lt
 8005580:	2301      	movlt	r3, #1
 8005582:	e7ba      	b.n	80054fa <_dtoa_r+0x232>
 8005584:	2300      	movs	r3, #0
 8005586:	e7b2      	b.n	80054ee <_dtoa_r+0x226>
 8005588:	2300      	movs	r3, #0
 800558a:	e7f0      	b.n	800556e <_dtoa_r+0x2a6>
 800558c:	2501      	movs	r5, #1
 800558e:	2300      	movs	r3, #0
 8005590:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8005594:	f04f 33ff 	mov.w	r3, #4294967295
 8005598:	9306      	str	r3, [sp, #24]
 800559a:	4699      	mov	r9, r3
 800559c:	2200      	movs	r2, #0
 800559e:	2312      	movs	r3, #18
 80055a0:	920a      	str	r2, [sp, #40]	; 0x28
 80055a2:	e7aa      	b.n	80054fa <_dtoa_r+0x232>
 80055a4:	2301      	movs	r3, #1
 80055a6:	9309      	str	r3, [sp, #36]	; 0x24
 80055a8:	e7f4      	b.n	8005594 <_dtoa_r+0x2cc>
 80055aa:	2301      	movs	r3, #1
 80055ac:	9306      	str	r3, [sp, #24]
 80055ae:	4699      	mov	r9, r3
 80055b0:	461a      	mov	r2, r3
 80055b2:	e7f5      	b.n	80055a0 <_dtoa_r+0x2d8>
 80055b4:	3101      	adds	r1, #1
 80055b6:	6071      	str	r1, [r6, #4]
 80055b8:	0052      	lsls	r2, r2, #1
 80055ba:	e7a2      	b.n	8005502 <_dtoa_r+0x23a>
 80055bc:	f3af 8000 	nop.w
 80055c0:	636f4361 	.word	0x636f4361
 80055c4:	3fd287a7 	.word	0x3fd287a7
 80055c8:	8b60c8b3 	.word	0x8b60c8b3
 80055cc:	3fc68a28 	.word	0x3fc68a28
 80055d0:	509f79fb 	.word	0x509f79fb
 80055d4:	3fd34413 	.word	0x3fd34413
 80055d8:	7ff00000 	.word	0x7ff00000
 80055dc:	08006859 	.word	0x08006859
 80055e0:	08006850 	.word	0x08006850
 80055e4:	0800682d 	.word	0x0800682d
 80055e8:	08006888 	.word	0x08006888
 80055ec:	08006860 	.word	0x08006860
 80055f0:	07de      	lsls	r6, r3, #31
 80055f2:	d504      	bpl.n	80055fe <_dtoa_r+0x336>
 80055f4:	ed91 6b00 	vldr	d6, [r1]
 80055f8:	3201      	adds	r2, #1
 80055fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055fe:	105b      	asrs	r3, r3, #1
 8005600:	3108      	adds	r1, #8
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1f4      	bne.n	80055f0 <_dtoa_r+0x328>
 8005606:	ed9d 6b02 	vldr	d6, [sp, #8]
 800560a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800560e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005612:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80a7 	beq.w	8005768 <_dtoa_r+0x4a0>
 800561a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800561e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005622:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800562a:	f140 809d 	bpl.w	8005768 <_dtoa_r+0x4a0>
 800562e:	f1b9 0f00 	cmp.w	r9, #0
 8005632:	f000 8099 	beq.w	8005768 <_dtoa_r+0x4a0>
 8005636:	9b06      	ldr	r3, [sp, #24]
 8005638:	2b00      	cmp	r3, #0
 800563a:	dd30      	ble.n	800569e <_dtoa_r+0x3d6>
 800563c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005640:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005644:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005648:	9d06      	ldr	r5, [sp, #24]
 800564a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800564e:	3201      	adds	r2, #1
 8005650:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005654:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005658:	ee07 2a90 	vmov	s15, r2
 800565c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005660:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005664:	ed8d 5b02 	vstr	d5, [sp, #8]
 8005668:	9a03      	ldr	r2, [sp, #12]
 800566a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800566e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8005672:	2d00      	cmp	r5, #0
 8005674:	d17b      	bne.n	800576e <_dtoa_r+0x4a6>
 8005676:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800567a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800567e:	ec41 0b17 	vmov	d7, r0, r1
 8005682:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800568a:	f300 8253 	bgt.w	8005b34 <_dtoa_r+0x86c>
 800568e:	eeb1 7b47 	vneg.f64	d7, d7
 8005692:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800569a:	f100 8249 	bmi.w	8005b30 <_dtoa_r+0x868>
 800569e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80056a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80056a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f2c0 8119 	blt.w	80058e0 <_dtoa_r+0x618>
 80056ae:	f1bb 0f0e 	cmp.w	fp, #14
 80056b2:	f300 8115 	bgt.w	80058e0 <_dtoa_r+0x618>
 80056b6:	4bc3      	ldr	r3, [pc, #780]	; (80059c4 <_dtoa_r+0x6fc>)
 80056b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80056bc:	ed93 6b00 	vldr	d6, [r3]
 80056c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f280 80ba 	bge.w	800583c <_dtoa_r+0x574>
 80056c8:	f1b9 0f00 	cmp.w	r9, #0
 80056cc:	f300 80b6 	bgt.w	800583c <_dtoa_r+0x574>
 80056d0:	f040 822d 	bne.w	8005b2e <_dtoa_r+0x866>
 80056d4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80056d8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80056dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80056e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056e8:	464d      	mov	r5, r9
 80056ea:	464f      	mov	r7, r9
 80056ec:	f280 8204 	bge.w	8005af8 <_dtoa_r+0x830>
 80056f0:	9b04      	ldr	r3, [sp, #16]
 80056f2:	9a04      	ldr	r2, [sp, #16]
 80056f4:	1c5e      	adds	r6, r3, #1
 80056f6:	2331      	movs	r3, #49	; 0x31
 80056f8:	7013      	strb	r3, [r2, #0]
 80056fa:	f10b 0b01 	add.w	fp, fp, #1
 80056fe:	e1ff      	b.n	8005b00 <_dtoa_r+0x838>
 8005700:	2202      	movs	r2, #2
 8005702:	e731      	b.n	8005568 <_dtoa_r+0x2a0>
 8005704:	d02e      	beq.n	8005764 <_dtoa_r+0x49c>
 8005706:	f1cb 0300 	rsb	r3, fp, #0
 800570a:	4aae      	ldr	r2, [pc, #696]	; (80059c4 <_dtoa_r+0x6fc>)
 800570c:	f003 010f 	and.w	r1, r3, #15
 8005710:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005714:	ed92 7b00 	vldr	d7, [r2]
 8005718:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800571c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005720:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8005724:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8005728:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800572c:	49a6      	ldr	r1, [pc, #664]	; (80059c8 <_dtoa_r+0x700>)
 800572e:	111b      	asrs	r3, r3, #4
 8005730:	2000      	movs	r0, #0
 8005732:	2202      	movs	r2, #2
 8005734:	b93b      	cbnz	r3, 8005746 <_dtoa_r+0x47e>
 8005736:	2800      	cmp	r0, #0
 8005738:	f43f af6b 	beq.w	8005612 <_dtoa_r+0x34a>
 800573c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005740:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005744:	e765      	b.n	8005612 <_dtoa_r+0x34a>
 8005746:	07dd      	lsls	r5, r3, #31
 8005748:	d509      	bpl.n	800575e <_dtoa_r+0x496>
 800574a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800574e:	ed91 7b00 	vldr	d7, [r1]
 8005752:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005756:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800575a:	3201      	adds	r2, #1
 800575c:	2001      	movs	r0, #1
 800575e:	105b      	asrs	r3, r3, #1
 8005760:	3108      	adds	r1, #8
 8005762:	e7e7      	b.n	8005734 <_dtoa_r+0x46c>
 8005764:	2202      	movs	r2, #2
 8005766:	e754      	b.n	8005612 <_dtoa_r+0x34a>
 8005768:	465b      	mov	r3, fp
 800576a:	464d      	mov	r5, r9
 800576c:	e770      	b.n	8005650 <_dtoa_r+0x388>
 800576e:	4a95      	ldr	r2, [pc, #596]	; (80059c4 <_dtoa_r+0x6fc>)
 8005770:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8005774:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800577a:	ec41 0b17 	vmov	d7, r0, r1
 800577e:	b35a      	cbz	r2, 80057d8 <_dtoa_r+0x510>
 8005780:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005784:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005788:	9e04      	ldr	r6, [sp, #16]
 800578a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800578e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005792:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005796:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800579a:	ee14 2a90 	vmov	r2, s9
 800579e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80057a2:	3230      	adds	r2, #48	; 0x30
 80057a4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80057a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80057ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057b0:	f806 2b01 	strb.w	r2, [r6], #1
 80057b4:	d43b      	bmi.n	800582e <_dtoa_r+0x566>
 80057b6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80057ba:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80057be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c2:	d472      	bmi.n	80058aa <_dtoa_r+0x5e2>
 80057c4:	9a04      	ldr	r2, [sp, #16]
 80057c6:	1ab2      	subs	r2, r6, r2
 80057c8:	4295      	cmp	r5, r2
 80057ca:	f77f af68 	ble.w	800569e <_dtoa_r+0x3d6>
 80057ce:	ee27 7b03 	vmul.f64	d7, d7, d3
 80057d2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80057d6:	e7de      	b.n	8005796 <_dtoa_r+0x4ce>
 80057d8:	9a04      	ldr	r2, [sp, #16]
 80057da:	ee24 7b07 	vmul.f64	d7, d4, d7
 80057de:	1956      	adds	r6, r2, r5
 80057e0:	4611      	mov	r1, r2
 80057e2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80057e6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80057ea:	ee14 2a90 	vmov	r2, s9
 80057ee:	3230      	adds	r2, #48	; 0x30
 80057f0:	f801 2b01 	strb.w	r2, [r1], #1
 80057f4:	42b1      	cmp	r1, r6
 80057f6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80057fa:	ee36 6b45 	vsub.f64	d6, d6, d5
 80057fe:	d11a      	bne.n	8005836 <_dtoa_r+0x56e>
 8005800:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005804:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005808:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800580c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005810:	dc4b      	bgt.n	80058aa <_dtoa_r+0x5e2>
 8005812:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005816:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800581a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800581e:	f57f af3e 	bpl.w	800569e <_dtoa_r+0x3d6>
 8005822:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005826:	2a30      	cmp	r2, #48	; 0x30
 8005828:	f106 31ff 	add.w	r1, r6, #4294967295
 800582c:	d001      	beq.n	8005832 <_dtoa_r+0x56a>
 800582e:	469b      	mov	fp, r3
 8005830:	e02a      	b.n	8005888 <_dtoa_r+0x5c0>
 8005832:	460e      	mov	r6, r1
 8005834:	e7f5      	b.n	8005822 <_dtoa_r+0x55a>
 8005836:	ee26 6b03 	vmul.f64	d6, d6, d3
 800583a:	e7d4      	b.n	80057e6 <_dtoa_r+0x51e>
 800583c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005840:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005844:	9e04      	ldr	r6, [sp, #16]
 8005846:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800584a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800584e:	ee15 3a10 	vmov	r3, s10
 8005852:	3330      	adds	r3, #48	; 0x30
 8005854:	f806 3b01 	strb.w	r3, [r6], #1
 8005858:	9b04      	ldr	r3, [sp, #16]
 800585a:	1af3      	subs	r3, r6, r3
 800585c:	4599      	cmp	r9, r3
 800585e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005862:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005866:	d133      	bne.n	80058d0 <_dtoa_r+0x608>
 8005868:	ee37 7b07 	vadd.f64	d7, d7, d7
 800586c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005874:	dc18      	bgt.n	80058a8 <_dtoa_r+0x5e0>
 8005876:	eeb4 7b46 	vcmp.f64	d7, d6
 800587a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800587e:	d103      	bne.n	8005888 <_dtoa_r+0x5c0>
 8005880:	ee15 3a10 	vmov	r3, s10
 8005884:	07db      	lsls	r3, r3, #31
 8005886:	d40f      	bmi.n	80058a8 <_dtoa_r+0x5e0>
 8005888:	9901      	ldr	r1, [sp, #4]
 800588a:	4620      	mov	r0, r4
 800588c:	f000 faac 	bl	8005de8 <_Bfree>
 8005890:	2300      	movs	r3, #0
 8005892:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005894:	7033      	strb	r3, [r6, #0]
 8005896:	f10b 0301 	add.w	r3, fp, #1
 800589a:	6013      	str	r3, [r2, #0]
 800589c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f43f ad5b 	beq.w	800535a <_dtoa_r+0x92>
 80058a4:	601e      	str	r6, [r3, #0]
 80058a6:	e558      	b.n	800535a <_dtoa_r+0x92>
 80058a8:	465b      	mov	r3, fp
 80058aa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80058ae:	2939      	cmp	r1, #57	; 0x39
 80058b0:	f106 32ff 	add.w	r2, r6, #4294967295
 80058b4:	d106      	bne.n	80058c4 <_dtoa_r+0x5fc>
 80058b6:	9904      	ldr	r1, [sp, #16]
 80058b8:	4291      	cmp	r1, r2
 80058ba:	d107      	bne.n	80058cc <_dtoa_r+0x604>
 80058bc:	2230      	movs	r2, #48	; 0x30
 80058be:	700a      	strb	r2, [r1, #0]
 80058c0:	3301      	adds	r3, #1
 80058c2:	460a      	mov	r2, r1
 80058c4:	7811      	ldrb	r1, [r2, #0]
 80058c6:	3101      	adds	r1, #1
 80058c8:	7011      	strb	r1, [r2, #0]
 80058ca:	e7b0      	b.n	800582e <_dtoa_r+0x566>
 80058cc:	4616      	mov	r6, r2
 80058ce:	e7ec      	b.n	80058aa <_dtoa_r+0x5e2>
 80058d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80058d4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80058d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058dc:	d1b3      	bne.n	8005846 <_dtoa_r+0x57e>
 80058de:	e7d3      	b.n	8005888 <_dtoa_r+0x5c0>
 80058e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058e2:	2a00      	cmp	r2, #0
 80058e4:	f000 808d 	beq.w	8005a02 <_dtoa_r+0x73a>
 80058e8:	9a08      	ldr	r2, [sp, #32]
 80058ea:	2a01      	cmp	r2, #1
 80058ec:	dc72      	bgt.n	80059d4 <_dtoa_r+0x70c>
 80058ee:	2f00      	cmp	r7, #0
 80058f0:	d06c      	beq.n	80059cc <_dtoa_r+0x704>
 80058f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80058f6:	4645      	mov	r5, r8
 80058f8:	4656      	mov	r6, sl
 80058fa:	9a07      	ldr	r2, [sp, #28]
 80058fc:	2101      	movs	r1, #1
 80058fe:	441a      	add	r2, r3
 8005900:	4620      	mov	r0, r4
 8005902:	449a      	add	sl, r3
 8005904:	9207      	str	r2, [sp, #28]
 8005906:	f000 fb0f 	bl	8005f28 <__i2b>
 800590a:	4607      	mov	r7, r0
 800590c:	2e00      	cmp	r6, #0
 800590e:	dd0b      	ble.n	8005928 <_dtoa_r+0x660>
 8005910:	9b07      	ldr	r3, [sp, #28]
 8005912:	2b00      	cmp	r3, #0
 8005914:	dd08      	ble.n	8005928 <_dtoa_r+0x660>
 8005916:	42b3      	cmp	r3, r6
 8005918:	9a07      	ldr	r2, [sp, #28]
 800591a:	bfa8      	it	ge
 800591c:	4633      	movge	r3, r6
 800591e:	ebaa 0a03 	sub.w	sl, sl, r3
 8005922:	1af6      	subs	r6, r6, r3
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	9307      	str	r3, [sp, #28]
 8005928:	f1b8 0f00 	cmp.w	r8, #0
 800592c:	d01d      	beq.n	800596a <_dtoa_r+0x6a2>
 800592e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005930:	2b00      	cmp	r3, #0
 8005932:	d06a      	beq.n	8005a0a <_dtoa_r+0x742>
 8005934:	b18d      	cbz	r5, 800595a <_dtoa_r+0x692>
 8005936:	4639      	mov	r1, r7
 8005938:	462a      	mov	r2, r5
 800593a:	4620      	mov	r0, r4
 800593c:	f000 fb94 	bl	8006068 <__pow5mult>
 8005940:	9a01      	ldr	r2, [sp, #4]
 8005942:	4601      	mov	r1, r0
 8005944:	4607      	mov	r7, r0
 8005946:	4620      	mov	r0, r4
 8005948:	f000 faf7 	bl	8005f3a <__multiply>
 800594c:	9901      	ldr	r1, [sp, #4]
 800594e:	900c      	str	r0, [sp, #48]	; 0x30
 8005950:	4620      	mov	r0, r4
 8005952:	f000 fa49 	bl	8005de8 <_Bfree>
 8005956:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005958:	9301      	str	r3, [sp, #4]
 800595a:	ebb8 0205 	subs.w	r2, r8, r5
 800595e:	d004      	beq.n	800596a <_dtoa_r+0x6a2>
 8005960:	9901      	ldr	r1, [sp, #4]
 8005962:	4620      	mov	r0, r4
 8005964:	f000 fb80 	bl	8006068 <__pow5mult>
 8005968:	9001      	str	r0, [sp, #4]
 800596a:	2101      	movs	r1, #1
 800596c:	4620      	mov	r0, r4
 800596e:	f000 fadb 	bl	8005f28 <__i2b>
 8005972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005974:	4605      	mov	r5, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 81ca 	beq.w	8005d10 <_dtoa_r+0xa48>
 800597c:	461a      	mov	r2, r3
 800597e:	4601      	mov	r1, r0
 8005980:	4620      	mov	r0, r4
 8005982:	f000 fb71 	bl	8006068 <__pow5mult>
 8005986:	9b08      	ldr	r3, [sp, #32]
 8005988:	2b01      	cmp	r3, #1
 800598a:	4605      	mov	r5, r0
 800598c:	dc44      	bgt.n	8005a18 <_dtoa_r+0x750>
 800598e:	9b02      	ldr	r3, [sp, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d13c      	bne.n	8005a0e <_dtoa_r+0x746>
 8005994:	9b03      	ldr	r3, [sp, #12]
 8005996:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800599a:	2b00      	cmp	r3, #0
 800599c:	d137      	bne.n	8005a0e <_dtoa_r+0x746>
 800599e:	9b03      	ldr	r3, [sp, #12]
 80059a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059a4:	0d1b      	lsrs	r3, r3, #20
 80059a6:	051b      	lsls	r3, r3, #20
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d033      	beq.n	8005a14 <_dtoa_r+0x74c>
 80059ac:	9b07      	ldr	r3, [sp, #28]
 80059ae:	3301      	adds	r3, #1
 80059b0:	f10a 0a01 	add.w	sl, sl, #1
 80059b4:	9307      	str	r3, [sp, #28]
 80059b6:	f04f 0801 	mov.w	r8, #1
 80059ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059bc:	bb73      	cbnz	r3, 8005a1c <_dtoa_r+0x754>
 80059be:	2001      	movs	r0, #1
 80059c0:	e034      	b.n	8005a2c <_dtoa_r+0x764>
 80059c2:	bf00      	nop
 80059c4:	08006888 	.word	0x08006888
 80059c8:	08006860 	.word	0x08006860
 80059cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80059ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80059d2:	e790      	b.n	80058f6 <_dtoa_r+0x62e>
 80059d4:	f109 35ff 	add.w	r5, r9, #4294967295
 80059d8:	45a8      	cmp	r8, r5
 80059da:	bfbf      	itttt	lt
 80059dc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80059de:	eba5 0808 	sublt.w	r8, r5, r8
 80059e2:	4443      	addlt	r3, r8
 80059e4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80059e6:	bfb6      	itet	lt
 80059e8:	46a8      	movlt	r8, r5
 80059ea:	eba8 0505 	subge.w	r5, r8, r5
 80059ee:	2500      	movlt	r5, #0
 80059f0:	f1b9 0f00 	cmp.w	r9, #0
 80059f4:	bfb9      	ittee	lt
 80059f6:	ebaa 0609 	sublt.w	r6, sl, r9
 80059fa:	2300      	movlt	r3, #0
 80059fc:	4656      	movge	r6, sl
 80059fe:	464b      	movge	r3, r9
 8005a00:	e77b      	b.n	80058fa <_dtoa_r+0x632>
 8005a02:	4645      	mov	r5, r8
 8005a04:	4656      	mov	r6, sl
 8005a06:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005a08:	e780      	b.n	800590c <_dtoa_r+0x644>
 8005a0a:	4642      	mov	r2, r8
 8005a0c:	e7a8      	b.n	8005960 <_dtoa_r+0x698>
 8005a0e:	f04f 0800 	mov.w	r8, #0
 8005a12:	e7d2      	b.n	80059ba <_dtoa_r+0x6f2>
 8005a14:	4698      	mov	r8, r3
 8005a16:	e7d0      	b.n	80059ba <_dtoa_r+0x6f2>
 8005a18:	f04f 0800 	mov.w	r8, #0
 8005a1c:	692b      	ldr	r3, [r5, #16]
 8005a1e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005a22:	6918      	ldr	r0, [r3, #16]
 8005a24:	f000 fa32 	bl	8005e8c <__hi0bits>
 8005a28:	f1c0 0020 	rsb	r0, r0, #32
 8005a2c:	9b07      	ldr	r3, [sp, #28]
 8005a2e:	4418      	add	r0, r3
 8005a30:	f010 001f 	ands.w	r0, r0, #31
 8005a34:	d047      	beq.n	8005ac6 <_dtoa_r+0x7fe>
 8005a36:	f1c0 0320 	rsb	r3, r0, #32
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	dd3b      	ble.n	8005ab6 <_dtoa_r+0x7ee>
 8005a3e:	9b07      	ldr	r3, [sp, #28]
 8005a40:	f1c0 001c 	rsb	r0, r0, #28
 8005a44:	4482      	add	sl, r0
 8005a46:	4406      	add	r6, r0
 8005a48:	4403      	add	r3, r0
 8005a4a:	9307      	str	r3, [sp, #28]
 8005a4c:	f1ba 0f00 	cmp.w	sl, #0
 8005a50:	dd05      	ble.n	8005a5e <_dtoa_r+0x796>
 8005a52:	4652      	mov	r2, sl
 8005a54:	9901      	ldr	r1, [sp, #4]
 8005a56:	4620      	mov	r0, r4
 8005a58:	f000 fb54 	bl	8006104 <__lshift>
 8005a5c:	9001      	str	r0, [sp, #4]
 8005a5e:	9b07      	ldr	r3, [sp, #28]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	dd05      	ble.n	8005a70 <_dtoa_r+0x7a8>
 8005a64:	4629      	mov	r1, r5
 8005a66:	461a      	mov	r2, r3
 8005a68:	4620      	mov	r0, r4
 8005a6a:	f000 fb4b 	bl	8006104 <__lshift>
 8005a6e:	4605      	mov	r5, r0
 8005a70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a72:	b353      	cbz	r3, 8005aca <_dtoa_r+0x802>
 8005a74:	4629      	mov	r1, r5
 8005a76:	9801      	ldr	r0, [sp, #4]
 8005a78:	f000 fb98 	bl	80061ac <__mcmp>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	da24      	bge.n	8005aca <_dtoa_r+0x802>
 8005a80:	2300      	movs	r3, #0
 8005a82:	220a      	movs	r2, #10
 8005a84:	9901      	ldr	r1, [sp, #4]
 8005a86:	4620      	mov	r0, r4
 8005a88:	f000 f9c5 	bl	8005e16 <__multadd>
 8005a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a8e:	9001      	str	r0, [sp, #4]
 8005a90:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 8142 	beq.w	8005d1e <_dtoa_r+0xa56>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	4639      	mov	r1, r7
 8005a9e:	220a      	movs	r2, #10
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	f000 f9b8 	bl	8005e16 <__multadd>
 8005aa6:	9b06      	ldr	r3, [sp, #24]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	4607      	mov	r7, r0
 8005aac:	dc4b      	bgt.n	8005b46 <_dtoa_r+0x87e>
 8005aae:	9b08      	ldr	r3, [sp, #32]
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	dd48      	ble.n	8005b46 <_dtoa_r+0x87e>
 8005ab4:	e011      	b.n	8005ada <_dtoa_r+0x812>
 8005ab6:	d0c9      	beq.n	8005a4c <_dtoa_r+0x784>
 8005ab8:	9a07      	ldr	r2, [sp, #28]
 8005aba:	331c      	adds	r3, #28
 8005abc:	441a      	add	r2, r3
 8005abe:	449a      	add	sl, r3
 8005ac0:	441e      	add	r6, r3
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	e7c1      	b.n	8005a4a <_dtoa_r+0x782>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	e7f6      	b.n	8005ab8 <_dtoa_r+0x7f0>
 8005aca:	f1b9 0f00 	cmp.w	r9, #0
 8005ace:	dc34      	bgt.n	8005b3a <_dtoa_r+0x872>
 8005ad0:	9b08      	ldr	r3, [sp, #32]
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	dd31      	ble.n	8005b3a <_dtoa_r+0x872>
 8005ad6:	f8cd 9018 	str.w	r9, [sp, #24]
 8005ada:	9b06      	ldr	r3, [sp, #24]
 8005adc:	b963      	cbnz	r3, 8005af8 <_dtoa_r+0x830>
 8005ade:	4629      	mov	r1, r5
 8005ae0:	2205      	movs	r2, #5
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	f000 f997 	bl	8005e16 <__multadd>
 8005ae8:	4601      	mov	r1, r0
 8005aea:	4605      	mov	r5, r0
 8005aec:	9801      	ldr	r0, [sp, #4]
 8005aee:	f000 fb5d 	bl	80061ac <__mcmp>
 8005af2:	2800      	cmp	r0, #0
 8005af4:	f73f adfc 	bgt.w	80056f0 <_dtoa_r+0x428>
 8005af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005afa:	9e04      	ldr	r6, [sp, #16]
 8005afc:	ea6f 0b03 	mvn.w	fp, r3
 8005b00:	f04f 0900 	mov.w	r9, #0
 8005b04:	4629      	mov	r1, r5
 8005b06:	4620      	mov	r0, r4
 8005b08:	f000 f96e 	bl	8005de8 <_Bfree>
 8005b0c:	2f00      	cmp	r7, #0
 8005b0e:	f43f aebb 	beq.w	8005888 <_dtoa_r+0x5c0>
 8005b12:	f1b9 0f00 	cmp.w	r9, #0
 8005b16:	d005      	beq.n	8005b24 <_dtoa_r+0x85c>
 8005b18:	45b9      	cmp	r9, r7
 8005b1a:	d003      	beq.n	8005b24 <_dtoa_r+0x85c>
 8005b1c:	4649      	mov	r1, r9
 8005b1e:	4620      	mov	r0, r4
 8005b20:	f000 f962 	bl	8005de8 <_Bfree>
 8005b24:	4639      	mov	r1, r7
 8005b26:	4620      	mov	r0, r4
 8005b28:	f000 f95e 	bl	8005de8 <_Bfree>
 8005b2c:	e6ac      	b.n	8005888 <_dtoa_r+0x5c0>
 8005b2e:	2500      	movs	r5, #0
 8005b30:	462f      	mov	r7, r5
 8005b32:	e7e1      	b.n	8005af8 <_dtoa_r+0x830>
 8005b34:	469b      	mov	fp, r3
 8005b36:	462f      	mov	r7, r5
 8005b38:	e5da      	b.n	80056f0 <_dtoa_r+0x428>
 8005b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b3c:	f8cd 9018 	str.w	r9, [sp, #24]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 80f3 	beq.w	8005d2c <_dtoa_r+0xa64>
 8005b46:	2e00      	cmp	r6, #0
 8005b48:	dd05      	ble.n	8005b56 <_dtoa_r+0x88e>
 8005b4a:	4639      	mov	r1, r7
 8005b4c:	4632      	mov	r2, r6
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f000 fad8 	bl	8006104 <__lshift>
 8005b54:	4607      	mov	r7, r0
 8005b56:	f1b8 0f00 	cmp.w	r8, #0
 8005b5a:	d04c      	beq.n	8005bf6 <_dtoa_r+0x92e>
 8005b5c:	6879      	ldr	r1, [r7, #4]
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f000 f90e 	bl	8005d80 <_Balloc>
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	3202      	adds	r2, #2
 8005b68:	4606      	mov	r6, r0
 8005b6a:	0092      	lsls	r2, r2, #2
 8005b6c:	f107 010c 	add.w	r1, r7, #12
 8005b70:	300c      	adds	r0, #12
 8005b72:	f7fe fdf7 	bl	8004764 <memcpy>
 8005b76:	2201      	movs	r2, #1
 8005b78:	4631      	mov	r1, r6
 8005b7a:	4620      	mov	r0, r4
 8005b7c:	f000 fac2 	bl	8006104 <__lshift>
 8005b80:	9b02      	ldr	r3, [sp, #8]
 8005b82:	f8dd a010 	ldr.w	sl, [sp, #16]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	46b9      	mov	r9, r7
 8005b8c:	9307      	str	r3, [sp, #28]
 8005b8e:	4607      	mov	r7, r0
 8005b90:	4629      	mov	r1, r5
 8005b92:	9801      	ldr	r0, [sp, #4]
 8005b94:	f7ff fb0c 	bl	80051b0 <quorem>
 8005b98:	4649      	mov	r1, r9
 8005b9a:	4606      	mov	r6, r0
 8005b9c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005ba0:	9801      	ldr	r0, [sp, #4]
 8005ba2:	f000 fb03 	bl	80061ac <__mcmp>
 8005ba6:	463a      	mov	r2, r7
 8005ba8:	9002      	str	r0, [sp, #8]
 8005baa:	4629      	mov	r1, r5
 8005bac:	4620      	mov	r0, r4
 8005bae:	f000 fb17 	bl	80061e0 <__mdiff>
 8005bb2:	68c3      	ldr	r3, [r0, #12]
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	bb03      	cbnz	r3, 8005bfa <_dtoa_r+0x932>
 8005bb8:	4601      	mov	r1, r0
 8005bba:	9009      	str	r0, [sp, #36]	; 0x24
 8005bbc:	9801      	ldr	r0, [sp, #4]
 8005bbe:	f000 faf5 	bl	80061ac <__mcmp>
 8005bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	4611      	mov	r1, r2
 8005bc8:	4620      	mov	r0, r4
 8005bca:	9309      	str	r3, [sp, #36]	; 0x24
 8005bcc:	f000 f90c 	bl	8005de8 <_Bfree>
 8005bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd2:	b9a3      	cbnz	r3, 8005bfe <_dtoa_r+0x936>
 8005bd4:	9a08      	ldr	r2, [sp, #32]
 8005bd6:	b992      	cbnz	r2, 8005bfe <_dtoa_r+0x936>
 8005bd8:	9a07      	ldr	r2, [sp, #28]
 8005bda:	b982      	cbnz	r2, 8005bfe <_dtoa_r+0x936>
 8005bdc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005be0:	d029      	beq.n	8005c36 <_dtoa_r+0x96e>
 8005be2:	9b02      	ldr	r3, [sp, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	dd01      	ble.n	8005bec <_dtoa_r+0x924>
 8005be8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8005bec:	f10a 0601 	add.w	r6, sl, #1
 8005bf0:	f88a 8000 	strb.w	r8, [sl]
 8005bf4:	e786      	b.n	8005b04 <_dtoa_r+0x83c>
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	e7c2      	b.n	8005b80 <_dtoa_r+0x8b8>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e7e3      	b.n	8005bc6 <_dtoa_r+0x8fe>
 8005bfe:	9a02      	ldr	r2, [sp, #8]
 8005c00:	2a00      	cmp	r2, #0
 8005c02:	db04      	blt.n	8005c0e <_dtoa_r+0x946>
 8005c04:	d124      	bne.n	8005c50 <_dtoa_r+0x988>
 8005c06:	9a08      	ldr	r2, [sp, #32]
 8005c08:	bb12      	cbnz	r2, 8005c50 <_dtoa_r+0x988>
 8005c0a:	9a07      	ldr	r2, [sp, #28]
 8005c0c:	bb02      	cbnz	r2, 8005c50 <_dtoa_r+0x988>
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	ddec      	ble.n	8005bec <_dtoa_r+0x924>
 8005c12:	2201      	movs	r2, #1
 8005c14:	9901      	ldr	r1, [sp, #4]
 8005c16:	4620      	mov	r0, r4
 8005c18:	f000 fa74 	bl	8006104 <__lshift>
 8005c1c:	4629      	mov	r1, r5
 8005c1e:	9001      	str	r0, [sp, #4]
 8005c20:	f000 fac4 	bl	80061ac <__mcmp>
 8005c24:	2800      	cmp	r0, #0
 8005c26:	dc03      	bgt.n	8005c30 <_dtoa_r+0x968>
 8005c28:	d1e0      	bne.n	8005bec <_dtoa_r+0x924>
 8005c2a:	f018 0f01 	tst.w	r8, #1
 8005c2e:	d0dd      	beq.n	8005bec <_dtoa_r+0x924>
 8005c30:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005c34:	d1d8      	bne.n	8005be8 <_dtoa_r+0x920>
 8005c36:	2339      	movs	r3, #57	; 0x39
 8005c38:	f10a 0601 	add.w	r6, sl, #1
 8005c3c:	f88a 3000 	strb.w	r3, [sl]
 8005c40:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c44:	2b39      	cmp	r3, #57	; 0x39
 8005c46:	f106 32ff 	add.w	r2, r6, #4294967295
 8005c4a:	d04c      	beq.n	8005ce6 <_dtoa_r+0xa1e>
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	e051      	b.n	8005cf4 <_dtoa_r+0xa2c>
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f10a 0601 	add.w	r6, sl, #1
 8005c56:	dd05      	ble.n	8005c64 <_dtoa_r+0x99c>
 8005c58:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005c5c:	d0eb      	beq.n	8005c36 <_dtoa_r+0x96e>
 8005c5e:	f108 0801 	add.w	r8, r8, #1
 8005c62:	e7c5      	b.n	8005bf0 <_dtoa_r+0x928>
 8005c64:	9b04      	ldr	r3, [sp, #16]
 8005c66:	9a06      	ldr	r2, [sp, #24]
 8005c68:	f806 8c01 	strb.w	r8, [r6, #-1]
 8005c6c:	1af3      	subs	r3, r6, r3
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d021      	beq.n	8005cb6 <_dtoa_r+0x9ee>
 8005c72:	2300      	movs	r3, #0
 8005c74:	220a      	movs	r2, #10
 8005c76:	9901      	ldr	r1, [sp, #4]
 8005c78:	4620      	mov	r0, r4
 8005c7a:	f000 f8cc 	bl	8005e16 <__multadd>
 8005c7e:	45b9      	cmp	r9, r7
 8005c80:	9001      	str	r0, [sp, #4]
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	f04f 020a 	mov.w	r2, #10
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	d105      	bne.n	8005c9c <_dtoa_r+0x9d4>
 8005c90:	f000 f8c1 	bl	8005e16 <__multadd>
 8005c94:	4681      	mov	r9, r0
 8005c96:	4607      	mov	r7, r0
 8005c98:	46b2      	mov	sl, r6
 8005c9a:	e779      	b.n	8005b90 <_dtoa_r+0x8c8>
 8005c9c:	f000 f8bb 	bl	8005e16 <__multadd>
 8005ca0:	4639      	mov	r1, r7
 8005ca2:	4681      	mov	r9, r0
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	220a      	movs	r2, #10
 8005ca8:	4620      	mov	r0, r4
 8005caa:	f000 f8b4 	bl	8005e16 <__multadd>
 8005cae:	4607      	mov	r7, r0
 8005cb0:	e7f2      	b.n	8005c98 <_dtoa_r+0x9d0>
 8005cb2:	f04f 0900 	mov.w	r9, #0
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	9901      	ldr	r1, [sp, #4]
 8005cba:	4620      	mov	r0, r4
 8005cbc:	f000 fa22 	bl	8006104 <__lshift>
 8005cc0:	4629      	mov	r1, r5
 8005cc2:	9001      	str	r0, [sp, #4]
 8005cc4:	f000 fa72 	bl	80061ac <__mcmp>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	dcb9      	bgt.n	8005c40 <_dtoa_r+0x978>
 8005ccc:	d102      	bne.n	8005cd4 <_dtoa_r+0xa0c>
 8005cce:	f018 0f01 	tst.w	r8, #1
 8005cd2:	d1b5      	bne.n	8005c40 <_dtoa_r+0x978>
 8005cd4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cd8:	2b30      	cmp	r3, #48	; 0x30
 8005cda:	f106 32ff 	add.w	r2, r6, #4294967295
 8005cde:	f47f af11 	bne.w	8005b04 <_dtoa_r+0x83c>
 8005ce2:	4616      	mov	r6, r2
 8005ce4:	e7f6      	b.n	8005cd4 <_dtoa_r+0xa0c>
 8005ce6:	9b04      	ldr	r3, [sp, #16]
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d105      	bne.n	8005cf8 <_dtoa_r+0xa30>
 8005cec:	9a04      	ldr	r2, [sp, #16]
 8005cee:	f10b 0b01 	add.w	fp, fp, #1
 8005cf2:	2331      	movs	r3, #49	; 0x31
 8005cf4:	7013      	strb	r3, [r2, #0]
 8005cf6:	e705      	b.n	8005b04 <_dtoa_r+0x83c>
 8005cf8:	4616      	mov	r6, r2
 8005cfa:	e7a1      	b.n	8005c40 <_dtoa_r+0x978>
 8005cfc:	4b16      	ldr	r3, [pc, #88]	; (8005d58 <_dtoa_r+0xa90>)
 8005cfe:	f7ff bb48 	b.w	8005392 <_dtoa_r+0xca>
 8005d02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f47f ab23 	bne.w	8005350 <_dtoa_r+0x88>
 8005d0a:	4b14      	ldr	r3, [pc, #80]	; (8005d5c <_dtoa_r+0xa94>)
 8005d0c:	f7ff bb41 	b.w	8005392 <_dtoa_r+0xca>
 8005d10:	9b08      	ldr	r3, [sp, #32]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	f77f ae3b 	ble.w	800598e <_dtoa_r+0x6c6>
 8005d18:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8005d1c:	e64f      	b.n	80059be <_dtoa_r+0x6f6>
 8005d1e:	9b06      	ldr	r3, [sp, #24]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	dc03      	bgt.n	8005d2c <_dtoa_r+0xa64>
 8005d24:	9b08      	ldr	r3, [sp, #32]
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	f73f aed7 	bgt.w	8005ada <_dtoa_r+0x812>
 8005d2c:	9e04      	ldr	r6, [sp, #16]
 8005d2e:	9801      	ldr	r0, [sp, #4]
 8005d30:	4629      	mov	r1, r5
 8005d32:	f7ff fa3d 	bl	80051b0 <quorem>
 8005d36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005d3a:	f806 8b01 	strb.w	r8, [r6], #1
 8005d3e:	9b04      	ldr	r3, [sp, #16]
 8005d40:	9a06      	ldr	r2, [sp, #24]
 8005d42:	1af3      	subs	r3, r6, r3
 8005d44:	429a      	cmp	r2, r3
 8005d46:	ddb4      	ble.n	8005cb2 <_dtoa_r+0x9ea>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	9901      	ldr	r1, [sp, #4]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f000 f861 	bl	8005e16 <__multadd>
 8005d54:	9001      	str	r0, [sp, #4]
 8005d56:	e7ea      	b.n	8005d2e <_dtoa_r+0xa66>
 8005d58:	0800682c 	.word	0x0800682c
 8005d5c:	08006850 	.word	0x08006850

08005d60 <_localeconv_r>:
 8005d60:	4b04      	ldr	r3, [pc, #16]	; (8005d74 <_localeconv_r+0x14>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6a18      	ldr	r0, [r3, #32]
 8005d66:	4b04      	ldr	r3, [pc, #16]	; (8005d78 <_localeconv_r+0x18>)
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	bf08      	it	eq
 8005d6c:	4618      	moveq	r0, r3
 8005d6e:	30f0      	adds	r0, #240	; 0xf0
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	20000010 	.word	0x20000010
 8005d78:	20000074 	.word	0x20000074

08005d7c <__malloc_lock>:
 8005d7c:	4770      	bx	lr

08005d7e <__malloc_unlock>:
 8005d7e:	4770      	bx	lr

08005d80 <_Balloc>:
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005d84:	4604      	mov	r4, r0
 8005d86:	460e      	mov	r6, r1
 8005d88:	b93d      	cbnz	r5, 8005d9a <_Balloc+0x1a>
 8005d8a:	2010      	movs	r0, #16
 8005d8c:	f7fe fce2 	bl	8004754 <malloc>
 8005d90:	6260      	str	r0, [r4, #36]	; 0x24
 8005d92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005d96:	6005      	str	r5, [r0, #0]
 8005d98:	60c5      	str	r5, [r0, #12]
 8005d9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005d9c:	68eb      	ldr	r3, [r5, #12]
 8005d9e:	b183      	cbz	r3, 8005dc2 <_Balloc+0x42>
 8005da0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005da8:	b9b8      	cbnz	r0, 8005dda <_Balloc+0x5a>
 8005daa:	2101      	movs	r1, #1
 8005dac:	fa01 f506 	lsl.w	r5, r1, r6
 8005db0:	1d6a      	adds	r2, r5, #5
 8005db2:	0092      	lsls	r2, r2, #2
 8005db4:	4620      	mov	r0, r4
 8005db6:	f000 fabf 	bl	8006338 <_calloc_r>
 8005dba:	b160      	cbz	r0, 8005dd6 <_Balloc+0x56>
 8005dbc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005dc0:	e00e      	b.n	8005de0 <_Balloc+0x60>
 8005dc2:	2221      	movs	r2, #33	; 0x21
 8005dc4:	2104      	movs	r1, #4
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	f000 fab6 	bl	8006338 <_calloc_r>
 8005dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dce:	60e8      	str	r0, [r5, #12]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e4      	bne.n	8005da0 <_Balloc+0x20>
 8005dd6:	2000      	movs	r0, #0
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	6802      	ldr	r2, [r0, #0]
 8005ddc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005de0:	2300      	movs	r3, #0
 8005de2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005de6:	e7f7      	b.n	8005dd8 <_Balloc+0x58>

08005de8 <_Bfree>:
 8005de8:	b570      	push	{r4, r5, r6, lr}
 8005dea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005dec:	4606      	mov	r6, r0
 8005dee:	460d      	mov	r5, r1
 8005df0:	b93c      	cbnz	r4, 8005e02 <_Bfree+0x1a>
 8005df2:	2010      	movs	r0, #16
 8005df4:	f7fe fcae 	bl	8004754 <malloc>
 8005df8:	6270      	str	r0, [r6, #36]	; 0x24
 8005dfa:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005dfe:	6004      	str	r4, [r0, #0]
 8005e00:	60c4      	str	r4, [r0, #12]
 8005e02:	b13d      	cbz	r5, 8005e14 <_Bfree+0x2c>
 8005e04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005e06:	686a      	ldr	r2, [r5, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e0e:	6029      	str	r1, [r5, #0]
 8005e10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005e14:	bd70      	pop	{r4, r5, r6, pc}

08005e16 <__multadd>:
 8005e16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e1a:	690d      	ldr	r5, [r1, #16]
 8005e1c:	461f      	mov	r7, r3
 8005e1e:	4606      	mov	r6, r0
 8005e20:	460c      	mov	r4, r1
 8005e22:	f101 0c14 	add.w	ip, r1, #20
 8005e26:	2300      	movs	r3, #0
 8005e28:	f8dc 0000 	ldr.w	r0, [ip]
 8005e2c:	b281      	uxth	r1, r0
 8005e2e:	fb02 7101 	mla	r1, r2, r1, r7
 8005e32:	0c0f      	lsrs	r7, r1, #16
 8005e34:	0c00      	lsrs	r0, r0, #16
 8005e36:	fb02 7000 	mla	r0, r2, r0, r7
 8005e3a:	b289      	uxth	r1, r1
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005e42:	429d      	cmp	r5, r3
 8005e44:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005e48:	f84c 1b04 	str.w	r1, [ip], #4
 8005e4c:	dcec      	bgt.n	8005e28 <__multadd+0x12>
 8005e4e:	b1d7      	cbz	r7, 8005e86 <__multadd+0x70>
 8005e50:	68a3      	ldr	r3, [r4, #8]
 8005e52:	42ab      	cmp	r3, r5
 8005e54:	dc12      	bgt.n	8005e7c <__multadd+0x66>
 8005e56:	6861      	ldr	r1, [r4, #4]
 8005e58:	4630      	mov	r0, r6
 8005e5a:	3101      	adds	r1, #1
 8005e5c:	f7ff ff90 	bl	8005d80 <_Balloc>
 8005e60:	6922      	ldr	r2, [r4, #16]
 8005e62:	3202      	adds	r2, #2
 8005e64:	f104 010c 	add.w	r1, r4, #12
 8005e68:	4680      	mov	r8, r0
 8005e6a:	0092      	lsls	r2, r2, #2
 8005e6c:	300c      	adds	r0, #12
 8005e6e:	f7fe fc79 	bl	8004764 <memcpy>
 8005e72:	4621      	mov	r1, r4
 8005e74:	4630      	mov	r0, r6
 8005e76:	f7ff ffb7 	bl	8005de8 <_Bfree>
 8005e7a:	4644      	mov	r4, r8
 8005e7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e80:	3501      	adds	r5, #1
 8005e82:	615f      	str	r7, [r3, #20]
 8005e84:	6125      	str	r5, [r4, #16]
 8005e86:	4620      	mov	r0, r4
 8005e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005e8c <__hi0bits>:
 8005e8c:	0c02      	lsrs	r2, r0, #16
 8005e8e:	0412      	lsls	r2, r2, #16
 8005e90:	4603      	mov	r3, r0
 8005e92:	b9b2      	cbnz	r2, 8005ec2 <__hi0bits+0x36>
 8005e94:	0403      	lsls	r3, r0, #16
 8005e96:	2010      	movs	r0, #16
 8005e98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005e9c:	bf04      	itt	eq
 8005e9e:	021b      	lsleq	r3, r3, #8
 8005ea0:	3008      	addeq	r0, #8
 8005ea2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005ea6:	bf04      	itt	eq
 8005ea8:	011b      	lsleq	r3, r3, #4
 8005eaa:	3004      	addeq	r0, #4
 8005eac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005eb0:	bf04      	itt	eq
 8005eb2:	009b      	lsleq	r3, r3, #2
 8005eb4:	3002      	addeq	r0, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	db06      	blt.n	8005ec8 <__hi0bits+0x3c>
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	d503      	bpl.n	8005ec6 <__hi0bits+0x3a>
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	4770      	bx	lr
 8005ec2:	2000      	movs	r0, #0
 8005ec4:	e7e8      	b.n	8005e98 <__hi0bits+0xc>
 8005ec6:	2020      	movs	r0, #32
 8005ec8:	4770      	bx	lr

08005eca <__lo0bits>:
 8005eca:	6803      	ldr	r3, [r0, #0]
 8005ecc:	f013 0207 	ands.w	r2, r3, #7
 8005ed0:	4601      	mov	r1, r0
 8005ed2:	d00b      	beq.n	8005eec <__lo0bits+0x22>
 8005ed4:	07da      	lsls	r2, r3, #31
 8005ed6:	d423      	bmi.n	8005f20 <__lo0bits+0x56>
 8005ed8:	0798      	lsls	r0, r3, #30
 8005eda:	bf49      	itett	mi
 8005edc:	085b      	lsrmi	r3, r3, #1
 8005ede:	089b      	lsrpl	r3, r3, #2
 8005ee0:	2001      	movmi	r0, #1
 8005ee2:	600b      	strmi	r3, [r1, #0]
 8005ee4:	bf5c      	itt	pl
 8005ee6:	600b      	strpl	r3, [r1, #0]
 8005ee8:	2002      	movpl	r0, #2
 8005eea:	4770      	bx	lr
 8005eec:	b298      	uxth	r0, r3
 8005eee:	b9a8      	cbnz	r0, 8005f1c <__lo0bits+0x52>
 8005ef0:	0c1b      	lsrs	r3, r3, #16
 8005ef2:	2010      	movs	r0, #16
 8005ef4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005ef8:	bf04      	itt	eq
 8005efa:	0a1b      	lsreq	r3, r3, #8
 8005efc:	3008      	addeq	r0, #8
 8005efe:	071a      	lsls	r2, r3, #28
 8005f00:	bf04      	itt	eq
 8005f02:	091b      	lsreq	r3, r3, #4
 8005f04:	3004      	addeq	r0, #4
 8005f06:	079a      	lsls	r2, r3, #30
 8005f08:	bf04      	itt	eq
 8005f0a:	089b      	lsreq	r3, r3, #2
 8005f0c:	3002      	addeq	r0, #2
 8005f0e:	07da      	lsls	r2, r3, #31
 8005f10:	d402      	bmi.n	8005f18 <__lo0bits+0x4e>
 8005f12:	085b      	lsrs	r3, r3, #1
 8005f14:	d006      	beq.n	8005f24 <__lo0bits+0x5a>
 8005f16:	3001      	adds	r0, #1
 8005f18:	600b      	str	r3, [r1, #0]
 8005f1a:	4770      	bx	lr
 8005f1c:	4610      	mov	r0, r2
 8005f1e:	e7e9      	b.n	8005ef4 <__lo0bits+0x2a>
 8005f20:	2000      	movs	r0, #0
 8005f22:	4770      	bx	lr
 8005f24:	2020      	movs	r0, #32
 8005f26:	4770      	bx	lr

08005f28 <__i2b>:
 8005f28:	b510      	push	{r4, lr}
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	2101      	movs	r1, #1
 8005f2e:	f7ff ff27 	bl	8005d80 <_Balloc>
 8005f32:	2201      	movs	r2, #1
 8005f34:	6144      	str	r4, [r0, #20]
 8005f36:	6102      	str	r2, [r0, #16]
 8005f38:	bd10      	pop	{r4, pc}

08005f3a <__multiply>:
 8005f3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3e:	4614      	mov	r4, r2
 8005f40:	690a      	ldr	r2, [r1, #16]
 8005f42:	6923      	ldr	r3, [r4, #16]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	bfb8      	it	lt
 8005f48:	460b      	movlt	r3, r1
 8005f4a:	4688      	mov	r8, r1
 8005f4c:	bfbc      	itt	lt
 8005f4e:	46a0      	movlt	r8, r4
 8005f50:	461c      	movlt	r4, r3
 8005f52:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005f56:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005f5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f5e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005f62:	eb07 0609 	add.w	r6, r7, r9
 8005f66:	42b3      	cmp	r3, r6
 8005f68:	bfb8      	it	lt
 8005f6a:	3101      	addlt	r1, #1
 8005f6c:	f7ff ff08 	bl	8005d80 <_Balloc>
 8005f70:	f100 0514 	add.w	r5, r0, #20
 8005f74:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005f78:	462b      	mov	r3, r5
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	4573      	cmp	r3, lr
 8005f7e:	d316      	bcc.n	8005fae <__multiply+0x74>
 8005f80:	f104 0214 	add.w	r2, r4, #20
 8005f84:	f108 0114 	add.w	r1, r8, #20
 8005f88:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005f8c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	9b00      	ldr	r3, [sp, #0]
 8005f94:	9201      	str	r2, [sp, #4]
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d80c      	bhi.n	8005fb4 <__multiply+0x7a>
 8005f9a:	2e00      	cmp	r6, #0
 8005f9c:	dd03      	ble.n	8005fa6 <__multiply+0x6c>
 8005f9e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d05d      	beq.n	8006062 <__multiply+0x128>
 8005fa6:	6106      	str	r6, [r0, #16]
 8005fa8:	b003      	add	sp, #12
 8005faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fae:	f843 2b04 	str.w	r2, [r3], #4
 8005fb2:	e7e3      	b.n	8005f7c <__multiply+0x42>
 8005fb4:	f8b2 b000 	ldrh.w	fp, [r2]
 8005fb8:	f1bb 0f00 	cmp.w	fp, #0
 8005fbc:	d023      	beq.n	8006006 <__multiply+0xcc>
 8005fbe:	4689      	mov	r9, r1
 8005fc0:	46ac      	mov	ip, r5
 8005fc2:	f04f 0800 	mov.w	r8, #0
 8005fc6:	f859 4b04 	ldr.w	r4, [r9], #4
 8005fca:	f8dc a000 	ldr.w	sl, [ip]
 8005fce:	b2a3      	uxth	r3, r4
 8005fd0:	fa1f fa8a 	uxth.w	sl, sl
 8005fd4:	fb0b a303 	mla	r3, fp, r3, sl
 8005fd8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005fdc:	f8dc 4000 	ldr.w	r4, [ip]
 8005fe0:	4443      	add	r3, r8
 8005fe2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005fe6:	fb0b 840a 	mla	r4, fp, sl, r8
 8005fea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005fee:	46e2      	mov	sl, ip
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005ff6:	454f      	cmp	r7, r9
 8005ff8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005ffc:	f84a 3b04 	str.w	r3, [sl], #4
 8006000:	d82b      	bhi.n	800605a <__multiply+0x120>
 8006002:	f8cc 8004 	str.w	r8, [ip, #4]
 8006006:	9b01      	ldr	r3, [sp, #4]
 8006008:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800600c:	3204      	adds	r2, #4
 800600e:	f1ba 0f00 	cmp.w	sl, #0
 8006012:	d020      	beq.n	8006056 <__multiply+0x11c>
 8006014:	682b      	ldr	r3, [r5, #0]
 8006016:	4689      	mov	r9, r1
 8006018:	46a8      	mov	r8, r5
 800601a:	f04f 0b00 	mov.w	fp, #0
 800601e:	f8b9 c000 	ldrh.w	ip, [r9]
 8006022:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006026:	fb0a 440c 	mla	r4, sl, ip, r4
 800602a:	445c      	add	r4, fp
 800602c:	46c4      	mov	ip, r8
 800602e:	b29b      	uxth	r3, r3
 8006030:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006034:	f84c 3b04 	str.w	r3, [ip], #4
 8006038:	f859 3b04 	ldr.w	r3, [r9], #4
 800603c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006040:	0c1b      	lsrs	r3, r3, #16
 8006042:	fb0a b303 	mla	r3, sl, r3, fp
 8006046:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800604a:	454f      	cmp	r7, r9
 800604c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006050:	d805      	bhi.n	800605e <__multiply+0x124>
 8006052:	f8c8 3004 	str.w	r3, [r8, #4]
 8006056:	3504      	adds	r5, #4
 8006058:	e79b      	b.n	8005f92 <__multiply+0x58>
 800605a:	46d4      	mov	ip, sl
 800605c:	e7b3      	b.n	8005fc6 <__multiply+0x8c>
 800605e:	46e0      	mov	r8, ip
 8006060:	e7dd      	b.n	800601e <__multiply+0xe4>
 8006062:	3e01      	subs	r6, #1
 8006064:	e799      	b.n	8005f9a <__multiply+0x60>
	...

08006068 <__pow5mult>:
 8006068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800606c:	4615      	mov	r5, r2
 800606e:	f012 0203 	ands.w	r2, r2, #3
 8006072:	4606      	mov	r6, r0
 8006074:	460f      	mov	r7, r1
 8006076:	d007      	beq.n	8006088 <__pow5mult+0x20>
 8006078:	3a01      	subs	r2, #1
 800607a:	4c21      	ldr	r4, [pc, #132]	; (8006100 <__pow5mult+0x98>)
 800607c:	2300      	movs	r3, #0
 800607e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006082:	f7ff fec8 	bl	8005e16 <__multadd>
 8006086:	4607      	mov	r7, r0
 8006088:	10ad      	asrs	r5, r5, #2
 800608a:	d035      	beq.n	80060f8 <__pow5mult+0x90>
 800608c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800608e:	b93c      	cbnz	r4, 80060a0 <__pow5mult+0x38>
 8006090:	2010      	movs	r0, #16
 8006092:	f7fe fb5f 	bl	8004754 <malloc>
 8006096:	6270      	str	r0, [r6, #36]	; 0x24
 8006098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800609c:	6004      	str	r4, [r0, #0]
 800609e:	60c4      	str	r4, [r0, #12]
 80060a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80060a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060a8:	b94c      	cbnz	r4, 80060be <__pow5mult+0x56>
 80060aa:	f240 2171 	movw	r1, #625	; 0x271
 80060ae:	4630      	mov	r0, r6
 80060b0:	f7ff ff3a 	bl	8005f28 <__i2b>
 80060b4:	2300      	movs	r3, #0
 80060b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80060ba:	4604      	mov	r4, r0
 80060bc:	6003      	str	r3, [r0, #0]
 80060be:	f04f 0800 	mov.w	r8, #0
 80060c2:	07eb      	lsls	r3, r5, #31
 80060c4:	d50a      	bpl.n	80060dc <__pow5mult+0x74>
 80060c6:	4639      	mov	r1, r7
 80060c8:	4622      	mov	r2, r4
 80060ca:	4630      	mov	r0, r6
 80060cc:	f7ff ff35 	bl	8005f3a <__multiply>
 80060d0:	4639      	mov	r1, r7
 80060d2:	4681      	mov	r9, r0
 80060d4:	4630      	mov	r0, r6
 80060d6:	f7ff fe87 	bl	8005de8 <_Bfree>
 80060da:	464f      	mov	r7, r9
 80060dc:	106d      	asrs	r5, r5, #1
 80060de:	d00b      	beq.n	80060f8 <__pow5mult+0x90>
 80060e0:	6820      	ldr	r0, [r4, #0]
 80060e2:	b938      	cbnz	r0, 80060f4 <__pow5mult+0x8c>
 80060e4:	4622      	mov	r2, r4
 80060e6:	4621      	mov	r1, r4
 80060e8:	4630      	mov	r0, r6
 80060ea:	f7ff ff26 	bl	8005f3a <__multiply>
 80060ee:	6020      	str	r0, [r4, #0]
 80060f0:	f8c0 8000 	str.w	r8, [r0]
 80060f4:	4604      	mov	r4, r0
 80060f6:	e7e4      	b.n	80060c2 <__pow5mult+0x5a>
 80060f8:	4638      	mov	r0, r7
 80060fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060fe:	bf00      	nop
 8006100:	08006950 	.word	0x08006950

08006104 <__lshift>:
 8006104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006108:	460c      	mov	r4, r1
 800610a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800610e:	6923      	ldr	r3, [r4, #16]
 8006110:	6849      	ldr	r1, [r1, #4]
 8006112:	eb0a 0903 	add.w	r9, sl, r3
 8006116:	68a3      	ldr	r3, [r4, #8]
 8006118:	4607      	mov	r7, r0
 800611a:	4616      	mov	r6, r2
 800611c:	f109 0501 	add.w	r5, r9, #1
 8006120:	42ab      	cmp	r3, r5
 8006122:	db32      	blt.n	800618a <__lshift+0x86>
 8006124:	4638      	mov	r0, r7
 8006126:	f7ff fe2b 	bl	8005d80 <_Balloc>
 800612a:	2300      	movs	r3, #0
 800612c:	4680      	mov	r8, r0
 800612e:	f100 0114 	add.w	r1, r0, #20
 8006132:	461a      	mov	r2, r3
 8006134:	4553      	cmp	r3, sl
 8006136:	db2b      	blt.n	8006190 <__lshift+0x8c>
 8006138:	6920      	ldr	r0, [r4, #16]
 800613a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800613e:	f104 0314 	add.w	r3, r4, #20
 8006142:	f016 021f 	ands.w	r2, r6, #31
 8006146:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800614a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800614e:	d025      	beq.n	800619c <__lshift+0x98>
 8006150:	f1c2 0e20 	rsb	lr, r2, #32
 8006154:	2000      	movs	r0, #0
 8006156:	681e      	ldr	r6, [r3, #0]
 8006158:	468a      	mov	sl, r1
 800615a:	4096      	lsls	r6, r2
 800615c:	4330      	orrs	r0, r6
 800615e:	f84a 0b04 	str.w	r0, [sl], #4
 8006162:	f853 0b04 	ldr.w	r0, [r3], #4
 8006166:	459c      	cmp	ip, r3
 8006168:	fa20 f00e 	lsr.w	r0, r0, lr
 800616c:	d814      	bhi.n	8006198 <__lshift+0x94>
 800616e:	6048      	str	r0, [r1, #4]
 8006170:	b108      	cbz	r0, 8006176 <__lshift+0x72>
 8006172:	f109 0502 	add.w	r5, r9, #2
 8006176:	3d01      	subs	r5, #1
 8006178:	4638      	mov	r0, r7
 800617a:	f8c8 5010 	str.w	r5, [r8, #16]
 800617e:	4621      	mov	r1, r4
 8006180:	f7ff fe32 	bl	8005de8 <_Bfree>
 8006184:	4640      	mov	r0, r8
 8006186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618a:	3101      	adds	r1, #1
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	e7c7      	b.n	8006120 <__lshift+0x1c>
 8006190:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006194:	3301      	adds	r3, #1
 8006196:	e7cd      	b.n	8006134 <__lshift+0x30>
 8006198:	4651      	mov	r1, sl
 800619a:	e7dc      	b.n	8006156 <__lshift+0x52>
 800619c:	3904      	subs	r1, #4
 800619e:	f853 2b04 	ldr.w	r2, [r3], #4
 80061a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80061a6:	459c      	cmp	ip, r3
 80061a8:	d8f9      	bhi.n	800619e <__lshift+0x9a>
 80061aa:	e7e4      	b.n	8006176 <__lshift+0x72>

080061ac <__mcmp>:
 80061ac:	6903      	ldr	r3, [r0, #16]
 80061ae:	690a      	ldr	r2, [r1, #16]
 80061b0:	1a9b      	subs	r3, r3, r2
 80061b2:	b530      	push	{r4, r5, lr}
 80061b4:	d10c      	bne.n	80061d0 <__mcmp+0x24>
 80061b6:	0092      	lsls	r2, r2, #2
 80061b8:	3014      	adds	r0, #20
 80061ba:	3114      	adds	r1, #20
 80061bc:	1884      	adds	r4, r0, r2
 80061be:	4411      	add	r1, r2
 80061c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80061c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80061c8:	4295      	cmp	r5, r2
 80061ca:	d003      	beq.n	80061d4 <__mcmp+0x28>
 80061cc:	d305      	bcc.n	80061da <__mcmp+0x2e>
 80061ce:	2301      	movs	r3, #1
 80061d0:	4618      	mov	r0, r3
 80061d2:	bd30      	pop	{r4, r5, pc}
 80061d4:	42a0      	cmp	r0, r4
 80061d6:	d3f3      	bcc.n	80061c0 <__mcmp+0x14>
 80061d8:	e7fa      	b.n	80061d0 <__mcmp+0x24>
 80061da:	f04f 33ff 	mov.w	r3, #4294967295
 80061de:	e7f7      	b.n	80061d0 <__mcmp+0x24>

080061e0 <__mdiff>:
 80061e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e4:	460d      	mov	r5, r1
 80061e6:	4607      	mov	r7, r0
 80061e8:	4611      	mov	r1, r2
 80061ea:	4628      	mov	r0, r5
 80061ec:	4614      	mov	r4, r2
 80061ee:	f7ff ffdd 	bl	80061ac <__mcmp>
 80061f2:	1e06      	subs	r6, r0, #0
 80061f4:	d108      	bne.n	8006208 <__mdiff+0x28>
 80061f6:	4631      	mov	r1, r6
 80061f8:	4638      	mov	r0, r7
 80061fa:	f7ff fdc1 	bl	8005d80 <_Balloc>
 80061fe:	2301      	movs	r3, #1
 8006200:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006208:	bfa4      	itt	ge
 800620a:	4623      	movge	r3, r4
 800620c:	462c      	movge	r4, r5
 800620e:	4638      	mov	r0, r7
 8006210:	6861      	ldr	r1, [r4, #4]
 8006212:	bfa6      	itte	ge
 8006214:	461d      	movge	r5, r3
 8006216:	2600      	movge	r6, #0
 8006218:	2601      	movlt	r6, #1
 800621a:	f7ff fdb1 	bl	8005d80 <_Balloc>
 800621e:	692b      	ldr	r3, [r5, #16]
 8006220:	60c6      	str	r6, [r0, #12]
 8006222:	6926      	ldr	r6, [r4, #16]
 8006224:	f105 0914 	add.w	r9, r5, #20
 8006228:	f104 0214 	add.w	r2, r4, #20
 800622c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006230:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006234:	f100 0514 	add.w	r5, r0, #20
 8006238:	f04f 0e00 	mov.w	lr, #0
 800623c:	f852 ab04 	ldr.w	sl, [r2], #4
 8006240:	f859 4b04 	ldr.w	r4, [r9], #4
 8006244:	fa1e f18a 	uxtah	r1, lr, sl
 8006248:	b2a3      	uxth	r3, r4
 800624a:	1ac9      	subs	r1, r1, r3
 800624c:	0c23      	lsrs	r3, r4, #16
 800624e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006252:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006256:	b289      	uxth	r1, r1
 8006258:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800625c:	45c8      	cmp	r8, r9
 800625e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006262:	4694      	mov	ip, r2
 8006264:	f845 3b04 	str.w	r3, [r5], #4
 8006268:	d8e8      	bhi.n	800623c <__mdiff+0x5c>
 800626a:	45bc      	cmp	ip, r7
 800626c:	d304      	bcc.n	8006278 <__mdiff+0x98>
 800626e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006272:	b183      	cbz	r3, 8006296 <__mdiff+0xb6>
 8006274:	6106      	str	r6, [r0, #16]
 8006276:	e7c5      	b.n	8006204 <__mdiff+0x24>
 8006278:	f85c 1b04 	ldr.w	r1, [ip], #4
 800627c:	fa1e f381 	uxtah	r3, lr, r1
 8006280:	141a      	asrs	r2, r3, #16
 8006282:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006286:	b29b      	uxth	r3, r3
 8006288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800628c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006290:	f845 3b04 	str.w	r3, [r5], #4
 8006294:	e7e9      	b.n	800626a <__mdiff+0x8a>
 8006296:	3e01      	subs	r6, #1
 8006298:	e7e9      	b.n	800626e <__mdiff+0x8e>

0800629a <__d2b>:
 800629a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800629e:	460e      	mov	r6, r1
 80062a0:	2101      	movs	r1, #1
 80062a2:	ec59 8b10 	vmov	r8, r9, d0
 80062a6:	4615      	mov	r5, r2
 80062a8:	f7ff fd6a 	bl	8005d80 <_Balloc>
 80062ac:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80062b0:	4607      	mov	r7, r0
 80062b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062b6:	bb34      	cbnz	r4, 8006306 <__d2b+0x6c>
 80062b8:	9301      	str	r3, [sp, #4]
 80062ba:	f1b8 0300 	subs.w	r3, r8, #0
 80062be:	d027      	beq.n	8006310 <__d2b+0x76>
 80062c0:	a802      	add	r0, sp, #8
 80062c2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80062c6:	f7ff fe00 	bl	8005eca <__lo0bits>
 80062ca:	9900      	ldr	r1, [sp, #0]
 80062cc:	b1f0      	cbz	r0, 800630c <__d2b+0x72>
 80062ce:	9a01      	ldr	r2, [sp, #4]
 80062d0:	f1c0 0320 	rsb	r3, r0, #32
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	430b      	orrs	r3, r1
 80062da:	40c2      	lsrs	r2, r0
 80062dc:	617b      	str	r3, [r7, #20]
 80062de:	9201      	str	r2, [sp, #4]
 80062e0:	9b01      	ldr	r3, [sp, #4]
 80062e2:	61bb      	str	r3, [r7, #24]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	bf14      	ite	ne
 80062e8:	2102      	movne	r1, #2
 80062ea:	2101      	moveq	r1, #1
 80062ec:	6139      	str	r1, [r7, #16]
 80062ee:	b1c4      	cbz	r4, 8006322 <__d2b+0x88>
 80062f0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80062f4:	4404      	add	r4, r0
 80062f6:	6034      	str	r4, [r6, #0]
 80062f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80062fc:	6028      	str	r0, [r5, #0]
 80062fe:	4638      	mov	r0, r7
 8006300:	b003      	add	sp, #12
 8006302:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006306:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800630a:	e7d5      	b.n	80062b8 <__d2b+0x1e>
 800630c:	6179      	str	r1, [r7, #20]
 800630e:	e7e7      	b.n	80062e0 <__d2b+0x46>
 8006310:	a801      	add	r0, sp, #4
 8006312:	f7ff fdda 	bl	8005eca <__lo0bits>
 8006316:	9b01      	ldr	r3, [sp, #4]
 8006318:	617b      	str	r3, [r7, #20]
 800631a:	2101      	movs	r1, #1
 800631c:	6139      	str	r1, [r7, #16]
 800631e:	3020      	adds	r0, #32
 8006320:	e7e5      	b.n	80062ee <__d2b+0x54>
 8006322:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006326:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800632a:	6030      	str	r0, [r6, #0]
 800632c:	6918      	ldr	r0, [r3, #16]
 800632e:	f7ff fdad 	bl	8005e8c <__hi0bits>
 8006332:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006336:	e7e1      	b.n	80062fc <__d2b+0x62>

08006338 <_calloc_r>:
 8006338:	b538      	push	{r3, r4, r5, lr}
 800633a:	fb02 f401 	mul.w	r4, r2, r1
 800633e:	4621      	mov	r1, r4
 8006340:	f7fe fa72 	bl	8004828 <_malloc_r>
 8006344:	4605      	mov	r5, r0
 8006346:	b118      	cbz	r0, 8006350 <_calloc_r+0x18>
 8006348:	4622      	mov	r2, r4
 800634a:	2100      	movs	r1, #0
 800634c:	f7fe fa15 	bl	800477a <memset>
 8006350:	4628      	mov	r0, r5
 8006352:	bd38      	pop	{r3, r4, r5, pc}

08006354 <__ssputs_r>:
 8006354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006358:	688e      	ldr	r6, [r1, #8]
 800635a:	429e      	cmp	r6, r3
 800635c:	4682      	mov	sl, r0
 800635e:	460c      	mov	r4, r1
 8006360:	4690      	mov	r8, r2
 8006362:	4699      	mov	r9, r3
 8006364:	d837      	bhi.n	80063d6 <__ssputs_r+0x82>
 8006366:	898a      	ldrh	r2, [r1, #12]
 8006368:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800636c:	d031      	beq.n	80063d2 <__ssputs_r+0x7e>
 800636e:	6825      	ldr	r5, [r4, #0]
 8006370:	6909      	ldr	r1, [r1, #16]
 8006372:	1a6f      	subs	r7, r5, r1
 8006374:	6965      	ldr	r5, [r4, #20]
 8006376:	2302      	movs	r3, #2
 8006378:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800637c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006380:	f109 0301 	add.w	r3, r9, #1
 8006384:	443b      	add	r3, r7
 8006386:	429d      	cmp	r5, r3
 8006388:	bf38      	it	cc
 800638a:	461d      	movcc	r5, r3
 800638c:	0553      	lsls	r3, r2, #21
 800638e:	d530      	bpl.n	80063f2 <__ssputs_r+0x9e>
 8006390:	4629      	mov	r1, r5
 8006392:	f7fe fa49 	bl	8004828 <_malloc_r>
 8006396:	4606      	mov	r6, r0
 8006398:	b950      	cbnz	r0, 80063b0 <__ssputs_r+0x5c>
 800639a:	230c      	movs	r3, #12
 800639c:	f8ca 3000 	str.w	r3, [sl]
 80063a0:	89a3      	ldrh	r3, [r4, #12]
 80063a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063a6:	81a3      	strh	r3, [r4, #12]
 80063a8:	f04f 30ff 	mov.w	r0, #4294967295
 80063ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063b0:	463a      	mov	r2, r7
 80063b2:	6921      	ldr	r1, [r4, #16]
 80063b4:	f7fe f9d6 	bl	8004764 <memcpy>
 80063b8:	89a3      	ldrh	r3, [r4, #12]
 80063ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80063be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063c2:	81a3      	strh	r3, [r4, #12]
 80063c4:	6126      	str	r6, [r4, #16]
 80063c6:	6165      	str	r5, [r4, #20]
 80063c8:	443e      	add	r6, r7
 80063ca:	1bed      	subs	r5, r5, r7
 80063cc:	6026      	str	r6, [r4, #0]
 80063ce:	60a5      	str	r5, [r4, #8]
 80063d0:	464e      	mov	r6, r9
 80063d2:	454e      	cmp	r6, r9
 80063d4:	d900      	bls.n	80063d8 <__ssputs_r+0x84>
 80063d6:	464e      	mov	r6, r9
 80063d8:	4632      	mov	r2, r6
 80063da:	4641      	mov	r1, r8
 80063dc:	6820      	ldr	r0, [r4, #0]
 80063de:	f000 f91d 	bl	800661c <memmove>
 80063e2:	68a3      	ldr	r3, [r4, #8]
 80063e4:	1b9b      	subs	r3, r3, r6
 80063e6:	60a3      	str	r3, [r4, #8]
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	441e      	add	r6, r3
 80063ec:	6026      	str	r6, [r4, #0]
 80063ee:	2000      	movs	r0, #0
 80063f0:	e7dc      	b.n	80063ac <__ssputs_r+0x58>
 80063f2:	462a      	mov	r2, r5
 80063f4:	f000 f92b 	bl	800664e <_realloc_r>
 80063f8:	4606      	mov	r6, r0
 80063fa:	2800      	cmp	r0, #0
 80063fc:	d1e2      	bne.n	80063c4 <__ssputs_r+0x70>
 80063fe:	6921      	ldr	r1, [r4, #16]
 8006400:	4650      	mov	r0, sl
 8006402:	f7fe f9c3 	bl	800478c <_free_r>
 8006406:	e7c8      	b.n	800639a <__ssputs_r+0x46>

08006408 <_svfiprintf_r>:
 8006408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800640c:	461d      	mov	r5, r3
 800640e:	898b      	ldrh	r3, [r1, #12]
 8006410:	061f      	lsls	r7, r3, #24
 8006412:	b09d      	sub	sp, #116	; 0x74
 8006414:	4680      	mov	r8, r0
 8006416:	460c      	mov	r4, r1
 8006418:	4616      	mov	r6, r2
 800641a:	d50f      	bpl.n	800643c <_svfiprintf_r+0x34>
 800641c:	690b      	ldr	r3, [r1, #16]
 800641e:	b96b      	cbnz	r3, 800643c <_svfiprintf_r+0x34>
 8006420:	2140      	movs	r1, #64	; 0x40
 8006422:	f7fe fa01 	bl	8004828 <_malloc_r>
 8006426:	6020      	str	r0, [r4, #0]
 8006428:	6120      	str	r0, [r4, #16]
 800642a:	b928      	cbnz	r0, 8006438 <_svfiprintf_r+0x30>
 800642c:	230c      	movs	r3, #12
 800642e:	f8c8 3000 	str.w	r3, [r8]
 8006432:	f04f 30ff 	mov.w	r0, #4294967295
 8006436:	e0c8      	b.n	80065ca <_svfiprintf_r+0x1c2>
 8006438:	2340      	movs	r3, #64	; 0x40
 800643a:	6163      	str	r3, [r4, #20]
 800643c:	2300      	movs	r3, #0
 800643e:	9309      	str	r3, [sp, #36]	; 0x24
 8006440:	2320      	movs	r3, #32
 8006442:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006446:	2330      	movs	r3, #48	; 0x30
 8006448:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800644c:	9503      	str	r5, [sp, #12]
 800644e:	f04f 0b01 	mov.w	fp, #1
 8006452:	4637      	mov	r7, r6
 8006454:	463d      	mov	r5, r7
 8006456:	f815 3b01 	ldrb.w	r3, [r5], #1
 800645a:	b10b      	cbz	r3, 8006460 <_svfiprintf_r+0x58>
 800645c:	2b25      	cmp	r3, #37	; 0x25
 800645e:	d13e      	bne.n	80064de <_svfiprintf_r+0xd6>
 8006460:	ebb7 0a06 	subs.w	sl, r7, r6
 8006464:	d00b      	beq.n	800647e <_svfiprintf_r+0x76>
 8006466:	4653      	mov	r3, sl
 8006468:	4632      	mov	r2, r6
 800646a:	4621      	mov	r1, r4
 800646c:	4640      	mov	r0, r8
 800646e:	f7ff ff71 	bl	8006354 <__ssputs_r>
 8006472:	3001      	adds	r0, #1
 8006474:	f000 80a4 	beq.w	80065c0 <_svfiprintf_r+0x1b8>
 8006478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800647a:	4453      	add	r3, sl
 800647c:	9309      	str	r3, [sp, #36]	; 0x24
 800647e:	783b      	ldrb	r3, [r7, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 809d 	beq.w	80065c0 <_svfiprintf_r+0x1b8>
 8006486:	2300      	movs	r3, #0
 8006488:	f04f 32ff 	mov.w	r2, #4294967295
 800648c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006490:	9304      	str	r3, [sp, #16]
 8006492:	9307      	str	r3, [sp, #28]
 8006494:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006498:	931a      	str	r3, [sp, #104]	; 0x68
 800649a:	462f      	mov	r7, r5
 800649c:	2205      	movs	r2, #5
 800649e:	f817 1b01 	ldrb.w	r1, [r7], #1
 80064a2:	4850      	ldr	r0, [pc, #320]	; (80065e4 <_svfiprintf_r+0x1dc>)
 80064a4:	f7f9 ff24 	bl	80002f0 <memchr>
 80064a8:	9b04      	ldr	r3, [sp, #16]
 80064aa:	b9d0      	cbnz	r0, 80064e2 <_svfiprintf_r+0xda>
 80064ac:	06d9      	lsls	r1, r3, #27
 80064ae:	bf44      	itt	mi
 80064b0:	2220      	movmi	r2, #32
 80064b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80064b6:	071a      	lsls	r2, r3, #28
 80064b8:	bf44      	itt	mi
 80064ba:	222b      	movmi	r2, #43	; 0x2b
 80064bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80064c0:	782a      	ldrb	r2, [r5, #0]
 80064c2:	2a2a      	cmp	r2, #42	; 0x2a
 80064c4:	d015      	beq.n	80064f2 <_svfiprintf_r+0xea>
 80064c6:	9a07      	ldr	r2, [sp, #28]
 80064c8:	462f      	mov	r7, r5
 80064ca:	2000      	movs	r0, #0
 80064cc:	250a      	movs	r5, #10
 80064ce:	4639      	mov	r1, r7
 80064d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064d4:	3b30      	subs	r3, #48	; 0x30
 80064d6:	2b09      	cmp	r3, #9
 80064d8:	d94d      	bls.n	8006576 <_svfiprintf_r+0x16e>
 80064da:	b1b8      	cbz	r0, 800650c <_svfiprintf_r+0x104>
 80064dc:	e00f      	b.n	80064fe <_svfiprintf_r+0xf6>
 80064de:	462f      	mov	r7, r5
 80064e0:	e7b8      	b.n	8006454 <_svfiprintf_r+0x4c>
 80064e2:	4a40      	ldr	r2, [pc, #256]	; (80065e4 <_svfiprintf_r+0x1dc>)
 80064e4:	1a80      	subs	r0, r0, r2
 80064e6:	fa0b f000 	lsl.w	r0, fp, r0
 80064ea:	4318      	orrs	r0, r3
 80064ec:	9004      	str	r0, [sp, #16]
 80064ee:	463d      	mov	r5, r7
 80064f0:	e7d3      	b.n	800649a <_svfiprintf_r+0x92>
 80064f2:	9a03      	ldr	r2, [sp, #12]
 80064f4:	1d11      	adds	r1, r2, #4
 80064f6:	6812      	ldr	r2, [r2, #0]
 80064f8:	9103      	str	r1, [sp, #12]
 80064fa:	2a00      	cmp	r2, #0
 80064fc:	db01      	blt.n	8006502 <_svfiprintf_r+0xfa>
 80064fe:	9207      	str	r2, [sp, #28]
 8006500:	e004      	b.n	800650c <_svfiprintf_r+0x104>
 8006502:	4252      	negs	r2, r2
 8006504:	f043 0302 	orr.w	r3, r3, #2
 8006508:	9207      	str	r2, [sp, #28]
 800650a:	9304      	str	r3, [sp, #16]
 800650c:	783b      	ldrb	r3, [r7, #0]
 800650e:	2b2e      	cmp	r3, #46	; 0x2e
 8006510:	d10c      	bne.n	800652c <_svfiprintf_r+0x124>
 8006512:	787b      	ldrb	r3, [r7, #1]
 8006514:	2b2a      	cmp	r3, #42	; 0x2a
 8006516:	d133      	bne.n	8006580 <_svfiprintf_r+0x178>
 8006518:	9b03      	ldr	r3, [sp, #12]
 800651a:	1d1a      	adds	r2, r3, #4
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	9203      	str	r2, [sp, #12]
 8006520:	2b00      	cmp	r3, #0
 8006522:	bfb8      	it	lt
 8006524:	f04f 33ff 	movlt.w	r3, #4294967295
 8006528:	3702      	adds	r7, #2
 800652a:	9305      	str	r3, [sp, #20]
 800652c:	4d2e      	ldr	r5, [pc, #184]	; (80065e8 <_svfiprintf_r+0x1e0>)
 800652e:	7839      	ldrb	r1, [r7, #0]
 8006530:	2203      	movs	r2, #3
 8006532:	4628      	mov	r0, r5
 8006534:	f7f9 fedc 	bl	80002f0 <memchr>
 8006538:	b138      	cbz	r0, 800654a <_svfiprintf_r+0x142>
 800653a:	2340      	movs	r3, #64	; 0x40
 800653c:	1b40      	subs	r0, r0, r5
 800653e:	fa03 f000 	lsl.w	r0, r3, r0
 8006542:	9b04      	ldr	r3, [sp, #16]
 8006544:	4303      	orrs	r3, r0
 8006546:	3701      	adds	r7, #1
 8006548:	9304      	str	r3, [sp, #16]
 800654a:	7839      	ldrb	r1, [r7, #0]
 800654c:	4827      	ldr	r0, [pc, #156]	; (80065ec <_svfiprintf_r+0x1e4>)
 800654e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006552:	2206      	movs	r2, #6
 8006554:	1c7e      	adds	r6, r7, #1
 8006556:	f7f9 fecb 	bl	80002f0 <memchr>
 800655a:	2800      	cmp	r0, #0
 800655c:	d038      	beq.n	80065d0 <_svfiprintf_r+0x1c8>
 800655e:	4b24      	ldr	r3, [pc, #144]	; (80065f0 <_svfiprintf_r+0x1e8>)
 8006560:	bb13      	cbnz	r3, 80065a8 <_svfiprintf_r+0x1a0>
 8006562:	9b03      	ldr	r3, [sp, #12]
 8006564:	3307      	adds	r3, #7
 8006566:	f023 0307 	bic.w	r3, r3, #7
 800656a:	3308      	adds	r3, #8
 800656c:	9303      	str	r3, [sp, #12]
 800656e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006570:	444b      	add	r3, r9
 8006572:	9309      	str	r3, [sp, #36]	; 0x24
 8006574:	e76d      	b.n	8006452 <_svfiprintf_r+0x4a>
 8006576:	fb05 3202 	mla	r2, r5, r2, r3
 800657a:	2001      	movs	r0, #1
 800657c:	460f      	mov	r7, r1
 800657e:	e7a6      	b.n	80064ce <_svfiprintf_r+0xc6>
 8006580:	2300      	movs	r3, #0
 8006582:	3701      	adds	r7, #1
 8006584:	9305      	str	r3, [sp, #20]
 8006586:	4619      	mov	r1, r3
 8006588:	250a      	movs	r5, #10
 800658a:	4638      	mov	r0, r7
 800658c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006590:	3a30      	subs	r2, #48	; 0x30
 8006592:	2a09      	cmp	r2, #9
 8006594:	d903      	bls.n	800659e <_svfiprintf_r+0x196>
 8006596:	2b00      	cmp	r3, #0
 8006598:	d0c8      	beq.n	800652c <_svfiprintf_r+0x124>
 800659a:	9105      	str	r1, [sp, #20]
 800659c:	e7c6      	b.n	800652c <_svfiprintf_r+0x124>
 800659e:	fb05 2101 	mla	r1, r5, r1, r2
 80065a2:	2301      	movs	r3, #1
 80065a4:	4607      	mov	r7, r0
 80065a6:	e7f0      	b.n	800658a <_svfiprintf_r+0x182>
 80065a8:	ab03      	add	r3, sp, #12
 80065aa:	9300      	str	r3, [sp, #0]
 80065ac:	4622      	mov	r2, r4
 80065ae:	4b11      	ldr	r3, [pc, #68]	; (80065f4 <_svfiprintf_r+0x1ec>)
 80065b0:	a904      	add	r1, sp, #16
 80065b2:	4640      	mov	r0, r8
 80065b4:	f7fe fa18 	bl	80049e8 <_printf_float>
 80065b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80065bc:	4681      	mov	r9, r0
 80065be:	d1d6      	bne.n	800656e <_svfiprintf_r+0x166>
 80065c0:	89a3      	ldrh	r3, [r4, #12]
 80065c2:	065b      	lsls	r3, r3, #25
 80065c4:	f53f af35 	bmi.w	8006432 <_svfiprintf_r+0x2a>
 80065c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065ca:	b01d      	add	sp, #116	; 0x74
 80065cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d0:	ab03      	add	r3, sp, #12
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	4622      	mov	r2, r4
 80065d6:	4b07      	ldr	r3, [pc, #28]	; (80065f4 <_svfiprintf_r+0x1ec>)
 80065d8:	a904      	add	r1, sp, #16
 80065da:	4640      	mov	r0, r8
 80065dc:	f7fe fca6 	bl	8004f2c <_printf_i>
 80065e0:	e7ea      	b.n	80065b8 <_svfiprintf_r+0x1b0>
 80065e2:	bf00      	nop
 80065e4:	0800695c 	.word	0x0800695c
 80065e8:	08006962 	.word	0x08006962
 80065ec:	08006966 	.word	0x08006966
 80065f0:	080049e9 	.word	0x080049e9
 80065f4:	08006355 	.word	0x08006355

080065f8 <__ascii_mbtowc>:
 80065f8:	b082      	sub	sp, #8
 80065fa:	b901      	cbnz	r1, 80065fe <__ascii_mbtowc+0x6>
 80065fc:	a901      	add	r1, sp, #4
 80065fe:	b142      	cbz	r2, 8006612 <__ascii_mbtowc+0x1a>
 8006600:	b14b      	cbz	r3, 8006616 <__ascii_mbtowc+0x1e>
 8006602:	7813      	ldrb	r3, [r2, #0]
 8006604:	600b      	str	r3, [r1, #0]
 8006606:	7812      	ldrb	r2, [r2, #0]
 8006608:	1c10      	adds	r0, r2, #0
 800660a:	bf18      	it	ne
 800660c:	2001      	movne	r0, #1
 800660e:	b002      	add	sp, #8
 8006610:	4770      	bx	lr
 8006612:	4610      	mov	r0, r2
 8006614:	e7fb      	b.n	800660e <__ascii_mbtowc+0x16>
 8006616:	f06f 0001 	mvn.w	r0, #1
 800661a:	e7f8      	b.n	800660e <__ascii_mbtowc+0x16>

0800661c <memmove>:
 800661c:	4288      	cmp	r0, r1
 800661e:	b510      	push	{r4, lr}
 8006620:	eb01 0302 	add.w	r3, r1, r2
 8006624:	d807      	bhi.n	8006636 <memmove+0x1a>
 8006626:	1e42      	subs	r2, r0, #1
 8006628:	4299      	cmp	r1, r3
 800662a:	d00a      	beq.n	8006642 <memmove+0x26>
 800662c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006630:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006634:	e7f8      	b.n	8006628 <memmove+0xc>
 8006636:	4283      	cmp	r3, r0
 8006638:	d9f5      	bls.n	8006626 <memmove+0xa>
 800663a:	1881      	adds	r1, r0, r2
 800663c:	1ad2      	subs	r2, r2, r3
 800663e:	42d3      	cmn	r3, r2
 8006640:	d100      	bne.n	8006644 <memmove+0x28>
 8006642:	bd10      	pop	{r4, pc}
 8006644:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006648:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800664c:	e7f7      	b.n	800663e <memmove+0x22>

0800664e <_realloc_r>:
 800664e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006650:	4607      	mov	r7, r0
 8006652:	4614      	mov	r4, r2
 8006654:	460e      	mov	r6, r1
 8006656:	b921      	cbnz	r1, 8006662 <_realloc_r+0x14>
 8006658:	4611      	mov	r1, r2
 800665a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800665e:	f7fe b8e3 	b.w	8004828 <_malloc_r>
 8006662:	b922      	cbnz	r2, 800666e <_realloc_r+0x20>
 8006664:	f7fe f892 	bl	800478c <_free_r>
 8006668:	4625      	mov	r5, r4
 800666a:	4628      	mov	r0, r5
 800666c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800666e:	f000 f821 	bl	80066b4 <_malloc_usable_size_r>
 8006672:	42a0      	cmp	r0, r4
 8006674:	d20f      	bcs.n	8006696 <_realloc_r+0x48>
 8006676:	4621      	mov	r1, r4
 8006678:	4638      	mov	r0, r7
 800667a:	f7fe f8d5 	bl	8004828 <_malloc_r>
 800667e:	4605      	mov	r5, r0
 8006680:	2800      	cmp	r0, #0
 8006682:	d0f2      	beq.n	800666a <_realloc_r+0x1c>
 8006684:	4631      	mov	r1, r6
 8006686:	4622      	mov	r2, r4
 8006688:	f7fe f86c 	bl	8004764 <memcpy>
 800668c:	4631      	mov	r1, r6
 800668e:	4638      	mov	r0, r7
 8006690:	f7fe f87c 	bl	800478c <_free_r>
 8006694:	e7e9      	b.n	800666a <_realloc_r+0x1c>
 8006696:	4635      	mov	r5, r6
 8006698:	e7e7      	b.n	800666a <_realloc_r+0x1c>

0800669a <__ascii_wctomb>:
 800669a:	b149      	cbz	r1, 80066b0 <__ascii_wctomb+0x16>
 800669c:	2aff      	cmp	r2, #255	; 0xff
 800669e:	bf85      	ittet	hi
 80066a0:	238a      	movhi	r3, #138	; 0x8a
 80066a2:	6003      	strhi	r3, [r0, #0]
 80066a4:	700a      	strbls	r2, [r1, #0]
 80066a6:	f04f 30ff 	movhi.w	r0, #4294967295
 80066aa:	bf98      	it	ls
 80066ac:	2001      	movls	r0, #1
 80066ae:	4770      	bx	lr
 80066b0:	4608      	mov	r0, r1
 80066b2:	4770      	bx	lr

080066b4 <_malloc_usable_size_r>:
 80066b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066b8:	1f18      	subs	r0, r3, #4
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	bfbc      	itt	lt
 80066be:	580b      	ldrlt	r3, [r1, r0]
 80066c0:	18c0      	addlt	r0, r0, r3
 80066c2:	4770      	bx	lr
 80066c4:	0000      	movs	r0, r0
	...

080066c8 <sqrtf>:
 80066c8:	b500      	push	{lr}
 80066ca:	ed2d 8b02 	vpush	{d8}
 80066ce:	b08b      	sub	sp, #44	; 0x2c
 80066d0:	eeb0 8a40 	vmov.f32	s16, s0
 80066d4:	f000 f848 	bl	8006768 <__ieee754_sqrtf>
 80066d8:	4b21      	ldr	r3, [pc, #132]	; (8006760 <sqrtf+0x98>)
 80066da:	f993 3000 	ldrsb.w	r3, [r3]
 80066de:	1c5a      	adds	r2, r3, #1
 80066e0:	d028      	beq.n	8006734 <sqrtf+0x6c>
 80066e2:	eeb4 8a48 	vcmp.f32	s16, s16
 80066e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066ea:	d623      	bvs.n	8006734 <sqrtf+0x6c>
 80066ec:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80066f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066f4:	d51e      	bpl.n	8006734 <sqrtf+0x6c>
 80066f6:	2201      	movs	r2, #1
 80066f8:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 80066fc:	9200      	str	r2, [sp, #0]
 80066fe:	4a19      	ldr	r2, [pc, #100]	; (8006764 <sqrtf+0x9c>)
 8006700:	9201      	str	r2, [sp, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	9208      	str	r2, [sp, #32]
 8006706:	ed8d 8b04 	vstr	d8, [sp, #16]
 800670a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800670e:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8006758 <sqrtf+0x90>
 8006712:	b9a3      	cbnz	r3, 800673e <sqrtf+0x76>
 8006714:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006718:	4668      	mov	r0, sp
 800671a:	f000 f828 	bl	800676e <matherr>
 800671e:	b1a0      	cbz	r0, 800674a <sqrtf+0x82>
 8006720:	9b08      	ldr	r3, [sp, #32]
 8006722:	b11b      	cbz	r3, 800672c <sqrtf+0x64>
 8006724:	f7fd ffec 	bl	8004700 <__errno>
 8006728:	9b08      	ldr	r3, [sp, #32]
 800672a:	6003      	str	r3, [r0, #0]
 800672c:	ed9d 0b06 	vldr	d0, [sp, #24]
 8006730:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006734:	b00b      	add	sp, #44	; 0x2c
 8006736:	ecbd 8b02 	vpop	{d8}
 800673a:	f85d fb04 	ldr.w	pc, [sp], #4
 800673e:	2b02      	cmp	r3, #2
 8006740:	ee87 6b07 	vdiv.f64	d6, d7, d7
 8006744:	ed8d 6b06 	vstr	d6, [sp, #24]
 8006748:	d1e6      	bne.n	8006718 <sqrtf+0x50>
 800674a:	f7fd ffd9 	bl	8004700 <__errno>
 800674e:	2321      	movs	r3, #33	; 0x21
 8006750:	6003      	str	r3, [r0, #0]
 8006752:	e7e5      	b.n	8006720 <sqrtf+0x58>
 8006754:	f3af 8000 	nop.w
	...
 8006760:	200001e0 	.word	0x200001e0
 8006764:	08006a78 	.word	0x08006a78

08006768 <__ieee754_sqrtf>:
 8006768:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800676c:	4770      	bx	lr

0800676e <matherr>:
 800676e:	2000      	movs	r0, #0
 8006770:	4770      	bx	lr
	...

08006774 <_init>:
 8006774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006776:	bf00      	nop
 8006778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677a:	bc08      	pop	{r3}
 800677c:	469e      	mov	lr, r3
 800677e:	4770      	bx	lr

08006780 <_fini>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	bf00      	nop
 8006784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006786:	bc08      	pop	{r3}
 8006788:	469e      	mov	lr, r3
 800678a:	4770      	bx	lr
