library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_mux8to1 is
end tb_mux8to1;

architecture sim of tb_mux8to1 is
    signal sel_tb : STD_LOGIC_VECTOR(2 downto 0);
    signal in0_tb, in1_tb, in2_tb, in3_tb : STD_LOGIC_VECTOR(3 downto 0);
    signal in4_tb, in5_tb, in6_tb, in7_tb : STD_LOGIC_VECTOR(3 downto 0);
    signal y_tb   : STD_LOGIC_VECTOR(3 downto 0);
begin
    -- Instansiasi DUT (Device Under Test)
    DUT: entity work.mux8to1
        port map (
            sel => sel_tb,
            in0 => in0_tb, in1 => in1_tb, in2 => in2_tb, in3 => in3_tb,
            in4 => in4_tb, in5 => in5_tb, in6 => in6_tb, in7 => in7_tb,
            y   => y_tb 
        );

    stim_proc: process
    begin
        -- Set nilai input berurutan dari angka 8 hingga 15 (desimal) agar mudah dibaca di waveform
        in0_tb <= "1000"; -- 8
        in1_tb <= "1001"; -- 9
        in2_tb <= "1010"; -- 10
        in3_tb <= "1011"; -- 11
        in4_tb <= "1100"; -- 12
        in5_tb <= "1101"; -- 13
        in6_tb <= "1110"; -- 14
        in7_tb <= "1111"; -- 15
        wait for 20 ns;

        -- Skenario 1 - 8
        sel_tb <= "000"; wait for 20 ns;
        sel_tb <= "001"; wait for 20 ns;
        sel_tb <= "010"; wait for 20 ns;
        sel_tb <= "011"; wait for 20 ns;
        sel_tb <= "100"; wait for 20 ns;
        sel_tb <= "101"; wait for 20 ns;
        sel_tb <= "110"; wait for 20 ns;
        sel_tb <= "111"; wait for 20 ns;
        
        wait;
    end process;
end sim;