 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fmul_rounder
Version: U-2022.12
Date   : Sun Jul  6 20:29:54 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U2994/Y (INVX1)                          0.14       3.35 f
  U2708/Y (NAND2BX2)                       0.19       3.55 f
  U3269/Y (NAND4BX2)                       0.15       3.69 r
  U2791/Y (NAND2X1)                        0.11       3.80 f
  U2480/Y (CLKINVX2)                       0.07       3.88 r
  U2481/Y (NOR2X2)                         0.04       3.92 f
  U2557/Y (NAND2X1)                        0.10       4.01 r
  U2517/Y (NAND4XL)                        0.09       4.11 f
  pip3_frac_reg[42]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[42]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U3130/Y (BUFX8)                          0.22       3.43 r
  U3151/Y (NAND2X1)                        0.10       3.53 f
  U2956/Y (NAND4X2)                        0.13       3.65 r
  U2518/Y (NAND2BX1)                       0.08       3.73 f
  U2591/Y (NAND3X1)                        0.12       3.86 r
  U2564/Y (AOI2BB2X2)                      0.16       4.02 r
  U3181/Y (NAND4X1)                        0.09       4.11 f
  pip3_frac_reg[44]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[44]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U3130/Y (BUFX8)                          0.22       3.43 r
  U3151/Y (NAND2X1)                        0.10       3.53 f
  U2956/Y (NAND4X2)                        0.13       3.65 r
  U2518/Y (NAND2BX1)                       0.08       3.73 f
  U2591/Y (NAND3X1)                        0.12       3.86 r
  U3155/Y (NAND2BX1)                       0.16       4.01 r
  U3156/Y (MXI2X1)                         0.09       4.10 f
  pip3_frac_reg[28]/D (DFFSX1)             0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[28]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U2994/Y (INVX1)                          0.14       3.35 f
  U2708/Y (NAND2BX2)                       0.19       3.55 f
  U3269/Y (NAND4BX2)                       0.15       3.69 r
  U3330/Y (OAI2BB1X2)                      0.19       3.89 r
  U2671/Y (NOR2X2)                         0.08       3.97 f
  U2669/Y (NAND2X2)                        0.07       4.04 r
  U2836/Y (NAND3X1)                        0.07       4.11 f
  pip3_frac_reg[34]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[34]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U2994/Y (INVX1)                          0.14       3.35 f
  U2708/Y (NAND2BX2)                       0.19       3.55 f
  U3269/Y (NAND4BX2)                       0.15       3.69 r
  U3330/Y (OAI2BB1X2)                      0.19       3.89 r
  U2671/Y (NOR2X2)                         0.08       3.97 f
  U2670/Y (NAND2X2)                        0.07       4.04 r
  U2554/Y (NAND3X1)                        0.07       4.11 f
  pip3_frac_reg[50]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[50]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U3130/Y (BUFX8)                          0.22       3.43 r
  U2999/Y (NAND2X1)                        0.10       3.53 f
  U3273/Y (NAND4X2)                        0.12       3.65 r
  U2858/Y (BUFX4)                          0.15       3.80 r
  U3274/Y (AOI2BB2X2)                      0.09       3.89 f
  U2502/Y (NAND3X2)                        0.11       3.99 r
  U3278/Y (NAND4X1)                        0.11       4.11 f
  pip3_frac_reg[46]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[46]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.48


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U3138/Y (BUFX8)                          0.23       3.44 r
  U2744/Y (NAND2X1)                        0.10       3.54 f
  U2803/Y (NAND4X2)                        0.13       3.67 r
  U2739/Y (NAND2X1)                        0.09       3.76 f
  U2612/Y (AND3X4)                         0.19       3.95 f
  U2611/Y (NAND2X2)                        0.06       4.01 r
  U3300/Y (NAND4X1)                        0.10       4.10 f
  pip3_frac_reg[43]/D (DFFSX1)             0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[43]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.47


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U2872/Y (NAND2X2)                        0.12       1.60 f
  U3071/Y (NAND2X2)                        0.18       1.78 r
  U2905/Y (NOR2X4)                         0.09       1.87 f
  U2855/Y (NOR2X1)                         0.18       2.05 r
  U2816/Y (AOI21X2)                        0.10       2.15 f
  U2769/Y (NOR2X2)                         0.17       2.33 r
  U2665/Y (NOR2X4)                         0.06       2.39 f
  U2659/Y (NAND2X4)                        0.09       2.48 r
  U2658/Y (OAI2BB1X4)                      0.06       2.54 f
  U2773/Y (OAI2BB1X4)                      0.17       2.70 f
  U2782/Y (OAI2BB1X4)                      0.17       2.87 f
  U2781/Y (NAND2X4)                        0.13       3.00 r
  U3129/Y (NOR2X2)                         0.12       3.12 f
  U3138/Y (BUFX8)                          0.20       3.32 f
  U3223/Y (NAND2X2)                        0.11       3.43 r
  U1711/Y (OAI21X4)                        0.09       3.52 f
  U2986/Y (NOR2X4)                         0.14       3.66 r
  U2551/Y (INVX4)                          0.06       3.72 f
  U2531/Y (NAND2X4)                        0.06       3.78 r
  U2652/Y (NAND4X2)                        0.11       3.89 f
  U3228/Y (OAI21X1)                        0.15       4.04 r
  U2898/Y (NAND2XL)                        0.07       4.11 f
  pip3_frac_reg[19]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[19]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.26       3.64
  data required time                                  3.64
  -----------------------------------------------------------
  data required time                                  3.64
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.47


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U3138/Y (BUFX8)                          0.23       3.44 r
  U2744/Y (NAND2X1)                        0.10       3.54 f
  U2803/Y (NAND4X2)                        0.13       3.67 r
  U2478/Y (AND2X4)                         0.15       3.83 r
  U2570/Y (NOR3X2)                         0.07       3.89 f
  U3334/Y (NAND3X1)                        0.10       3.99 r
  U3336/Y (NAND4X1)                        0.11       4.10 f
  pip3_frac_reg[47]/D (DFFSX1)             0.00       4.10 f
  data arrival time                                   4.10

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[47]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.27       3.63
  data required time                                  3.63
  -----------------------------------------------------------
  data required time                                  3.63
  data arrival time                                  -4.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.47


  Startpoint: pip2_frac_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[28]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[28]/QN (DFFSX4)            0.44       0.94 f
  U2462/Y (NOR2X4)                         0.10       1.04 r
  U1708/Y (NAND2X4)                        0.06       1.10 f
  U2914/Y (NOR2X4)                         0.12       1.22 r
  U2913/Y (NAND2X4)                        0.07       1.29 f
  U2873/Y (NOR2X4)                         0.19       1.48 r
  U3063/Y (INVX8)                          0.11       1.59 f
  U3084/Y (NOR2X2)                         0.11       1.70 r
  U3085/Y (NOR2X2)                         0.07       1.77 f
  U2792/Y (NAND3X2)                        0.12       1.90 r
  U2746/Y (NAND3X2)                        0.08       1.98 f
  U3087/Y (INVX2)                          0.06       2.04 r
  U2770/Y (OAI2BB1X4)                      0.17       2.21 r
  U2769/Y (NOR2X2)                         0.07       2.28 f
  U2665/Y (NOR2X4)                         0.10       2.38 r
  U2659/Y (NAND2X4)                        0.07       2.45 f
  U2658/Y (OAI2BB1X4)                      0.08       2.53 r
  U2773/Y (OAI2BB1X4)                      0.17       2.70 r
  U2780/Y (OAI2BB1X4)                      0.18       2.88 r
  U2778/Y (NAND2X4)                        0.08       2.95 f
  U3129/Y (NOR2X2)                         0.26       3.21 r
  U3130/Y (BUFX8)                          0.22       3.43 r
  U3173/Y (NAND2XL)                        0.09       3.51 f
  U2859/Y (OAI21X1)                        0.09       3.61 r
  U1686/Y (NOR2X1)                         0.09       3.69 f
  U2649/Y (NAND2X1)                        0.13       3.82 r
  U2703/Y (NAND4X2)                        0.10       3.92 f
  U2972/Y (AOI2BB1X2)                      0.11       4.04 r
  U2921/Y (OAI21X1)                        0.07       4.11 f
  pip3_frac_reg[52]/D (DFFSX1)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                    3.50       3.50
  clock network delay (ideal)              0.50       4.00
  clock uncertainty                       -0.10       3.90
  pip3_frac_reg[52]/CK (DFFSX1)            0.00       3.90 r
  library setup time                      -0.26       3.64
  data required time                                  3.64
  -----------------------------------------------------------
  data required time                                  3.64
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.47


1
