# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/hdl/sevenSegDecoder.vhd" \
"../../../../../../ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd" \

# Do not sort compile order
nosort
