/*
 * Copyright (C) 2017-2018 Spreadtrum Communications Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _ISP_CORE_H_
#define _ISP_CORE_H_

#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/sprd_ion.h>
#include "sprd_img.h"

#include "cam_types.h"
#include "cam_queue.h"
#include "cam_block.h"
#include "isp_interface.h"
#include "isp_3dnr.h"
#include "isp_ltm.h"

#define ISP_LINE_BUFFER_W		ISP_MAX_LINE_WIDTH
#define ISP_IN_Q_LEN            4
#define ISP_PROC_Q_LEN          2
#define ISP_RESULT_Q_LEN        2
#define ISP_SLW_IN_Q_LEN        12
#define ISP_SLW_PROC_Q_LEN      12
#define ISP_SLW_RESULT_Q_LEN    12
#define ISP_OUT_BUF_Q_LEN       32
#define ISP_RESERVE_BUF_Q_LEN   12
#define ISP_STREAM_STATE_Q_LEN  12

#define ODATA_YUV420            1
#define ODATA_YUV422            0

#define ISP_SC_COEFF_BUF_SIZE		(24 << 10)
#define ISP_SC_COEFF_COEF_SIZE		(1 << 10)
#define ISP_SC_COEFF_TMP_SIZE		(21 << 10)

#define ISP_SC_H_COEF_SIZE		0xC0
#define ISP_SC_V_COEF_SIZE		0x210
#define ISP_SC_V_CHROM_COEF_SIZE	0x210

#define ISP_SC_COEFF_H_NUM		(ISP_SC_H_COEF_SIZE / 6)
#define ISP_SC_COEFF_H_CHROMA_NUM	(ISP_SC_H_COEF_SIZE / 12)
#define ISP_SC_COEFF_V_NUM		(ISP_SC_V_COEF_SIZE / 4)
#define ISP_SC_COEFF_V_CHROMA_NUM	(ISP_SC_V_CHROM_COEF_SIZE / 4)

#define ISP_PIXEL_ALIGN_WIDTH		4
#define ISP_PIXEL_ALIGN_HEIGHT		2

#define AFBC_PADDING_W_YUV420			32
#define AFBC_PADDING_H_YUV420			8
#define AFBC_HEADER_SIZE			16
#define AFBC_PAYLOAD_SIZE			384

#define ISP_IFBC_Y_PAD_WIDTH			64
#define ISP_IFBC_Y_PAD_HEIGHT			16
#define ISP_IFBC_PAD_W_YUV420			32
#define ISP_IFBC_PAD_H_YUV420			8
#define ISP_IFBC_BASE_ALIGN        256

#define ISP_FBD_TILE_WIDTH        64
#define ISP_FBD_TILE_HEIGHT       4
#define ISP_FBD_BASE_ALIGN        256

#define ISP_ALIGN_W(_a)	((_a) & ~(ISP_PIXEL_ALIGN_WIDTH - 1))
#define ISP_ALIGN_H(_a)	((_a) & ~(ISP_PIXEL_ALIGN_HEIGHT - 1))
#define ISP_DIV_ALIGN_W(_a, _b)	(((_a) / (_b)) & ~(ISP_PIXEL_ALIGN_WIDTH - 1))
#define ISP_DIV_ALIGN_H(_a, _b)	(((_a) / (_b)) & ~(ISP_PIXEL_ALIGN_HEIGHT - 1))

enum isp_work_mode {
	ISP_CFG_MODE,
	ISP_AP_MODE,
	ISP_WM_MAX
};

enum isp_fetch_format {
	ISP_FETCH_YUV422_3FRAME = 0,
	ISP_FETCH_YUYV,
	ISP_FETCH_UYVY,
	ISP_FETCH_YVYU,
	ISP_FETCH_VYUY,
	ISP_FETCH_YUV422_2FRAME,
	ISP_FETCH_YVU422_2FRAME,
	ISP_FETCH_RAW10,
	ISP_FETCH_CSI2_RAW10,
	ISP_FETCH_FULL_RGB10,
	ISP_FETCH_YUV420_2FRAME,
	ISP_FETCH_YVU420_2FRAME,
	ISP_FETCH_FORMAT_MAX
};

enum isp_store_format {
	ISP_STORE_UYVY = 0x00,
	ISP_STORE_YUV422_2FRAME,
	ISP_STORE_YVU422_2FRAME,
	ISP_STORE_YUV422_3FRAME,
	ISP_STORE_YUV420_2FRAME,
	ISP_STORE_YVU420_2FRAME,
	ISP_STORE_YUV420_3FRAME,
	ISP_STORE_FORMAT_MAX
};

enum isp_raw_format{
	ISP_RAW_PACK10 = 0x00,
	ISP_RAW_HALF10 = 0x01,
	ISP_RAW_HALF14 = 0x02,
	ISP_RAW_FORMAT_MAX
};

enum isp_postproc_type {
	POSTPROC_FRAME_DONE,
	POSTPORC_HIST_DONE,
	POSTPROC_MAX,
};

struct isp_pipe_dev;
struct isp_pipe_context;

typedef int (*func_isp_cfg_param)(
	struct isp_io_param *param,
	struct isp_k_block *isp_k_param, uint32_t idx);
typedef int(*isp_irq_postproc)(void *handle,uint32_t idx,
	enum isp_postproc_type type);

struct isp_cfg_entry {
	uint32_t sub_block;
	func_isp_cfg_param cfg_func;
};

struct stream_ctrl_info {
	uint32_t src_fmt;
	struct img_size src;
	struct img_trim src_crop;
};

struct isp_fetch_info {
	enum isp_fetch_format fetch_fmt;
	struct img_size src;/* source buffer size */
	struct img_trim in_trim;/* support fetch trim */
	struct img_addr addr;
	struct img_addr trim_off;
	struct img_pitch pitch;
	uint32_t mipi_byte_rel_pos;
	uint32_t mipi_word_num;
};

struct isp_fbd_raw_info {
	/* ISP_FBD_RAW_SEL */
	uint32_t pixel_start_in_hor:6;
	uint32_t pixel_start_in_ver:2;
	uint32_t chk_sum_auto_clr:1;
	uint32_t fetch_fbd_bypass:1;
	uint32_t fetch_fbd_4bit_bypass:1;
	/* ISP_FBD_RAW_SLICE_SIZE */
	uint32_t height;
	uint32_t width;
	/* ISP_FBD_RAW_PARAM0 */
	uint32_t tiles_num_in_ver:11;
	uint32_t tiles_num_in_hor:6;
	/* ISP_FBD_RAW_PARAM1 */
	uint32_t time_out_th:8;
	uint32_t tiles_start_odd:1;
	uint32_t tiles_num_pitch:8;
	/* ISP_FBD_RAW_PARAM2 */
	uint32_t header_addr_init;
	/* ISP_FBD_RAW_PARAM3 */
	uint32_t tile_addr_init_x256;
	/* ISP_FBD_RAW_PARAM4 */
	uint32_t fbd_cr_ch0123_val0;
	/* ISP_FBD_RAW_PARAM5 */
	uint32_t fbd_cr_ch0123_val1;
	/* ISP_FBD_RAW_PARAM6 */
	uint32_t fbd_cr_uv_val1:8;
	uint32_t fbd_cr_y_val1:8;
	uint32_t fbd_cr_uv_val0:8;
	uint32_t fbd_cr_y_val0:8;
	/* ISP_FBD_RAW_LOW_PARAM0 */
	uint32_t low_bit_addr_init;
	/* ISP_FBD_RAW_LOW_PARAM1 */
	uint32_t low_bit_pitch:16;
	/* ISP_FBD_RAW_HBLANK */
	uint32_t hblank_en:1;
	uint32_t hblank_num:16;
	/* ISP_FBD_RAW_LOW_4BIT_PARAM0 */
	uint32_t low_4bit_addr_init;
	/* ISP_FBD_RAW_LOW_4BIT_PARAM1 */
	uint32_t low_4bit_pitch:16;
	/*
	 * For ISP trim feature. In capture channel, DCAM FULL crop is not used
	 * in zoom. ISP fetch trim is used instead.
	 * @size is normally same as @width and @height above.
	 */
	struct img_size size;
	struct img_trim trim;
	uint32_t header_addr_offset;
	uint32_t tile_addr_offset_x256;
	uint32_t low_bit_addr_offset;
	uint32_t low_4bit_addr_offset;
};

struct isp_regular_info {
	uint32_t regular_mode;
	uint32_t shrink_uv_dn_th;
	uint32_t shrink_uv_up_th;
	uint32_t shrink_y_dn_th;
	uint32_t shrink_y_up_th;
	uint32_t effect_v_th;
	uint32_t effect_u_th;
	uint32_t effect_y_th;
	uint32_t shrink_c_range;
	uint32_t shrink_c_offset;
	uint32_t shrink_y_range;
	uint32_t shrink_y_offset;
};

struct isp_scaler_info {
	uint32_t scaler_bypass;
	uint32_t odata_mode;
	uint32_t scaler_y_ver_tap;
	uint32_t scaler_uv_ver_tap;
	uint32_t scaler_ip_int;
	uint32_t scaler_ip_rmd;
	uint32_t scaler_cip_int;
	uint32_t scaler_cip_rmd;
	uint32_t scaler_factor_in;
	uint32_t scaler_factor_out;
	uint32_t scaler_ver_ip_int;
	uint32_t scaler_ver_ip_rmd;
	uint32_t scaler_ver_cip_int;
	uint32_t scaler_ver_cip_rmd;
	uint32_t scaler_ver_factor_in;
	uint32_t scaler_ver_factor_out;
	uint32_t scaler_out_width;
	uint32_t scaler_out_height;
	uint32_t coeff_buf[ISP_SC_COEFF_BUF_SIZE];
};

struct isp_thumbscaler_info {
	uint32_t scaler_bypass;
	uint32_t odata_mode;

	struct img_deci_info y_deci;
	struct img_deci_info uv_deci;

	struct img_size y_factor_in;
	struct img_size y_factor_out;
	struct img_size uv_factor_in;
	struct img_size uv_factor_out;

	struct img_size src0;
	struct img_trim y_trim;
	struct img_size y_src_after_deci;
	struct img_size y_dst_after_scaler;
	struct img_size y_init_phase;

	struct img_trim uv_trim;
	struct img_size uv_src_after_deci;
	struct img_size uv_dst_after_scaler;
	struct img_size uv_init_phase;
};

struct isp_store_info {
	uint32_t bypass;
	uint32_t endian;
	uint32_t speed_2x;
	uint32_t mirror_en;
	uint32_t max_len_sel;
	uint32_t shadow_clr;
	uint32_t store_res;
	uint32_t rd_ctrl;
	uint32_t shadow_clr_sel;
	uint32_t total_size;
	enum isp_store_format color_fmt; /* output color format */
	struct img_size size;
	struct img_addr addr;
	struct img_addr slice_offset;
	struct img_pitch pitch;
};

struct store_border {
	uint32_t up_border;
	uint32_t down_border;
	uint32_t left_border;
	uint32_t right_border;
};

struct isp_afbc_store_info {
	uint32_t bypass;
	uint32_t endian;
	uint32_t mirror_en;
	uint32_t color_format;
	uint32_t tile_number_pitch;
	uint32_t yaddr;
	uint32_t yheader;
	uint32_t header_offset;
	struct img_size size;
	struct store_border border;
};

struct isp_ifbc_store_info {
	/* ISP_FBC_STORE_PARAM */
	uint32_t endian:2;
	uint32_t color_format:4;
	uint32_t mirror_en:1;
	uint32_t slice_mode_en:1;
	uint32_t bypass:1;
	/* ISP_FBC_STORE_SLICE_SIZE */
	uint32_t size_in_ver;
	uint32_t size_in_hor;
	/* ISP_FBC_STORE_BORDER */
	struct store_border border;
	/* ISP_FBC_STORE_SLICE_Y_ADDR */
	uint32_t y_tile_addr_init_x256;
	/* ISP_FBC_STORE_SLICE_C_ADDR */
	uint32_t c_tile_addr_init_x256;
	/* ISP_FBC_STORE_P0 */
	uint32_t func_bits:8;
	/* ISP_FBC_STORE_TILE_PITCH */
	uint32_t tile_number_pitch:16;
	/* ISP_FBC_STORE_SLICE_Y_HEADER */
	uint32_t y_header_addr_init;
	/* ISP_FBC_STORE_SLICE_C_HEADER */
	uint32_t c_header_addr_init;
	/* ISP_FBC_STORE_CONSTANT */
	uint32_t fbc_constant_yuv;
	/* ISP_FBC_STORE_TILE_NUM */
	uint32_t tile_number:20;
	/* ISP_FBC_STORE_NFULL_LEVEL */
	uint32_t c_nearly_full_level:8;
	uint32_t y_nearly_full_level:9;
};

struct slice_cfg_input {
	struct img_size frame_in_size;
	struct img_size *frame_out_size[ISP_SPATH_NUM];
	struct isp_fetch_info *frame_fetch;
	struct isp_fbd_raw_info *frame_fbd_raw;
	struct isp_store_info *frame_store[ISP_SPATH_NUM];
	struct isp_afbc_store_info *frame_afbc_store[FBC_PATH_NUM];
	struct isp_ifbc_store_info *frame_ifbc_store[FBC_PATH_NUM];
	struct isp_scaler_info *frame_scaler[ISP_SPATH_NUM];
	struct img_deci_info *frame_deci[ISP_SPATH_NUM];
	struct img_trim *frame_trim0[ISP_SPATH_NUM];
	struct img_trim *frame_trim1[ISP_SPATH_NUM];
	uint32_t nlm_center_x;
	uint32_t nlm_center_y;
	uint32_t ynr_center_x;
	uint32_t ynr_center_y;
	struct isp_3dnr_ctx_desc *nr3_ctx;
	struct isp_ltm_ctx_desc *ltm_ctx;
	struct isp_k_block  *nofilter_ctx;
};

struct isp_path_desc {
	atomic_t user_cnt;
	atomic_t store_cnt;
	enum isp_sub_path_id spath_id;
	uint32_t base_frm_id;
	uint32_t frm_cnt;
	uint32_t skip_pipeline;
	uint32_t uv_sync_v;
	uint32_t frm_deci;
	uint32_t out_fmt;
	uint32_t bind_type;
	uint32_t slave_path_id;
	uint32_t store_ifbc;/* 1 for ifbc store; 0 for normal store */
	uint32_t store_afbc;/* 1 for afbc store; 0 for normal store */
	uint32_t uframe_sync;
	int32_t reserved_buf_fd;
	size_t reserve_buf_size[3];
	struct isp_pipe_context *attach_ctx;
	struct cam_hw_info *hw;

	struct isp_regular_info regular_info;
	struct isp_store_info store;
	struct isp_ifbc_store_info ifbc_store;
	struct isp_afbc_store_info afbc_store;
	union {
		struct isp_scaler_info scaler;
		struct isp_thumbscaler_info thumbscaler;
	};
	struct img_deci_info deci;
	struct img_trim in_trim;
	struct img_trim stream_in_trim;
	struct img_trim out_trim;
	struct img_size src;
	struct img_size dst;
	struct img_size stream_dst;
	struct img_endian data_endian;

	int q_init;
	struct camera_queue reserved_buf_queue;
	struct camera_queue out_buf_queue;
	struct camera_queue result_queue;
};

struct isp_pipe_context {
	atomic_t user_cnt;
	uint32_t started;
	uint32_t ctx_id;
	uint32_t in_fmt; /* forcc */
	uint32_t is_loose;
	enum camera_id attach_cam_id;
	enum cam_ch_id ch_id;
	uint32_t in_irq_handler;
	uint32_t iommu_status;
	uint32_t updated;
	uint32_t mode_3dnr;
	uint32_t mode_ltm;
	uint32_t ltm_rgb;
	uint32_t ltm_yuv;
	uint32_t slw_state;
	uint32_t enable_slowmotion;
	uint32_t slowmotion_count;
	uint32_t uframe_sync;
	uint32_t dispatch_color;
	uint32_t dispatch_bayer_mode; /* RAWRGB_GR, RAWRGB_Gb, RAWRGB_R... */
	uint32_t fetch_path_sel;/* 1: fetch_fbd; 0: fetch */
	uint32_t fetch_fbd_4bit_bypass;/* 0: 14bit; 1: 10bit */
	uint32_t nr3_fbc_fbd;/* 1: 3dnr compressed; 0: 3dnr plain data */
	/* lock ctx/path param(size) updated from zoom */
	struct mutex param_mutex;

	/* original: source image (from dcam/sensor) scaler info.
	 * it will be used to re-caclulate parameters for some blocks,
	 * because user alwas set parameters for sensor size image
	 */
	struct img_scaler_info original;
	struct img_size input_size;
	struct img_trim input_trim;
	struct stream_ctrl_info src_info;
	struct isp_fetch_info fetch;
	struct isp_fbd_raw_info fbd_raw;
	struct isp_path_desc isp_path[ISP_SPATH_NUM];
	struct isp_pipe_dev *dev;
	struct isp_k_block isp_k_param;
	struct mutex blkpm_lock; /* lock block param to avoid acrossing frame */
	void *slice_ctx;
	struct camera_queue in_queue;
	struct camera_queue proc_queue;

	struct camera_queue stream_ctrl_in_q;
	struct camera_queue stream_ctrl_proc_q;

	struct camera_frame *postproc_buf;
	struct camera_frame *nr3_buf[ISP_NR3_BUF_NUM];
	struct camera_frame *ltm_buf[LTM_MAX][ISP_LTM_BUF_NUM];
	struct camera_buf statis_buf_array[STATIS_BUF_NUM_MAX];
	struct camera_queue hist2_result_queue;

	struct cam_thread_info thread;
	struct completion frm_done;
	struct completion slice_done;
	uint32_t multi_slice;
	uint32_t is_last_slice;
	uint32_t valid_slc_num;
	uint32_t sw_slice_num;
	uint32_t sw_slice_no;

	struct isp_3dnr_ctx_desc nr3_ctx;
	struct isp_ltm_ctx_desc ltm_ctx;

	isp_irq_postproc postproc_func;
	isp_dev_callback isp_cb_func;
	void *cb_priv_data;
	struct cam_hw_info *hw;
};

struct isp_pipe_hw_context {
	atomic_t user_cnt;
	uint32_t sw_ctx_id;
	uint32_t hw_ctx_id;
	uint32_t fmcu_used;
	void *fmcu_handle;
	struct isp_pipe_context *pctx;
};

struct isp_pipe_dev {
	uint32_t irq_no[2];
	atomic_t user_cnt;
	atomic_t enable;
	struct mutex path_mutex;
	spinlock_t ctx_lock;
	enum isp_work_mode wmode;
	enum sprd_cam_sec_mode sec_mode;
	void *cfg_handle;
	struct isp_ltm_share_ctx_desc *ltm_handle;
	struct isp_pipe_context ctx[ISP_CONTEXT_SW_NUM];
	struct isp_pipe_hw_context hw_ctx[ISP_CONTEXT_HW_NUM];
	struct cam_hw_info *isp_hw;
};

struct isp_statis_buf_size_info {
	enum isp_statis_buf_type buf_type;
	size_t buf_size;
	size_t buf_cnt;
};

int isp_get_hw_context_id(struct isp_pipe_context *pctx);
int isp_get_sw_context_id(enum isp_context_hw_id hw_ctx_id, struct isp_pipe_dev *dev);
int isp_context_bind(struct isp_pipe_context *pctx,  int fmcu_need);
int isp_context_unbind(struct isp_pipe_context *pctx);

#endif
