IPU_SRM_PRI2	,	V_8
vdi_ofs	,	V_193
ipu_remove	,	F_112
irq_set_chained_handler	,	F_92
IPU_DI1_COUNTER_RELEASE	,	V_111
spin_lock_init	,	F_101
ipu_idmac_select_buffer	,	F_41
of_match_device	,	F_97
stride	,	V_60
"disp0:    0x%08lx\n"	,	L_18
v_offset	,	V_62
"clk_get failed with %d"	,	L_27
IDMAC_CHA_EN	,	F_45
pixel_format	,	V_57
num_regs	,	V_143
dev	,	V_96
ipu_probe	,	F_96
V4L2_PIX_FMT_YVU420	,	V_67
irq_desc	,	V_147
IPUV3EX	,	V_16
height	,	V_68
"%s: resolution: %dx%d stride: %d\n"	,	L_2
ARRAY_SIZE	,	F_72
ipu_platform_reg	,	V_155
"vdi:      0x%08lx\n"	,	L_25
cm_reg	,	V_4
ipu_submodules_init	,	F_53
IPU_FIELD_UBO	,	V_65
buf_num	,	V_113
ipu_idmac_disable_channel	,	F_46
ipu	,	V_2
tpm_ofs	,	V_191
devtype	,	V_129
IPU_CONF_DI0_EN	,	V_108
size	,	V_22
irq_sync	,	V_179
left	,	V_89
domain	,	V_146
unused	,	V_154
of_node	,	V_166
GFP_KERNEL	,	V_188
ro	,	V_34
ipu_cpmem_set_format_passthrough	,	F_15
device	,	V_127
idma_mask	,	F_37
irq_mask	,	V_174
"cpmem:    0x%08lx\n"	,	L_17
U_OFFSET	,	F_24
pdata	,	V_158
IPU_FIELD_BPP	,	V_53
ipu_memory_reset	,	F_52
mutex_init	,	F_102
handle_level_irq	,	V_168
bo	,	V_36
mutex_unlock	,	F_32
EBUSY	,	V_100
irq_err	,	V_180
"di0"	,	L_5
IPU_CHA_DB_MODE_SEL	,	F_36
dc_tmpl_ofs	,	V_136
IRQF_VALID	,	V_169
irq_generic_chip_ops	,	V_167
IPU_CM_IDMAC_REG_OFS	,	V_189
irq_gc_mask_set_bit	,	V_177
chip	,	V_151
pixelformat	,	V_71
irq_gc_ack_set_bit	,	V_173
ipu_cpmem_set_stride	,	F_22
i	,	V_24
irq	,	V_145
IDMAC_CHA_PRI	,	F_11
ipu_idmac_get	,	F_28
regs	,	V_142
V4L2_PIX_FMT_BGR24	,	V_80
p	,	V_14
V4L2_PIX_FMT_BGR32	,	V_76
ct	,	V_164
blue	,	V_42
v	,	V_20
jiffies	,	V_116
"di1"	,	L_6
mutex_lock	,	F_31
irq_domain_remove	,	F_90
IPU_FIELD_OFS3	,	V_51
ipu_irq_init	,	F_87
to	,	V_37
IPU_FIELD_OFS2	,	V_49
IPU_FIELD_OFS1	,	V_47
"%s %d %d %d\n"	,	L_1
IPU_FIELD_OFS0	,	V_45
platform_device	,	V_120
ERR_PTR	,	F_30
"disp1:    0x%08lx\n"	,	L_19
ipu_client_id	,	V_157
irq_linear_revmap	,	F_66
"dmfc:     0x%08lx\n"	,	L_24
ipu_irq_handler	,	F_68
ipu_irq_exit	,	F_94
__iomem	,	T_2
ack	,	V_178
dev_dbg	,	F_29
irq_gc_mask_clr_bit	,	V_175
cpmem_ofs	,	V_190
red	,	V_39
lock_flags	,	V_106
device_for_each_child	,	F_83
reg	,	V_104
irq_type	,	V_153
IDMAC_CHA_BUSY	,	F_48
platform_get_irq	,	F_98
ret	,	V_126
image	,	V_83
res	,	V_185
irq_domain_add_linear	,	F_88
transp	,	V_43
platform_device_unregister	,	F_81
IPU_DISP_GEN	,	V_107
spin_unlock_irqrestore	,	F_38
IPU_CM_IC_REG_OFS	,	V_192
ipu_idmac_enable_channel	,	F_44
name	,	V_156
generic_handle_irq	,	F_67
Y_OFFSET	,	F_23
platform_get_resource	,	F_99
desc	,	V_148
irq_get_chip	,	F_70
IPU_CHA_BUF1_RDY	,	F_43
chained_irq_exit	,	F_73
irq_alloc_domain_generic_chips	,	F_89
chno	,	V_114
IPU_FIELD_SLUV	,	V_64
ipu_module_disable	,	F_40
"bus"	,	L_26
"failed to reset: %d\n"	,	L_29
rgb	,	V_31
IPU_FIELD_WID2	,	V_48
IPU_FIELD_WID3	,	V_50
ipu_cpmem_set_format_rgb	,	F_14
IPU_FIELD_WID0	,	V_44
timeout	,	V_115
IPU_FIELD_WID1	,	V_46
dev_err	,	F_61
of_id	,	V_182
V4L2_PIX_FMT_YUYV	,	V_59
"dc_template"	,	L_7
ipu_add_subdevice_pdata	,	F_84
of_device_id	,	V_181
gc	,	V_162
mask	,	V_26
npb	,	V_33
ipu_idmac_read	,	F_5
IPU_FIELD_PFS	,	V_55
green	,	V_41
"%s %d\n"	,	L_3
devm_clk_get	,	F_104
IPU_DI0_COUNTER_RELEASE	,	V_109
go	,	V_35
length	,	V_40
start	,	V_187
irq_unmask	,	V_176
out_failed_irq	,	V_196
clk_disable_unprepare	,	F_111
IPU_FIELD_VBO	,	V_66
"tpm:      0x%08lx\n"	,	L_21
ipu_ch_param_write_field	,	F_10
ipu_cpmem_set_high_priority	,	F_9
int_reg	,	V_149
"IPU"	,	L_12
base	,	V_18
pr_debug	,	F_12
ENOMEM	,	V_195
failed_add_clients	,	V_200
ipu_cm_read	,	F_1
channel	,	V_11
wbs	,	V_19
dev_info	,	F_110
ipu_dmfc_exit	,	F_58
ipu_idmac_write	,	F_6
bit	,	V_21
y_offset	,	V_86
bits_per_pixel	,	V_38
u_offset	,	V_61
V4L2_PIX_FMT_RGB24	,	V_78
"%s probed\n"	,	L_31
irq_dispose_mapping	,	F_95
V4L2_PIX_FMT_RGB32	,	V_72
tmp	,	V_29
ipu_rgb	,	V_30
V4L2_PIX_FMT_RGB565	,	V_74
lock	,	V_105
IPU_INT_CTRL	,	F_64
to_platform_device	,	F_80
idmac_reg	,	V_6
cpmem_base	,	V_12
val	,	V_7
device_reset	,	F_109
platform_device_register_data	,	F_85
clk	,	V_123
V4L2_PIX_FMT_UYVY	,	V_58
phys	,	V_91
IPU_INT_STAT	,	F_63
ipu_cpmem_set_image	,	F_20
ipu_err_irq_handler	,	F_74
ipu_pixelformat_to_colorspace	,	F_27
IPU_MCU_T_DEFAULT	,	V_198
ipu_srm_dp_sync_update	,	F_7
ipu_cpmem_set_fmt	,	F_19
"irq_sync: %d irq_err: %d\n"	,	L_14
ipu_di_init	,	F_54
"failed to add irq domain\n"	,	L_11
__func__	,	V_27
ipu_dmfc_init	,	F_56
PAGE_SIZE	,	V_194
"srm:      0x%08lx\n"	,	L_20
IPU_CONF	,	V_112
cm_ofs	,	V_134
chained_irq_enter	,	F_71
word	,	V_23
status	,	V_144
"idmac:    0x%08lx\n"	,	L_16
ENODEV	,	V_97
ipu_add_client_devices	,	F_86
V_OFFSET	,	F_25
"dmfc"	,	L_8
"cm_reg:   0x%08lx\n"	,	L_15
flags	,	V_103
err_dc	,	V_137
ipu_cpmem_set_yuv_planar	,	F_18
IPU_FIELD_NPB	,	V_54
out	,	V_101
doublebuffer	,	V_102
ipu_color_space	,	V_92
IPU_CHA_BUF0_RDY	,	F_42
for_each_set_bit	,	F_65
platform_device_unregister_children	,	F_82
top	,	V_90
def_rgb_24	,	V_79
ipu_irq_handle	,	F_62
time_after	,	F_49
clk_prepare_enable	,	F_108
ipu_cpmem_set_yuv_planar_full	,	F_17
ipu_cm_write	,	F_3
uv_stride	,	V_69
ETIME	,	V_119
ipu_base	,	V_122
def_rgb_16	,	V_75
irq_ack	,	V_172
ipu_idmac_channel_irq	,	F_75
ipu_idmac_set_double_buffer	,	F_34
EINVAL	,	V_52
err_dp	,	V_141
out_failed_reset	,	V_197
width	,	V_56
def_bgr_32	,	V_77
ofs	,	V_25
ipu_devtype	,	V_128
data	,	V_28
ipu_type	,	V_15
num	,	V_13
IPUV3_COLORSPACE_RGB	,	V_94
IPU_CM_DC_REG_OFS	,	V_135
imx_ipu_dt_ids	,	V_183
srm_ofs	,	V_140
disp1_ofs	,	V_132
IPUV3_COLORSPACE_YUV	,	V_93
pdev	,	V_121
IPU_CONF_DI1_EN	,	V_110
"ic:       0x%08lx\n"	,	L_23
u32	,	T_1
client_reg	,	V_159
def_bgr_24	,	V_81
pix	,	V_85
IPU_FIELD_ID	,	V_17
ipu_idmac_put	,	F_33
IPU_MEM_RST	,	V_118
offset	,	V_3
"dp"	,	L_9
ipu_cpmem_set_resolution	,	F_21
"failed to alloc generic irq chips\n"	,	L_13
resource	,	V_184
platform_remove_devices_fn	,	F_79
ipu_channel_irq	,	V_152
irq_create_mapping	,	F_76
irq_get_domain_generic_chip	,	F_91
PTR_ERR	,	F_106
"clk_prepare_enable failed: %d\n"	,	L_28
ipu_dc_init	,	F_55
"init %s failed with %d\n"	,	L_10
def_rgb_32	,	V_73
unit	,	V_125
spin_lock_irqsave	,	F_35
"adding client devices failed with %d\n"	,	L_30
ipu_clk	,	V_124
platform_set_drvdata	,	F_107
devm_kzalloc	,	F_100
channel_lock	,	V_98
ipu_dc_exit	,	F_59
platform_get_drvdata	,	F_113
chip_types	,	V_171
ipu_submodules_exit	,	F_77
irq_chip_type	,	V_163
"dc:       0x%08lx\n"	,	L_22
ipu_ch_param_read_field	,	F_13
IPU_CM_DMFC_REG_OFS	,	V_138
ipu_di_exit	,	F_60
rect	,	V_88
msecs_to_jiffies	,	F_47
bytesperline	,	V_87
ipu_ch_param	,	V_9
busy	,	V_99
irq_chip_generic	,	V_161
reg_base	,	V_170
ipu_soc	,	V_1
IPU_GPR	,	V_117
IORESOURCE_MEM	,	V_186
value	,	V_5
irq_chip	,	V_150
ipu_dp_exit	,	F_78
err_di_1	,	V_133
err_register	,	V_160
err_di_0	,	V_131
ipu_module_enable	,	F_39
IPU_NUM_IRQS	,	V_165
readl	,	F_2
bpp	,	V_32
writel	,	F_4
v4l2_pix_format	,	V_84
V4L2_PIX_FMT_YUV420	,	V_63
devm_ioremap	,	F_103
failed_submodules_init	,	V_199
dev_warn	,	F_50
ipu_dp_init	,	F_57
ipu_cpmem_set_yuv_interleaved	,	F_16
cpmem	,	V_70
ipu_image	,	V_82
err_dmfc	,	V_139
"disabling busy idmac channel %d\n"	,	L_4
IPUV3_COLORSPACE_UNKNOWN	,	V_95
disp0_ofs	,	V_130
ipu_cpmem_set_buffer	,	F_26
irq_set_handler_data	,	F_93
ipu_get_cpmem	,	F_8
ipuv3_channel	,	V_10
cpu_relax	,	F_51
irq_desc_get_handler_data	,	F_69
IS_ERR	,	F_105
