\hypertarget{at91rm9200__dbgu_8h}{}\section{bsps/arm/csb337/include/at91rm9200\+\_\+dbgu.h File Reference}
\label{at91rm9200__dbgu_8h}\index{bsps/arm/csb337/include/at91rm9200\_dbgu.h@{bsps/arm/csb337/include/at91rm9200\_dbgu.h}}


Atmel A\+T91\+R\+M9200\+\_\+\+D\+B\+GU Register definitions.  


{\ttfamily \#include \char`\"{}bits.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structat91rm9200__dbgu__regs__t}{at91rm9200\+\_\+dbgu\+\_\+regs\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a636129fb1fe88fa7626fa5e839a4cd96}\label{at91rm9200__dbgu_8h_a636129fb1fe88fa7626fa5e839a4cd96}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+CR}~0x00            /$\ast$ Control Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a03e3ab059098a2b5966552be3dbc90a9}\label{at91rm9200__dbgu_8h_a03e3ab059098a2b5966552be3dbc90a9}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+MR}~0x04            /$\ast$ Mode Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a4db133002486d95fe3dc4bc9fe329b00}\label{at91rm9200__dbgu_8h_a4db133002486d95fe3dc4bc9fe329b00}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+ER}~0x08            /$\ast$ Interrupt Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a09c8287d3dca32acd1de9c0b879f63a1}\label{at91rm9200__dbgu_8h_a09c8287d3dca32acd1de9c0b879f63a1}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+DR}~0x0\+C            /$\ast$ Interrupt Disable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_afae739a91976e5440524cf8cb8b8ff38}\label{at91rm9200__dbgu_8h_afae739a91976e5440524cf8cb8b8ff38}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+MR}~0x10            /$\ast$ Interrupt Mask Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a8d2f2a800800ff99a395f6851d555465}\label{at91rm9200__dbgu_8h_a8d2f2a800800ff99a395f6851d555465}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+SR}~0x14            /$\ast$ Channel Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a5108aba8763474241e398c6f3a18e18d}\label{at91rm9200__dbgu_8h_a5108aba8763474241e398c6f3a18e18d}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+R\+HR}~0x18            /$\ast$ Receiver Holding Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a9697ac8a6a2782ed74d793df6049914f}\label{at91rm9200__dbgu_8h_a9697ac8a6a2782ed74d793df6049914f}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+T\+HR}~0x1\+C            /$\ast$ Transmitter Holding Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a7294d16f4b419badc0e85065cbb35aee}\label{at91rm9200__dbgu_8h_a7294d16f4b419badc0e85065cbb35aee}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+B\+R\+GR}~0x20            /$\ast$ Baud Rate Generator Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a0bc68a5e61f01d5fb89a64a6b492c8ea}\label{at91rm9200__dbgu_8h_a0bc68a5e61f01d5fb89a64a6b492c8ea}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C1R}~0x40            /$\ast$ Chip I\+D1 Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a97b00ed5ecc0a5845f0b2bb2cb7b9bb8}\label{at91rm9200__dbgu_8h_a97b00ed5ecc0a5845f0b2bb2cb7b9bb8}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C2R}~0x44            /$\ast$ Chip I\+D2 Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ad1a2b93d7e85a462386c68c4aa5f355c}\label{at91rm9200__dbgu_8h_ad1a2b93d7e85a462386c68c4aa5f355c}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+F\+N\+TR}~0x48            /$\ast$ Force N\+T\+R\+S\+T Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a3e18555b61f95085ee87bf4a6833a446}\label{at91rm9200__dbgu_8h_a3e18555b61f95085ee87bf4a6833a446}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+R\+S\+T\+RX}~B\+I\+T2            /$\ast$ 1 = Reset and disable receiver $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_aef7bc0944f6b9504a7ed3028a5dca312}\label{at91rm9200__dbgu_8h_aef7bc0944f6b9504a7ed3028a5dca312}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+R\+S\+T\+TX}~B\+I\+T3            /$\ast$ 1 = Reset and disable transmitter $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ad20427a02808d734194d6ba80720b684}\label{at91rm9200__dbgu_8h_ad20427a02808d734194d6ba80720b684}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+R\+X\+EN}~B\+I\+T4            /$\ast$ 1 = Receiver enable $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ab75f29f943f07abf35a09e6835e3ac08}\label{at91rm9200__dbgu_8h_ab75f29f943f07abf35a09e6835e3ac08}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+R\+X\+D\+IS}~B\+I\+T5            /$\ast$ 1 = Receiver disable $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a0f73f1979e4f6aec8462a1c160d61e61}\label{at91rm9200__dbgu_8h_a0f73f1979e4f6aec8462a1c160d61e61}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+T\+X\+EN}~B\+I\+T6            /$\ast$ 1 = Transmitter enable $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ad74980ec8e8dd0d05feb59eea866c865}\label{at91rm9200__dbgu_8h_ad74980ec8e8dd0d05feb59eea866c865}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+T\+X\+D\+IS}~B\+I\+T7            /$\ast$ 1 = Transmitter disable $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a1f101f48bef869e16cafe14b1c9953a7}\label{at91rm9200__dbgu_8h_a1f101f48bef869e16cafe14b1c9953a7}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+C\+R\+\_\+\+R\+S\+T\+S\+TA}~B\+I\+T8            /$\ast$ 1 = Reset P\+A\+RE, F\+R\+A\+ME and O\+V\+RE in D\+B\+G\+U\+\_\+\+S\+R. $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ae97edf67359dcc3812391da082e08965}\label{at91rm9200__dbgu_8h_ae97edf67359dcc3812391da082e08965}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+E\+V\+EN}~(0x0 $<$$<$  9) /$\ast$ Even Parity $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a19bbbd654fbec13d2132e1a26fb21ab8}\label{at91rm9200__dbgu_8h_a19bbbd654fbec13d2132e1a26fb21ab8}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+O\+DD}~(0x1 $<$$<$  9) /$\ast$ Odd Parity $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a43922f1e2f22ae8ed4f2028cb500662c}\label{at91rm9200__dbgu_8h_a43922f1e2f22ae8ed4f2028cb500662c}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+S\+P\+A\+CE}~(0x2 $<$$<$  9) /$\ast$ Parity forced to 0 (\+Space) $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a0f539f192d5f0b7d770164eed39e3144}\label{at91rm9200__dbgu_8h_a0f539f192d5f0b7d770164eed39e3144}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+M\+A\+RK}~(0x3 $<$$<$  9) /$\ast$ Parity forced to 1 (\+Mark) $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a59bf72ec29bdadadaeb6d59c9534c807}\label{at91rm9200__dbgu_8h_a59bf72ec29bdadadaeb6d59c9534c807}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+N\+O\+NE}~(0x4 $<$$<$  9) /$\ast$ No Parity $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a17da73910a671112c6aefff4c680a4cd}\label{at91rm9200__dbgu_8h_a17da73910a671112c6aefff4c680a4cd}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+P\+A\+R\+\_\+\+M\+D\+R\+OP}~(0x6 $<$$<$  9) /$\ast$ Multi-\/drop mode $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ac9b4defc61d4d4f766fc594baac2d118}\label{at91rm9200__dbgu_8h_ac9b4defc61d4d4f766fc594baac2d118}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+C\+H\+M\+O\+D\+E\+\_\+\+N\+O\+RM}~(0x0 $<$$<$ 14) /$\ast$ Normal Mode $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a50941f6d8d105c0790c75bbdcdfdd1b9}\label{at91rm9200__dbgu_8h_a50941f6d8d105c0790c75bbdcdfdd1b9}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+C\+H\+M\+O\+D\+E\+\_\+\+A\+U\+TO}~(0x1 $<$$<$ 14) /$\ast$ Auto Echo\+: R\+X\+D drives T\+X\+D $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a4b9a73e3f45911cc4a7f4f188d2322a1}\label{at91rm9200__dbgu_8h_a4b9a73e3f45911cc4a7f4f188d2322a1}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+C\+H\+M\+O\+D\+E\+\_\+\+L\+OC}~(0x2 $<$$<$ 14) /$\ast$ Local Loopback\+: T\+X\+D drives R\+X\+D $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a7a608c18cec5430645d42499967e5003}\label{at91rm9200__dbgu_8h_a7a608c18cec5430645d42499967e5003}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+M\+R\+\_\+\+C\+H\+M\+O\+D\+E\+\_\+\+R\+EM}~(0x3 $<$$<$ 14) /$\ast$ Remote Loopback\+: R\+X\+D pin connected to T\+X\+D pin. $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_af4722115afc1fdb9b505a39e8838e17d}\label{at91rm9200__dbgu_8h_af4722115afc1fdb9b505a39e8838e17d}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+R\+X\+R\+DY}~B\+I\+T0        /$\ast$ R\+X\+R\+DY Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a39e0c53c91ce793974c7d9f65f51319f}\label{at91rm9200__dbgu_8h_a39e0c53c91ce793974c7d9f65f51319f}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+T\+X\+R\+DY}~B\+I\+T1        /$\ast$ T\+X\+R\+DY Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a6566b049962506909d20dd2eb84fea3a}\label{at91rm9200__dbgu_8h_a6566b049962506909d20dd2eb84fea3a}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+RX}~B\+I\+T3        /$\ast$ End of Receive Transfer Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ae056e38a8b1352d9cfcc9dfa9c4452f2}\label{at91rm9200__dbgu_8h_ae056e38a8b1352d9cfcc9dfa9c4452f2}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+E\+N\+D\+TX}~B\+I\+T4        /$\ast$ End of Transmit Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a648a9788cfba662ef020e953aefb1c02}\label{at91rm9200__dbgu_8h_a648a9788cfba662ef020e953aefb1c02}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+O\+V\+RE}~B\+I\+T5        /$\ast$ Overrun Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_ab6fec85bd693ec368da40942e7b845c8}\label{at91rm9200__dbgu_8h_ab6fec85bd693ec368da40942e7b845c8}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+F\+R\+A\+ME}~B\+I\+T6        /$\ast$ Framing Error Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_aeb2984c1a8894039ce7c2958314d3b5b}\label{at91rm9200__dbgu_8h_aeb2984c1a8894039ce7c2958314d3b5b}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+P\+A\+RE}~B\+I\+T7        /$\ast$ Parity Error Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a0f44c7ef3c7446fec8f1708020dae5e5}\label{at91rm9200__dbgu_8h_a0f44c7ef3c7446fec8f1708020dae5e5}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+T\+X\+E\+M\+P\+TY}~B\+I\+T9        /$\ast$ T\+X\+E\+M\+P\+TY Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a10980976b0c3b20063c5652ee5a2b0d7}\label{at91rm9200__dbgu_8h_a10980976b0c3b20063c5652ee5a2b0d7}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+T\+X\+B\+U\+FE}~B\+I\+T11       /$\ast$ T\+X\+B\+U\+FE Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a7f6ae814ccfa9442eb491e0bd5cb12af}\label{at91rm9200__dbgu_8h_a7f6ae814ccfa9442eb491e0bd5cb12af}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+R\+X\+B\+U\+FF}~B\+I\+T12       /$\ast$ R\+X\+B\+U\+FF Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_afbf4775200d5528ff8a7d8d2c8f4249e}\label{at91rm9200__dbgu_8h_afbf4775200d5528ff8a7d8d2c8f4249e}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+C\+O\+M\+M\+\_\+\+TX}~B\+I\+T30       /$\ast$ C\+O\+M\+M\+\_\+\+TX Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a8990ebb6a69f65d52dee742a208bf6b0}\label{at91rm9200__dbgu_8h_a8990ebb6a69f65d52dee742a208bf6b0}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+C\+O\+M\+M\+\_\+\+RX}~B\+I\+T31       /$\ast$ C\+O\+M\+M\+\_\+\+RX Interrupt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a38b23006d69a401b19c52a094e0f6b00}\label{at91rm9200__dbgu_8h_a38b23006d69a401b19c52a094e0f6b00}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+I\+N\+T\+\_\+\+A\+LL}~0x\+C0001\+A\+F\+B  /$\ast$ all assigned bits $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__dbgu_8h_a58fd7341eefba1c5ec358a7a0dfac7b1}\label{at91rm9200__dbgu_8h_a58fd7341eefba1c5ec358a7a0dfac7b1}} 
\#define {\bfseries D\+B\+G\+U\+\_\+\+F\+N\+T\+R\+\_\+\+N\+T\+R\+ST}~B\+I\+T0    /$\ast$ 1 = Force N\+T\+R\+ST low in J\+T\+AG $\ast$/
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Atmel A\+T91\+R\+M9200\+\_\+\+D\+B\+GU Register definitions. 

