
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP4 for linux64 - May 30, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Jan 14 14:18:25 2026
Hostname:           il2225ht25_jinyeg
CPU Model:          Intel(R) Xeon(R) CPU E7-8857 v2 @ 3.00GHz
CPU Details:        Cores = 48 : Sockets = 4 : Cache Size = 30720 KB : Freq = 3.30 GHz
OS:                 Linux 5.15.0-164-generic
RAM:                3023 GB (Free 1625 GB)
Swap:                 7 GB (Free   7 GB)
Work Filesystem:    /home/jinyeg mounted to 172.30.1.1:/tank-x4t/ee/courses/il2225/ht25/jinyeg
Tmp Filesystem:     / mounted to overlay
Work Disk:          5798 GB (Free 5428 GB)
Tmp Disk:           163 GB (Free  29 GB)

CPU Load: 147%, Ram Free: 1625 GB, Swap Free: 7 GB, Work Disk Free: 5428 GB, Tmp Disk Free: 29 GB
################################################################################
# Task3 Bottom-up synthesis (tutorial style) for drra_wrapper (GF22)
# Run from:  .../SiLagoNN/syn/exe_bu_5ns
# Command :  dc_shell -f ../scr/dc_bottomup_tutorial_style.tcl | tee dc_task3_tutorial.log
################################################################################
remove_design -all
1
# -----------------------------
# Directories (for syn/exe_bu_5ns)
# -----------------------------
set SYN_DIR    ".."          ;# -> .../SiLagoNN/syn
..
set SOURCE_DIR "../../rtl"   ;# -> .../SiLagoNN/rtl
../../rtl
set TOP_NAME   "drra_wrapper"
drra_wrapper
set REPORT_DIR "${SYN_DIR}/rpt/task3_tutorial_style"
../rpt/task3_tutorial_style
set OUT_DIR    "${SYN_DIR}/db/task3_tutorial_style"
../db/task3_tutorial_style
set WSCR_DIR   "${OUT_DIR}/wscr"
../db/task3_tutorial_style/wscr
file mkdir $REPORT_DIR
file mkdir $OUT_DIR
file mkdir $WSCR_DIR
# -----------------------------
# Load GF22 libs
# -----------------------------
if {[file exists "${SYN_DIR}/synopsys_dc.setup"]} {
  source "${SYN_DIR}/synopsys_dc.setup"
} elseif {[file exists "${SYN_DIR}/scr/synopsys_dc.setup"]} {
  source "${SYN_DIR}/scr/synopsys_dc.setup"
} else {
  puts "ERROR: cannot find synopsys_dc.setup under ${SYN_DIR}"
  quit
}
1
# Make link_library explicit (robust)
if {[info exists target_library] && [info exists synthetic_library]} {
  set link_library "* ${target_library} ${synthetic_library}"
}
* /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/dw_foundation.sldb /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/standard.sldb
puts "\n=== LIB SETTINGS ==="

=== LIB SETTINGS ===
puts "target_library = $target_library"
target_library = /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db
puts "link_library   = $link_library"
link_library   = * /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/dw_foundation.sldb /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/standard.sldb
puts "search_path    = $search_path"
search_path    = /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn  /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db
puts "====================\n"
====================

# -----------------------------
# Constraints
# -----------------------------
set SDC_FILE "${SYN_DIR}/constraints.sdc"
../constraints.sdc
if {![file exists $SDC_FILE]} {
  puts "ERROR: constraints file not found: $SDC_FILE"
  quit
}
# -----------------------------
# Helpers
# -----------------------------
proc analyze_vhdl {f} {
  if {![file exists $f]} { puts "ERROR: missing RTL file: $f"; quit }
  analyze -format vhdl -lib WORK $f
}
proc analyze_list {listfile source_dir} {
  if {![file exists $listfile]} { puts "ERROR: missing listfile: $listfile"; quit }
  set lines [split [read [open $listfile r]] "\n"]
  foreach l $lines {
    set t [string trim $l]
    if {$t ne ""} {
      analyze_vhdl "${source_dir}/${t}"
    }
  }
}
proc safe_source {f} {
  if {[file exists $f]} {
    puts "Sourcing: $f"
    source $f
    return 1
  } else {
    puts "WARNING: file not found, skip: $f"
    return 0
  }
}
proc set_design_dont_touch {design_name} {
  set d [get_designs -quiet $design_name]
  if {[sizeof_collection $d] > 0} {
    set_dont_touch $d true
    puts "dont_touch (design) set on: $design_name"
  } else {
    puts "WARNING: design not found for dont_touch: $design_name"
  }
}
# Optional: simple output load, only if ports exist
proc apply_io_load {} {
  set outs [all_outputs]
  if {[llength $outs] > 0} {
    set_load 0.13 $outs
  }
}
# Pick one instance under TOP by ref_name pattern (for characterize)
proc pick_one_inst {refpat} {
  set c [get_cells -hier -filter "ref_name =~ $refpat"]
  if {[sizeof_collection $c] > 0} {
    return [lindex [get_object_name $c] 0]
  }
  return ""
}
# -----------------------------
# Subblocks you want bottom-up
# (tutorial style: keep this list small)
# -----------------------------
set SUBBLOCKS [list divider_pipe silego]
divider_pipe silego
# -----------------------------
# One pass
# -----------------------------
proc nth_pass {n} {
  global SOURCE_DIR SYN_DIR OUT_DIR WSCR_DIR REPORT_DIR TOP_NAME SDC_FILE SUBBLOCKS

  set prev [expr {$n - 1}]
  set pass_dir "${OUT_DIR}/pass${n}"
  if {[file exists $pass_dir]} { file delete -force $pass_dir }
  file mkdir $pass_dir

  puts "\n============================================================"
  puts "                 Tutorial-style Bottom-up Pass $n"
  puts "============================================================\n"

  remove_design -all

  # 0) Analyze packages / constants (if present)
  set pkg_list "${SOURCE_DIR}/pkg_hierarchy.txt"
  if {[file exists $pkg_list]} {
    analyze_list $pkg_list $SOURCE_DIR
  } else {
    puts "WARNING: ${pkg_list} not found, continuing."
  }

  # ----------------------------------------------------------
  # 1) Compile each subblock independently (bottom-up)
  # ----------------------------------------------------------
  foreach blk $SUBBLOCKS {
    puts "\n--- Compile subblock $blk (pass $n) ---"

    if {$blk eq "divider_pipe"} {
      analyze_vhdl "${SOURCE_DIR}/mtrf/DPU/divider_pipe.vhd"
      elaborate divider_pipe
      current_design divider_pipe
    } elseif {$blk eq "silego"} {
      # Use hierarchy list for silego
      set silego_list "${SOURCE_DIR}/silagonn_hierarchy.txt"
      analyze_list $silego_list $SOURCE_DIR
      elaborate silego
      current_design silego
    } else {
      puts "ERROR: unknown subblock: $blk"
      quit
    }

    link
    uniquify
    source $SDC_FILE
    apply_io_load

    # reuse previous wscr if available
    if {$n > 1} {
      safe_source "${WSCR_DIR}/${blk}_${prev}.wscr"
    }

    compile -map_effort medium
    apply_io_load

    # write wscr snapshot for this subblock for next pass
    write_script > "${WSCR_DIR}/${blk}_${n}.wscr"
  }

  # ----------------------------------------------------------
  # 2) Compile TOP (light locking like tutorial)
  #    - Only lock subblock designs, NOT all tiles.
  # ----------------------------------------------------------
  puts "\n--- Compile TOP ${TOP_NAME} (pass $n) ---"
  analyze_vhdl "${SOURCE_DIR}/mtrf/drra_wrapper.vhd"
  elaborate $TOP_NAME
  current_design $TOP_NAME
  link
  uniquify
  source $SDC_FILE
  apply_io_load

  # Lock ONLY the subblock designs (tutorial style)
  foreach blk $SUBBLOCKS {
    set_design_dont_touch $blk
  }

  # Compile top (drra_wrapper likely has logic)
  compile -map_effort medium
  apply_io_load

  # Reports for this pass
  report_qor                  > "${pass_dir}/${TOP_NAME}_qor.rpt"
  report_timing -max_paths 20 > "${pass_dir}/${TOP_NAME}_timing.rpt"
  report_area                 > "${pass_dir}/${TOP_NAME}_area.rpt"
  report_power                > "${pass_dir}/${TOP_NAME}_power.rpt"
  report_constraints          > "${pass_dir}/${TOP_NAME}_constraints.rpt"

  # ----------------------------------------------------------
  # 3) Characterize (tutorial style: feed back top environment)
  #    We automatically pick one instance of each subblock under TOP.
  # ----------------------------------------------------------
  set insts {}
  set div_i [pick_one_inst "*divider_pipe*"]
  if {$div_i ne ""} { lappend insts $div_i }
  set sil_i [pick_one_inst "*silego*"]
  if {$sil_i ne ""} { lappend insts $sil_i }

  if {[llength $insts] > 0} {
    puts "Characterize instances: $insts"
    characterize -constraint $insts
  } else {
    puts "WARNING: No instances found for characterize; skipping."
  }

  # Write a wscr for TOP too (optional but useful)
  write_script > "${WSCR_DIR}/${TOP_NAME}_${n}.wscr"

  # Also dump a pass netlist/ddc for debugging
  write_file -hierarchy -format ddc     -output "${pass_dir}/${TOP_NAME}.ddc"
  write_file -hierarchy -format verilog -output "${pass_dir}/${TOP_NAME}.v"

  puts "\n=== End of pass $n ===\n"
}
# -----------------------------
# Run passes (tutorial usually does 2)
# -----------------------------
set NUM_PASSES 2
2
for {set i 1} {$i <= $NUM_PASSES} {incr i} {
  nth_pass $i
}

============================================================
                 Tutorial-style Bottom-up Pass 1
============================================================

Running PRESTO HDLC
Compiling Package Declaration HW_SETTING
Presto compilation completed successfully.
Loading db file '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/standard.sldb'
Running PRESTO HDLC
Compiling Package Declaration MISC
Compiling Package Body MISC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration TOP_CONSTS_TYPES_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration UTIL_PACKAGE
Compiling Package Body UTIL_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration FUNCTIONS
Compiling Package Body FUNCTIONS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration TB_INSTRUCTIONS
Compiling Package Body TB_INSTRUCTIONS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration NOC_TYPES_N_CONSTANTS
Compiling Package Body NOC_TYPES_N_CONSTANTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration CROSSBAR_TYPES_N_CONSTANTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration DPU_PKG
Compiling Package Body DPU_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration ISA_PACKAGE
Compiling Package Body ISA_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SEQ_FUNCTIONS_PACKAGE
Compiling Package Body SEQ_FUNCTIONS_PACKAGE
Presto compilation completed successfully.

--- Compile subblock divider_pipe (pass 1) ---
Running PRESTO HDLC
Compiling Entity Declaration DIVIDER_PIPE
Compiling Architecture BHV of DIVIDER_PIPE
Presto compilation completed successfully.
Loading db file '/opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/gtech.db'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (divider_pipe)
Elaborated 1 design.
Current design is now 'divider_pipe'.
Current design is 'divider_pipe'.

  Linking design 'divider_pipe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  divider_pipe                /home/jinyeg/IL2225_project/SiLagoNN/syn/exe/divider_pipe.db
  GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C (library) /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db
  dw_foundation.sldb (library) /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/dw_foundation.sldb

CPU Load: 141%, Ram Free: 1616 GB, Swap Free: 7 GB, Work Disk Free: 5428 GB, Tmp Disk Free: 29 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.4 |     *     |
| Licensed DW Building Blocks        | V-2023.12-DWBB_202312.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 40                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 4                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 12 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'divider_pipe'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Allocating blocks in 'DW_div_pipe_a_width32_b_width32_tc_mode1_rem_mode1_num_stages4_stall_mode0_rst_mode1_op_iso_mode4'
  Allocating blocks in 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1'
  Allocating blocks in 'DW01_absval_width32'
  Processing 'divider_pipe_DW_div_pipe_0'
  Processing 'divider_pipe_DW_div_0'
  Processing 'divider_pipe_DW01_absval_0'
  Processing 'divider_pipe_DW01_inc_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'divider_pipe_DW01_add_0'
  Mapping 'divider_pipe_DW01_add_1'
  Mapping 'divider_pipe_DW01_add_2'
  Mapping 'divider_pipe_DW01_add_3'
  Mapping 'divider_pipe_DW01_add_4'
  Mapping 'divider_pipe_DW01_add_5'
  Mapping 'divider_pipe_DW01_add_6'
  Mapping 'divider_pipe_DW01_add_7'
  Mapping 'divider_pipe_DW01_add_8'
  Mapping 'divider_pipe_DW01_add_9'
  Mapping 'divider_pipe_DW01_add_10'
  Mapping 'divider_pipe_DW01_add_11'
  Mapping 'divider_pipe_DW01_add_12'
  Mapping 'divider_pipe_DW01_add_13'
  Mapping 'divider_pipe_DW01_add_14'
  Mapping 'divider_pipe_DW01_add_15'
  Mapping 'divider_pipe_DW01_add_16'
  Mapping 'divider_pipe_DW01_add_17'
  Mapping 'divider_pipe_DW01_add_18'
  Mapping 'divider_pipe_DW01_add_19'
  Mapping 'divider_pipe_DW01_add_20'
  Mapping 'divider_pipe_DW01_add_21'
  Mapping 'divider_pipe_DW01_add_22'
  Mapping 'divider_pipe_DW01_add_23'
  Mapping 'divider_pipe_DW01_add_24'
  Mapping 'divider_pipe_DW01_add_25'
  Mapping 'divider_pipe_DW01_add_26'
  Mapping 'divider_pipe_DW_inc_0'
  Mapping 'divider_pipe_DW_inc_1'
  Mapping 'divider_pipe_DW_cmp_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'divider_pipe'. (DDB-72)
Information: Checking pipeline property of cell division (design divider_pipe_DW_div_pipe_0). (RTDC-137)
Information: cell division (design divider_pipe_DW_div_pipe_0) is a pipeline. (RTDC-139)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:16    1723.5      0.00       0.0      19.9                          
    0:00:16    1723.5      0.00       0.0      19.9                          
  Selecting implementations
  Allocating blocks in 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1'
  Building model 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Allocating blocks in 'DW01_absval_width32'
  Building model 'DW01_inc_width32' (cla)
  Building model 'DW01_absval_width32' (cla)
  Building model 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1' (cla)
  Structuring 'divider_pipe_DW_div_1'
  Mapping 'divider_pipe_DW_div_1'
  Building model 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1' (rpl)
  Structuring 'divider_pipe_DW_div_2'
  Mapping 'divider_pipe_DW_div_2'
  Structuring 'divider_pipe_DW01_absval_1'
  Mapping 'divider_pipe_DW01_absval_1'
  Structuring 'divider_pipe_DW01_inc_1'
  Mapping 'divider_pipe_DW01_inc_1'
  Allocating blocks in 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1'
  Structuring 'divider_pipe_DW_div_3'
  Mapping 'divider_pipe_DW_div_3'
  Structuring 'divider_pipe_DW01_absval_2'
  Mapping 'divider_pipe_DW01_absval_2'
  Structuring 'divider_pipe_DW01_inc_2'
  Mapping 'divider_pipe_DW01_inc_2'
  Building model 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1' (cla2)
  Allocating blocks in 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1'
  Structuring 'divider_pipe_DW_div_4'
  Mapping 'divider_pipe_DW_div_4'
  Structuring 'divider_pipe_DW01_absval_3'
  Mapping 'divider_pipe_DW01_absval_3'
  Structuring 'divider_pipe_DW01_inc_3'
  Mapping 'divider_pipe_DW01_inc_3'
  Building model 'DW_div_a_width32_b_width32_tc_mode1_rem_mode1' (cla3)
  Structuring 'divider_pipe_DW_div_5'
  Mapping 'divider_pipe_DW_div_5'
  Retiming divider_pipe_DW_div_pipe_0 (division)
  Preferred flip-flop is SC8T_DFFSQX4_CSC28L with setup = 17.95

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	division/*cell*1830 (SC8T_CKINVX2_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 6897.09
  Critical path length = 6897.09
  Clock correction = 75.28 (clock-to-Q delay = 56.68, setup = 17.95, uncertainty = 0.65)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18    2789.8    931.23   45385.9       0.0                          
    0:01:18    2779.7    934.88   45465.9       0.0                          
    0:01:18    2779.7    934.88   45465.9       0.0                          
    0:01:18    2780.7    927.46   45250.8       0.0                          
    0:01:18    2780.7    927.46   45250.8       0.0                          
    0:01:19    2210.7   1403.65   66681.6       0.0                          
    0:01:20    2163.0    922.42   43356.1       0.0                          
    0:01:20    2124.3    801.44   36036.8       0.0                          
    0:01:21    2127.7    777.65   34761.1       0.0                          
    0:01:21    2127.3    788.08   37582.6       0.0                          
    0:01:21    2132.0    773.83   37252.9       0.0                          
    0:01:21    2134.6    882.71   43290.9       0.0                          
    0:01:21    2135.1    872.55   42893.4       0.0                          
    0:01:22    2137.0    782.14   36263.4       0.0                          
    0:01:22    2140.8    762.27   35189.2       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:22    2146.2    762.27   34630.4       0.0                          
    0:01:25    2225.9    237.91    7254.9       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:26    2236.8    193.90    6383.8       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:26    2243.9    180.29    5895.2       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:26    2251.5    174.40    5617.1       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:26    2263.7    158.13    5078.9       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:27    2274.0    143.28    4559.5       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:27    2280.1    127.36    4051.4       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:27    2282.5    116.23    3675.0       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:27    2283.5    103.85    3159.4       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:28    2281.6    100.61    3113.3       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:29    2308.0     73.11    2205.9       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:30    2333.3     50.34    1489.9       0.0 division/U_DIV/clk_r_REG36_S3/D
    0:01:30    2343.6     32.09     927.8       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:31    2384.6     25.71     669.7       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:32    2406.9      0.00       0.0       0.0                          
    0:01:32    2404.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32    2404.9      0.00       0.0       0.0                          
    0:01:32    2404.9      0.00       0.0       0.0                          
    0:01:32    2369.4     17.09     124.4       0.0                          
    0:01:32    2362.1     17.09      98.9       0.0                          
    0:01:32    2362.1     17.09      98.9       0.0                          
    0:01:32    2362.1     17.09      98.9       0.0                          
    0:01:32    2362.1     17.09      98.9       0.0                          
    0:01:33    2363.5      0.00       0.0       0.0                          
    0:01:33    2263.6    340.43    9530.2       0.0                          
    0:01:33    2248.3    337.74    9476.5       0.0                          
    0:01:33    2236.7    326.08    9163.4       0.0                          
    0:01:33    2232.3    316.03    8775.1       0.0                          
    0:01:33    2231.1    321.19    8954.8       0.0                          
    0:01:33    2231.1    321.19    8954.8       0.0                          
    0:01:33    2231.1    321.19    8954.8       0.0                          
    0:01:33    2231.1    321.19    8954.8       0.0                          
    0:01:34    2243.0    203.53    6512.4       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:34    2249.2    173.60    5597.2       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:35    2256.9    143.54    4576.5       0.0 division/U_DIV/clk_r_REG22_S3/D
    0:01:36    2264.5    131.52    4167.0       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:36    2275.0    113.70    3576.6       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:37    2286.8    102.96    3195.1       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:37    2300.1     90.81    2802.1       0.0 division/U_DIV/clk_r_REG19_S3/D
    0:01:38    2331.9     76.82    2311.7       0.0 division/U_DIV/clk_r_REG19_S3/D
    0:01:38    2332.1     70.08    2117.0       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:38    2344.6     61.02    1859.1       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:39    2368.1     44.68    1266.1       0.0 division/U_DIV/clk_r_REG68_S2/D
    0:01:39    2400.8     27.26     735.7       0.0 division/U_DIV/clk_r_REG18_S3/D
    0:01:40    2405.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 147%, Ram Free: 1614 GB, Swap Free: 7 GB, Work Disk Free: 5428 GB, Tmp Disk Free: 29 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------

--- Compile subblock silego (pass 1) ---
Running PRESTO HDLC
Compiling Package Declaration HW_SETTING
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration ISA_PACKAGE
Compiling Package Body ISA_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration MISC
Compiling Package Body MISC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration TOP_CONSTS_TYPES_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration UTIL_PACKAGE
Compiling Package Body UTIL_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration FUNCTIONS
Compiling Package Body FUNCTIONS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration TB_INSTRUCTIONS
Compiling Package Body TB_INSTRUCTIONS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration NOC_TYPES_N_CONSTANTS
Compiling Package Body NOC_TYPES_N_CONSTANTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration CROSSBAR_TYPES_N_CONSTANTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration DPU_PKG
Compiling Package Body DPU_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SHADOWREG
Compiling Architecture RTL of SHADOWREG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SHADOWREG_AGU
Compiling Architecture RTL of SHADOWREG_AGU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SEQ_FUNCTIONS_PACKAGE
Compiling Package Body SEQ_FUNCTIONS_PACKAGE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ADDR_ASSIGN
Compiling Architecture RTL of ADDR_ASSIGN
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ADDR_ASSIGN_DRRA_TOP_L_CORNER
Compiling Architecture RTL_FIRST_CELL of ADDR_ASSIGN_DRRA_TOP_L_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration AGU
Compiling Architecture BEHAVE of AGU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration AGU_RFBLOCK
Compiling Architecture BEHAVE of AGU_RFBLOCK
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration BUS_SELECTOR
Compiling Architecture RTL of BUS_SELECTOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CELL_CONFIG_SWB
Compiling Architecture BEH of CELL_CONFIG_SWB
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DATA_SELECTOR
Compiling Architecture RTL of DATA_SELECTOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration INPUTMUX
Compiling Architecture BEHAVIOUR_RTL of INPUTMUX
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PRIORITYCOMPONENT
Compiling Architecture RTL of PRIORITYCOMPONENT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PRIORITYMUX
Compiling Architecture RTL of PRIORITYMUX
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration AUTOLOOP
Compiling Architecture RTL of AUTOLOOP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration RACCU
Compiling Architecture BEH of RACCU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration RACCURF
Compiling Architecture RTL of RACCURF
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration RACCUANDLOOP
Compiling Architecture RTL of RACCUANDLOOP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGISTER_ROW
Compiling Architecture BEHAVIORAL of REGISTER_ROW
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGISTER_FILE
Compiling Architecture STRUCT of REGISTER_FILE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGISTER_FILE_TOP
Compiling Architecture RTL of REGISTER_FILE_TOP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration DPU_PKG
Compiling Package Body DPU_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SEQUENCER
Compiling Architecture BEHV of SEQUENCER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SWITCHBOX
Compiling Architecture SWITCHBOX_ARCHITECTURE of SWITCHBOX
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ADDER_NBITS
Compiling Architecture STRUCTURAL of ADDER_NBITS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIVIDER_PIPE
Compiling Architecture BHV of DIVIDER_PIPE
Warning:  ../../rtl/mtrf/DPU/divider_pipe.vhd:110: The architecture bhv has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MAXMIN_UNIT
Compiling Architecture BHV of MAXMIN_UNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration OFFSET_GEN
Compiling Architecture BHV of OFFSET_GEN
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration Q_FORMAT_N_TO_ONE
Compiling Architecture STRUCTURAL of Q_FORMAT_N_TO_ONE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration Q_FORMAT_ONE_TO_N
Compiling Architecture STRUCTURAL of Q_FORMAT_ONE_TO_N
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SAT_N_ROUND
Compiling Architecture RTL of SAT_N_ROUND
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SATURATION_UNIT
Compiling Architecture BHV of SATURATION_UNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SCALER
Compiling Architecture RTL of SCALER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SHIFT_UNIT
Compiling Architecture BEHAVIOR of SHIFT_UNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SQUASH_UNIT
Compiling Architecture STRUCTURE of SQUASH_UNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration TWOS_COMPL
Compiling Architecture BHV of TWOS_COMPL
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CONF_MUL_BEH
Compiling Architecture RTL of CONF_MUL_BEH
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration NACU
Compiling Architecture RTL of NACU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DPU
Compiling Architecture RTL of DPU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SOURCE_FSM
Compiling Architecture RTL of SOURCE_FSM
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SOURCE_DECODER
Compiling Architecture RTL of SOURCE_DECODER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SOURCE_DECODER_N_FSM
Compiling Architecture RTL of SOURCE_DECODER_N_FSM
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SELECTOR
Compiling Architecture RTL of SELECTOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DATA_CROSSBAR
Compiling Architecture RTL of DATA_CROSSBAR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SRAM_AGU
Compiling Architecture BEHV_RTL of SRAM_AGU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ISWITCH
Compiling Architecture RTL of ISWITCH
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SRAM_MODEL
Compiling Architecture RTL of SRAM_MODEL
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SRAM
Compiling Architecture SRAM_BEHAVIOUR of SRAM
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration STILE
Compiling Architecture BEHV_RTL of STILE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SEGMENTED_BUS
Compiling Architecture RTL of SEGMENTED_BUS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE
Compiling Architecture BEHV_RTL of DIMARCHTILE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE_BOT
Compiling Architecture BEHV_RTL of DIMARCHTILE_BOT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE_BOT_LEFT_CORNER
Compiling Architecture BEHV_RTL of DIMARCHTILE_BOT_LEFT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE_BOT_RIGHT_CORNER
Compiling Architecture BEHV_RTL of DIMARCHTILE_BOT_RIGHT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE_TOP
Compiling Architecture BEHV_RTL of DIMARCHTILE_TOP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE_TOP_LEFT_CORNER
Compiling Architecture BEHV_RTL of DIMARCHTILE_TOP_LEFT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DIMARCHTILE_TOP_RIGHT_CORNER
Compiling Architecture BEHV_RTL of DIMARCHTILE_TOP_RIGHT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MTRF_CELL
Compiling Architecture RTL of MTRF_CELL
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILEGO
Compiling Architecture RTL of SILEGO
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGO_TOP_LEFT_CORNER
Compiling Architecture RTL of SILAGO_TOP_LEFT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGO_TOP
Compiling Architecture RTL of SILAGO_TOP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGO_TOP_RIGHT_CORNER
Compiling Architecture RTL of SILAGO_TOP_RIGHT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGO_BOT_LEFT_CORNER
Compiling Architecture RTL of SILAGO_BOT_LEFT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGO_BOT
Compiling Architecture RTL of SILAGO_BOT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGO_BOT_RIGHT_CORNER
Compiling Architecture RTL of SILAGO_BOT_RIGHT_CORNER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SILAGONN
Compiling Architecture RTL of SILAGONN
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully. (silego)
Elaborated 1 design.
Current design is now 'silego'.
Information: Building the design 'cell_config_swb'. (HDL-193)

Inferred memory devices in process
	in routine cell_config_swb line 52 in file
		'../../rtl/mtrf/cell_config_swb.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| data_from_other_row_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sel_r_int_reg      | Flip-flop |  36   |  Y  | N  | N  | Y  | N  | N  | N  |
|    sel_r_ext_out_reg    | Flip-flop |  36   |  Y  | N  | N  | Y  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (cell_config_swb)
Information: Building the design 'switchbox' instantiated from design 'silego' with
	the parameters "BW=16,M=5". (HDL-193)
Presto compilation completed successfully. (switchbox_BW16_M5)
Information: Building the design 'MTRF_cell'. (HDL-193)

Inferred memory devices in process
	in routine MTRF_cell line 319 in file
		'../../rtl/mtrf/MTRF_cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rf_block_write_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MTRF_cell line 330 in file
		'../../rtl/mtrf/MTRF_cell.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rf_block_read_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (MTRF_cell)
Information: Building the design 'InputMux' instantiated from design 'switchbox_BW16_M5' with
	the parameters "BW=16,M=5". (HDL-193)
Presto compilation completed successfully. (InputMux_BW16_M5)
Information: Building the design 'sequencer'. (HDL-193)
Warning:  ../../rtl/mtrf/sequencer.vhd:737: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Statistics for case statements in always block at line 737 in file
	'../../rtl/mtrf/sequencer.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           832            |    auto/auto     |
|           864            |    auto/auto     |
|           884            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sequencer line 356 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    instr_reg_reg    | Flip-flop | 1728  |  Y  | N  | Y  | N  | N  | N  | N  |
|  immediate_reg_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sequencer line 382 in file
		'../../rtl/mtrf/sequencer.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| instr_ld_counter_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sequencer line 409 in file
		'../../rtl/mtrf/sequencer.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|    instr_loop_sh_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     raccu_in1_sh_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     raccu_in2_sh_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  raccu_cfg_mode_sh_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| raccu_res_address_sh_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    config_loop_sh_reg    | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine sequencer line 529 in file
		'../../rtl/mtrf/sequencer.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pc_from_loop_reg_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        pc_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  jump_loop_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sequencer line 582 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_counter_reg  | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sequencer line 598 in file
		'../../rtl/mtrf/sequencer.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| dpu_acc_clear_rst_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      dpu_cfg_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dpu_ctrl_out_2_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dpu_ctrl_out_3_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dpu_acc_clear_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dpu_sat_ctrl_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| dpu_process_inout_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine sequencer line 627 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    s_bus_out_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sequencer line 644 in file
		'../../rtl/mtrf/sequencer.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   reg_use_compr_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   reg_port_type_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  reg_start_addrs_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  reg_no_of_addrs_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_initial_delay_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    reg_step_val_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_step_val_sign_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  reg_middle_delay_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_no_of_rpts_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_rpt_step_value_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_rpt_delay_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      reg_mode_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   reg_outp_cntrl_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_fft_stage_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_end_fft_stage_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_start_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  reg_dimarch_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine sequencer line 696 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  immediate_out_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sequencer line 708 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   NOC_BUS_OUT_reg   | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sequencer line 723 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dpu_op_control_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sequencer line 737 in file
		'../../rtl/mtrf/sequencer.vhd'.
============================================================================
|    Register Name     | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================
| refi_instruction_reg | Latch |  58   |  Y  | N  | N  | N  | -  | -  | -  |
============================================================================

Inferred memory devices in process
	in routine sequencer line 1229 in file
		'../../rtl/mtrf/sequencer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pres_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  sequencer/398   |   64   |   27    |      6       |
|  sequencer/405   |   64   |    1    |      6       |
|  sequencer/901   |   16   |    6    |      4       |
|  sequencer/907   |   16   |    6    |      4       |
|  sequencer/913   |   16   |    6    |      4       |
|  sequencer/968   |   16   |    6    |      4       |
|  sequencer/974   |   16   |    6    |      4       |
|  sequencer/978   |   16   |    6    |      4       |
|  sequencer/982   |   16   |    6    |      4       |
|  sequencer/1027  |   16   |    7    |      4       |
|  sequencer/1086  |   16   |    6    |      4       |
|  sequencer/1089  |   16   |    6    |      4       |
|  sequencer/1092  |   16   |    6    |      4       |
|  sequencer/1105  |   16   |    7    |      4       |
|  sequencer/1110  |   16   |    7    |      4       |
|  sequencer/1130  |   16   |    7    |      4       |
|  sequencer/1135  |   16   |    4    |      4       |
|  sequencer/1154  |   16   |    7    |      4       |
|  sequencer/1171  |   16   |    6    |      4       |
|  sequencer/1183  |   16   |    7    |      4       |
|  sequencer/1191  |   16   |    7    |      4       |
|  sequencer/1204  |   16   |    6    |      4       |
======================================================
Presto compilation completed successfully. (sequencer)
Information: Building the design 'shadowReg'. (HDL-193)

Inferred memory devices in process
	in routine shadowReg line 136 in file
		'../../rtl/mtrf/shadowReg.vhd'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|     s_bus_out_sig_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dpu_cfg_sig_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dpu_ctrl_out_2_sig_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dpu_ctrl_out_3_sig_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| dpu_acc_clear_rst_sig_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dpu_acc_clear_sig_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dpu_sat_ctrl_sig_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| dpu_process_inout_sig_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    NOC_BUS_OUT_sig_reg    | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (shadowReg)
Information: Building the design 'DPU'. (HDL-193)

Statistics for case statements in always block at line 344 in file
	'../../rtl/mtrf/DPU/DPU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           371            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DPU line 273 in file
		'../../rtl/mtrf/DPU/DPU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nacu_op_config_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      IR_0_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      IR_1_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mode_reg_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   acc_reg_SM_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DPU line 773 in file
		'../../rtl/mtrf/DPU/DPU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DPU)
Information: Building the design 'register_file_top'. (HDL-193)
Presto compilation completed successfully. (register_file_top)
Information: Building the design 'RaccuAndLoop'. (HDL-193)
Presto compilation completed successfully. (RaccuAndLoop)
Information: Building the design 'twos_compl' instantiated from design 'DPU' with
	the parameters "b_width=16". (HDL-193)
Presto compilation completed successfully. (twos_compl_b_width16)
Information: Building the design 'NACU' instantiated from design 'DPU' with
	the parameters "mac_pipe=0,squash_pipe=0,div_n_squash=1". (HDL-193)

Statistics for case statements in always block at line 366 in file
	'../../rtl/mtrf/DPU/nacu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 560 in file
	'../../rtl/mtrf/DPU/nacu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           563            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine NACU_mac_pipe0_squash_pipe0_div_n_squash1 line 300 in file
		'../../rtl/mtrf/DPU/nacu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| seq_cond_status_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   opcode_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     acc_out_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NACU_mac_pipe0_squash_pipe0_div_n_squash1)
Information: Building the design 'NACU' instantiated from design 'DPU' with
	the parameters "mac_pipe=0,squash_pipe=0,div_n_squash=0". (HDL-193)

Statistics for case statements in always block at line 366 in file
	'../../rtl/mtrf/DPU/nacu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine NACU_mac_pipe0_squash_pipe0_div_n_squash0 line 300 in file
		'../../rtl/mtrf/DPU/nacu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| seq_cond_status_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   opcode_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     acc_out_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NACU_mac_pipe0_squash_pipe0_div_n_squash0)
Information: Building the design 'Sat_n_round'. (HDL-193)
Warning:  ../../rtl/mtrf/DPU/Sat_n_round.vhd:233: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 148 in file
	'../../rtl/mtrf/DPU/Sat_n_round.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           172            |    auto/auto     |
===============================================
Presto compilation completed successfully. (Sat_n_round)
Information: Building the design 'scaler'. (HDL-193)

Statistics for case statements in always block at line 153 in file
	'../../rtl/mtrf/DPU/scaler.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine scaler line 128 in file
		'../../rtl/mtrf/DPU/scaler.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   compile_reg_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    scaler/223    |   4    |    4    |      2       |
======================================================
Presto compilation completed successfully. (scaler)
Information: Building the design 'register_file'. (HDL-193)
Statistics for MUX_OPs
=======================================================
| block name/line   | Inputs | Outputs | # sel inputs |
=======================================================
| register_file/158 |   64   |   16    |      6       |
| register_file/160 |   64   |   16    |      6       |
| register_file/170 |   64   |   16    |      6       |
=======================================================
Presto compilation completed successfully. (register_file)
Information: Building the design 'shadowReg_AGU'. (HDL-193)

Inferred memory devices in process
	in routine shadowReg_AGU line 120 in file
		'../../rtl/mtrf/shadowReg_AGU.vhd'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|   instr_rpt_delay_sig_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     instr_start_sig_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| instr_initial_delay_sig_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  instr_start_addrs_sig_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_step_val_sig_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| instr_step_val_sign_sig_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_no_of_addrs_sig_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  instr_middle_delay_sig_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   instr_no_of_rpts_sig_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| instr_rpt_step_value_sig_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully. (shadowReg_AGU)
Information: Building the design 'AGU'. (HDL-193)

Statistics for case statements in always block at line 217 in file
	'../../rtl/mtrf/AGU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           238            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AGU line 80 in file
		'../../rtl/mtrf/AGU.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   rpt_delay_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    step_val_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| step_val_sign_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  no_of_addrs_reg_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  start_addrs_reg_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| initial_delay_reg_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  middle_delay_reg_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   no_of_rpts_reg_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| rpt_step_value_reg_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine AGU line 119 in file
		'../../rtl/mtrf/AGU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_counter_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU line 133 in file
		'../../rtl/mtrf/AGU.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| rpt_delay_counter_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine AGU line 147 in file
		'../../rtl/mtrf/AGU.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| middle_delay_counter_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine AGU line 161 in file
		'../../rtl/mtrf/AGU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rpt_no_counter_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU line 174 in file
		'../../rtl/mtrf/AGU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU line 188 in file
		'../../rtl/mtrf/AGU.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rpt_start_addrs_reg_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine AGU line 200 in file
		'../../rtl/mtrf/AGU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_temp_out_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU line 430 in file
		'../../rtl/mtrf/AGU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pres_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (AGU)
Information: Building the design 'AGU_RFblock'. (HDL-193)

Statistics for case statements in always block at line 263 in file
	'../../rtl/mtrf/AGU_RFblock.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           284            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AGU_RFblock line 138 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   rpt_delay_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    step_val_reg_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| step_val_sign_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  no_of_addrs_reg_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  start_addrs_reg_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| initial_delay_reg_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  middle_delay_reg_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   no_of_rpts_reg_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| rpt_step_value_reg_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 175 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_counter_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 187 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| rpt_delay_counter_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 199 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| middle_delay_counter_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 211 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rpt_no_counter_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 224 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 236 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| rpt_start_addrs_reg_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 246 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  addr_temp_out_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AGU_RFblock line 473 in file
		'../../rtl/mtrf/AGU_RFblock.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pres_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (AGU_RFblock)
Information: Building the design 'autoloop'. (HDL-193)

Inferred memory devices in process
	in routine autoloop line 267 in file
		'../../rtl/mtrf/autoloop.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   config_reg_reg    | Flip-flop |  100  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine autoloop line 570 in file
		'../../rtl/mtrf/autoloop.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| incrementor_reg_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   autoloop/245   |   16   |    6    |      4       |
|   autoloop/610   |   4    |    6    |      2       |
|   autoloop/614   |   4    |    1    |      2       |
|   autoloop/617   |   4    |    6    |      2       |
======================================================
Presto compilation completed successfully. (autoloop)
Information: Building the design 'RACCU'. (HDL-193)
Warning:  ../../rtl/mtrf/RACCU.vhd:170: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  ../../rtl/mtrf/RACCU.vhd:170: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Statistics for case statements in always block at line 170 in file
	'../../rtl/mtrf/RACCU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           192            |    auto/auto     |
===============================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    RACCU/279     |   16   |    7    |      4       |
======================================================
Presto compilation completed successfully. (RACCU)
Information: Building the design 'RaccuRF'. (HDL-193)

Inferred memory devices in process
	in routine RaccuRF line 114 in file
		'../../rtl/mtrf/RaccuRF.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| raccu_data_reg_reg  | Flip-flop |  112  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   RaccuRF/127    |   16   |    1    |      4       |
======================================================
Presto compilation completed successfully. (RaccuRF)
Information: Building the design 'Squash_Unit' instantiated from design 'NACU_mac_pipe0_squash_pipe0_div_n_squash1' with
	the parameters "Nb=16,frac_part=11". (HDL-193)
Presto compilation completed successfully. (Squash_Unit_Nb16_frac_part11)
Information: Building the design 'conf_mul_Beh' instantiated from design 'NACU_mac_pipe0_squash_pipe0_div_n_squash1' with
	the parameters "width=16,s_width=2". (HDL-193)
Presto compilation completed successfully. (conf_mul_Beh_WIDTH16_s_width2)
Information: Building the design 'adder_nbits' instantiated from design 'NACU_mac_pipe0_squash_pipe0_div_n_squash1' with
	the parameters "width=32,select_w=2". (HDL-193)
Presto compilation completed successfully. (adder_nbits_width32_select_w2)
Information: Building the design 'Saturation_Unit'. (HDL-193)

Statistics for case statements in always block at line 133 in file
	'../../rtl/mtrf/DPU/Saturation_Unit.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           153            |    auto/auto     |
===============================================
Presto compilation completed successfully. (Saturation_Unit)
Information: Building the design 'Maxmin_Unit' instantiated from design 'NACU_mac_pipe0_squash_pipe0_div_n_squash1' with
	the parameters "Nb=16". (HDL-193)
Presto compilation completed successfully. (Maxmin_Unit_Nb16)
Information: Building the design 'register_row'. (HDL-193)

Inferred memory devices in process
	in routine register_row line 44 in file
		'../../rtl/mtrf/register_row.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_out_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (register_row)
Information: Building the design 'priorityMux' instantiated from design 'autoloop' with
	the parameters "LEVELS=2,i=1,N_sel_in=4,N_in=4,N=4". (HDL-193)
Presto compilation completed successfully. (priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4)
Information: Building the design 'Q_format_n_to_one' instantiated from design 'Squash_Unit_Nb16_frac_part11' with
	the parameters "Nb=16,frac_part=11,out_fp=11". (HDL-193)
Presto compilation completed successfully. (Q_format_n_to_one_Nb16_frac_part11_out_fp11)
Information: Building the design 'offset_gen' instantiated from design 'Squash_Unit_Nb16_frac_part11' with
	the parameters "Nb=16,frac_part_lut=11". (HDL-193)

Statistics for case statements in always block at line 141 in file
	'../../rtl/mtrf/DPU/offset_gen.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           144            |    auto/auto     |
===============================================
Presto compilation completed successfully. (offset_gen_Nb16_frac_part_lut11)
Information: Building the design 'conf_mul_Beh' instantiated from design 'conf_mul_Beh_WIDTH16_s_width2' with
	the parameters "WIDTH=9,s_width=1". (HDL-193)
Warning:  ../../rtl/mtrf/DPU/conf_mul_Beh.vhd:0: the direction (to or downto) does not agree with the values first and last in the range.  (ELAB-935)
Warning:  ../../rtl/mtrf/DPU/conf_mul_Beh.vhd:162: the direction (to or downto) does not agree with the values first and last in the range.  (ELAB-935)
Presto compilation completed successfully. (conf_mul_Beh_WIDTH9_s_width1)
Information: Building the design 'conf_mul_Beh' instantiated from design 'conf_mul_Beh_WIDTH16_s_width2' with
	the parameters "WIDTH=8,s_width=1". (HDL-193)
Warning:  ../../rtl/mtrf/DPU/conf_mul_Beh.vhd:0: the direction (to or downto) does not agree with the values first and last in the range.  (ELAB-935)
Warning:  ../../rtl/mtrf/DPU/conf_mul_Beh.vhd:162: the direction (to or downto) does not agree with the values first and last in the range.  (ELAB-935)
Presto compilation completed successfully. (conf_mul_Beh_WIDTH8_s_width1)
Information: Building the design 'priorityMux' instantiated from design 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4' with
	the parameters "LEVELS=2,i=0,N_sel_in=4,N_in=2,N=4". (HDL-193)
Presto compilation completed successfully. (priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4)
Information: Building the design 'priorityComponent' instantiated from design 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4' with
	the parameters "No_Select=2". (HDL-193)
Presto compilation completed successfully. (priorityComponent_No_Select2)
Current design is 'silego'.

  Linking design 'silego'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (38 designs)              /home/jinyeg/IL2225_project/SiLagoNN/syn/exe/silego.db, etc
  GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C (library) /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db
  dw_foundation.sldb (library) /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/dw_foundation.sldb

Information: Uniquified 12 instances of design 'InputMux_BW16_M5'. (OPT-1056)
Information: Uniquified 5 instances of design 'twos_compl_b_width16'. (OPT-1056)
Information: Uniquified 2 instances of design 'Sat_n_round'. (OPT-1056)
Information: Uniquified 6 instances of design 'shadowReg_AGU'. (OPT-1056)
Information: Uniquified 4 instances of design 'AGU'. (OPT-1056)
Information: Uniquified 2 instances of design 'AGU_RFblock'. (OPT-1056)
Information: Uniquified 2 instances of design 'conf_mul_Beh_WIDTH16_s_width2'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_nbits_width32_select_w2'. (OPT-1056)
Information: Uniquified 2 instances of design 'Saturation_Unit'. (OPT-1056)
Information: Uniquified 2 instances of design 'Maxmin_Unit_Nb16'. (OPT-1056)
Information: Uniquified 64 instances of design 'register_row'. (OPT-1056)
Information: Uniquified 2 instances of design 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4'. (OPT-1056)
Information: Uniquified 2 instances of design 'conf_mul_Beh_WIDTH9_s_width1'. (OPT-1056)
Information: Uniquified 2 instances of design 'conf_mul_Beh_WIDTH8_s_width1'. (OPT-1056)
Information: Uniquified 2 instances of design 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4'. (OPT-1056)
Information: Uniquified 2 instances of design 'priorityComponent_No_Select2'. (OPT-1056)
CPU Load: 149%, Ram Free: 1614 GB, Swap Free: 7 GB, Work Disk Free: 5428 GB, Tmp Disk Free: 29 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 17228                                  |
| Number of User Hierarchies                              | 134                                    |
| Sequential Cell Count                                   | 4844                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2326                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 1                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 585 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AGU_RFblock_0'
Information: Added key list 'DesignWare' to design 'AGU_RFblock_0'. (DDB-72)
  Processing 'AGU_0'
Information: Added key list 'DesignWare' to design 'AGU_0'. (DDB-72)
  Processing 'shadowReg_AGU_0'
  Processing 'register_row_0'
  Processing 'register_file'
  Processing 'register_file_top'
  Processing 'scaler'
  Processing 'Sat_n_round_0'
  Processing 'Maxmin_Unit_Nb16_0'
Information: Added key list 'DesignWare' to design 'Maxmin_Unit_Nb16_0'. (DDB-72)
  Processing 'Saturation_Unit_0'
  Processing 'adder_nbits_width32_select_w2_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0'
  Processing 'divider_pipe_DW_div_5'
  Processing 'divider_pipe_DW_div_pipe_0'
  Processing 'divider_pipe'
  Processing 'offset_gen_Nb16_frac_part_lut11'
  Processing 'Q_format_n_to_one_Nb16_frac_part11_out_fp11'
  Processing 'Squash_Unit_Nb16_frac_part11'
  Processing 'twos_compl_b_width16_0'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1'
  Processing 'DPU'
Information: The register 'counter_reg[0]' will be removed. (OPT-1207)
Information: The register 'counter_reg[1]' will be removed. (OPT-1207)
Information: The register 'counter_reg[2]' will be removed. (OPT-1207)
Information: The register 'counter_reg[3]' will be removed. (OPT-1207)
Information: The register 'counter_reg[4]' will be removed. (OPT-1207)
Information: The register 'counter_reg[5]' will be removed. (OPT-1207)
Information: The register 'counter_reg[6]' will be removed. (OPT-1207)
Information: The register 'counter_reg[7]' will be removed. (OPT-1207)
Information: The register 'acc_reg_SM_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'acc_reg_SM_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'shadowReg'
  Processing 'RaccuRF'
  Processing 'RACCU'
  Processing 'priorityComponent_No_Select2_0'
  Processing 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0'
  Processing 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0'
  Processing 'autoloop'
Information: Added key list 'DesignWare' to design 'autoloop'. (DDB-72)
  Processing 'RaccuAndLoop'
  Processing 'sequencer'
Information: Added key list 'DesignWare' to design 'sequencer'. (DDB-72)
Information: The register 'refi_instruction_reg[COMPRESS]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[DIMARCH]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_STEP_EXT][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_STEP_EXT][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER_EXT]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY_EXT][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY_EXT][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY][4]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY][5]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_DELAY_SD]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_STEP][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_STEP][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_STEP][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_STEP][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER][4]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L2_ITER_SD]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_DELAY_SD]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP_SIGN]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP][4]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP][5]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_STEP_SD]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY_SD]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER_SD]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY][4]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_DELAY][5]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER][4]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[L1_ITER][5]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR][0]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR][1]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR][2]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR][3]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR][4]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR][5]' will be removed. (OPT-1207)
Information: The register 'refi_instruction_reg[INIT_ADDR_SD]' will be removed. (OPT-1207)
Information: The register 'NOC_BUS_OUT_reg[INSTRUCTION][58]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_mode_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_fft_stage_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_fft_stage_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_fft_stage_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_end_fft_stage_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_end_fft_stage_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_end_fft_stage_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dpu_ctrl_out_2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dpu_ctrl_out_2_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'dpu_ctrl_out_3_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'dpu_ctrl_out_3_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'config_loop_sh_reg[DEFAULT_STEP]' is a constant and will be removed. (OPT-1206)
  Processing 'MTRF_cell'
  Processing 'InputMux_BW16_M5_0'
  Processing 'switchbox_BW16_M5'
  Processing 'cell_config_swb'
  Processing 'silego'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'AGU_RFblock_0_DW01_dec_0'
  Processing 'AGU_RFblock_0_DW01_inc_0_DW01_inc_1'
  Processing 'AGU_RFblock_0_DW01_inc_1_DW01_inc_2'
  Processing 'AGU_RFblock_0_DW01_inc_2_DW01_inc_3'
  Processing 'AGU_RFblock_0_DW01_inc_3_DW01_inc_4'
  Processing 'AGU_RFblock_0_DW01_dec_1'
  Processing 'AGU_RFblock_0_DW01_inc_4_DW01_inc_5'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1'
  Processing 'AGU_0_DW01_dec_0_DW01_dec_2'
  Processing 'AGU_0_DW01_add_0_DW01_add_2'
  Processing 'AGU_0_DW01_add_1_DW01_add_3'
  Processing 'AGU_0_DW01_inc_0_DW01_inc_6'
  Processing 'AGU_0_DW01_inc_1_DW01_inc_7'
  Processing 'AGU_0_DW01_inc_2_DW01_inc_8'
  Processing 'AGU_0_DW01_inc_3_DW01_inc_9'
  Processing 'AGU_0_DW01_dec_1_DW01_dec_3'
  Processing 'AGU_0_DW01_inc_4_DW01_inc_10'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2'
  Processing 'AGU_1_DW01_dec_0_DW01_dec_4'
  Processing 'AGU_1_DW01_add_0_DW01_add_4'
  Processing 'AGU_1_DW01_add_1_DW01_add_5'
  Processing 'AGU_1_DW01_inc_0_DW01_inc_11'
  Processing 'AGU_1_DW01_inc_1_DW01_inc_12'
  Processing 'AGU_1_DW01_inc_2_DW01_inc_13'
  Processing 'AGU_1_DW01_inc_3_DW01_inc_14'
  Processing 'AGU_1_DW01_dec_1_DW01_dec_5'
  Processing 'AGU_1_DW01_inc_4_DW01_inc_15'
  Processing 'AGU_RFblock_1_DW01_dec_0_DW01_dec_6'
  Processing 'AGU_RFblock_1_DW01_inc_0_DW01_inc_16'
  Processing 'AGU_RFblock_1_DW01_inc_1_DW01_inc_17'
  Processing 'AGU_RFblock_1_DW01_inc_2_DW01_inc_18'
  Processing 'AGU_RFblock_1_DW01_inc_3_DW01_inc_19'
  Processing 'AGU_RFblock_1_DW01_dec_1_DW01_dec_7'
  Processing 'AGU_RFblock_1_DW01_inc_4_DW01_inc_20'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3'
  Processing 'AGU_2_DW01_dec_0_DW01_dec_8'
  Processing 'AGU_2_DW01_add_0_DW01_add_6'
  Processing 'AGU_2_DW01_add_1_DW01_add_7'
  Processing 'AGU_2_DW01_inc_0_DW01_inc_21'
  Processing 'AGU_2_DW01_inc_1_DW01_inc_22'
  Processing 'AGU_2_DW01_inc_2_DW01_inc_23'
  Processing 'AGU_2_DW01_inc_3_DW01_inc_24'
  Processing 'AGU_2_DW01_dec_1_DW01_dec_9'
  Processing 'AGU_2_DW01_inc_4_DW01_inc_25'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4'
  Processing 'AGU_3_DW01_dec_0_DW01_dec_10'
  Processing 'AGU_3_DW01_add_0_DW01_add_8'
  Processing 'AGU_3_DW01_add_1_DW01_add_9'
  Processing 'AGU_3_DW01_inc_0_DW01_inc_26'
  Processing 'AGU_3_DW01_inc_1_DW01_inc_27'
  Processing 'AGU_3_DW01_inc_2_DW01_inc_28'
  Processing 'AGU_3_DW01_inc_3_DW01_inc_29'
  Processing 'AGU_3_DW01_dec_1_DW01_dec_11'
  Processing 'AGU_3_DW01_inc_4_DW01_inc_30'
  Processing 'DPU_DW01_sub_0_DW01_sub_5'
  Processing 'DPU_DW01_sub_1_DW01_sub_6'
  Processing 'DPU_DW01_sub_2_DW01_sub_7'
  Processing 'DPU_DW01_sub_3_DW01_sub_8'
  Mapping 'Sat_n_round_0_DW_cmp_0'
  Mapping 'Sat_n_round_0_DW_cmp_1'
  Mapping 'Sat_n_round_0_DW_cmp_2'
  Mapping 'Sat_n_round_0_DW_cmp_3'
  Mapping 'Sat_n_round_0_DW_cmp_4'
  Mapping 'Sat_n_round_0_DW_cmp_5'
  Mapping 'Sat_n_round_0_DW_cmp_6'
  Mapping 'Sat_n_round_0_DW_cmp_7'
  Mapping 'Sat_n_round_0_DW_cmp_8'
  Mapping 'Sat_n_round_0_DW_cmp_9'
  Mapping 'Sat_n_round_0_DW_cmp_10'
  Mapping 'Sat_n_round_0_DW_cmp_11'
  Mapping 'Sat_n_round_0_DW_cmp_12'
  Mapping 'Sat_n_round_0_DW_cmp_13'
  Mapping 'Sat_n_round_0_DW_cmp_14'
  Mapping 'Sat_n_round_0_DW_cmp_15'
  Mapping 'Sat_n_round_1_DW_cmp_0'
  Mapping 'Sat_n_round_1_DW_cmp_1'
  Mapping 'Sat_n_round_1_DW_cmp_2'
  Mapping 'Sat_n_round_1_DW_cmp_3'
  Mapping 'Sat_n_round_1_DW_cmp_4'
  Mapping 'Sat_n_round_1_DW_cmp_5'
  Mapping 'Sat_n_round_1_DW_cmp_6'
  Mapping 'Sat_n_round_1_DW_cmp_7'
  Mapping 'Sat_n_round_1_DW_cmp_8'
  Mapping 'Sat_n_round_1_DW_cmp_9'
  Mapping 'Sat_n_round_1_DW_cmp_10'
  Mapping 'Sat_n_round_1_DW_cmp_11'
  Mapping 'Sat_n_round_1_DW_cmp_12'
  Mapping 'Sat_n_round_1_DW_cmp_13'
  Mapping 'Sat_n_round_1_DW_cmp_14'
  Mapping 'Sat_n_round_1_DW_cmp_15'
  Mapping 'DW_sra'
Information: Added key list 'DesignWare' to design 'NACU_mac_pipe0_squash_pipe0_div_n_squash0'. (DDB-72)
  Mapping 'DW_leftsh'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0'
  Mapping 'Saturation_Unit_0_DW_cmp_0'
  Mapping 'Saturation_Unit_0_DW_cmp_1'
  Mapping 'Saturation_Unit_0_DW_cmp_2'
  Mapping 'Saturation_Unit_0_DW_cmp_3'
  Mapping 'Saturation_Unit_0_DW_cmp_4'
  Mapping 'Saturation_Unit_0_DW_cmp_5'
  Mapping 'Saturation_Unit_0_DW_cmp_6'
  Mapping 'Saturation_Unit_0_DW_cmp_7'
  Mapping 'Saturation_Unit_0_DW_cmp_8'
  Mapping 'Saturation_Unit_0_DW_cmp_9'
  Mapping 'Saturation_Unit_0_DW_cmp_10'
  Mapping 'Saturation_Unit_0_DW_cmp_11'
  Mapping 'Saturation_Unit_0_DW_cmp_12'
  Mapping 'Saturation_Unit_0_DW_cmp_13'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_1_DW01_add_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_1_DW01_add_17'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_1_DW01_add_19'
  Mapping 'DW_sra'
Information: Added key list 'DesignWare' to design 'NACU_mac_pipe0_squash_pipe0_div_n_squash1'. (DDB-72)
  Mapping 'DW_leftsh'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1'
  Mapping 'Saturation_Unit_1_DW_cmp_0'
  Mapping 'Saturation_Unit_1_DW_cmp_1'
  Mapping 'Saturation_Unit_1_DW_cmp_2'
  Mapping 'Saturation_Unit_1_DW_cmp_3'
  Mapping 'Saturation_Unit_1_DW_cmp_4'
  Mapping 'Saturation_Unit_1_DW_cmp_5'
  Mapping 'Saturation_Unit_1_DW_cmp_6'
  Mapping 'Saturation_Unit_1_DW_cmp_7'
  Mapping 'Saturation_Unit_1_DW_cmp_8'
  Mapping 'Saturation_Unit_1_DW_cmp_9'
  Mapping 'Saturation_Unit_1_DW_cmp_10'
  Mapping 'Saturation_Unit_1_DW_cmp_11'
  Mapping 'Saturation_Unit_1_DW_cmp_12'
  Mapping 'Saturation_Unit_1_DW_cmp_13'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_1_DW01_add_25'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_1_DW01_add_27'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_1_DW01_add_29'
  Processing 'offset_gen_Nb16_frac_part_lut11_DW01_sub_0_DW01_sub_9'
  Processing 'twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32'
  Processing 'twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34'
  Processing 'twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35'
  Processing 'sequencer_DW01_add_0_DW01_add_30'
  Processing 'sequencer_DW01_inc_0_DW01_inc_36'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37'
  Processing 'sequencer_DW01_add_1_DW01_add_31'
  Mapping 'sequencer_DW_cmp_0'
  Processing 'sequencer_DW01_dec_0_DW01_dec_12'
  Processing 'sequencer_DW01_inc_2_DW01_inc_38'
  Mapping 'sequencer_DW_cmp_1'
  Mapping 'DW_sra'
Information: Added key list 'DesignWare' to design 'RACCU'. (DDB-72)
  Processing 'RACCU_DW01_sub_0_DW01_sub_10'
  Processing 'RACCU_DW01_add_0_DW01_add_32'
  Mapping 'DW_leftsh'
  Processing 'autoloop_DW01_inc_0_DW01_inc_39'
  Processing 'autoloop_DW01_inc_1_DW01_inc_40'
  Processing 'autoloop_DW01_add_0_DW01_add_33'
  Processing 'autoloop_DW01_inc_2_DW01_inc_41'
  Processing 'autoloop_DW01_add_1_DW01_add_34'
  Processing 'autoloop_DW01_inc_3_DW01_inc_42'
  Processing 'autoloop_DW01_add_2_DW01_add_35'
  Processing 'autoloop_DW01_inc_4_DW01_inc_43'
  Processing 'autoloop_DW01_add_3_DW01_add_36'
  Processing 'autoloop_DW01_inc_5_DW01_inc_44'
  Processing 'autoloop_DW01_dec_0_DW01_dec_13'
  Processing 'autoloop_DW01_dec_1_DW01_dec_14'
  Processing 'autoloop_DW01_dec_2_DW01_dec_15'
  Processing 'autoloop_DW01_dec_3_DW01_dec_16'
  Processing 'autoloop_DW01_inc_6_DW01_inc_45'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width18' (rpl)
  Processing 'DW01_add_width18'
  Building model 'DW01_add_width10' (rpl)
  Processing 'DW01_add_width10'
  Building model 'DW01_add_width11' (rpl)
  Processing 'DW01_add_width11'
  Mapping 'autoloop_DW_mult_uns_0'
  Mapping 'autoloop_DW_mult_uns_1'
  Mapping 'autoloop_DW_mult_uns_2'
  Mapping 'autoloop_DW_mult_uns_3'
  Mapping 'scaler_DW_mult_tc_0'
  Mapping 'scaler_DW_mult_tc_1'
  Mapping 'scaler_DW_mult_tc_2'
  Mapping 'scaler_DW_mult_tc_3'
  Mapping 'scaler_DW_mult_tc_4'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37'
  Mapping 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0'
  Mapping 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_40'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2'
  Mapping 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_41'
  Mapping 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0'
  Mapping 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2'
  Mapping 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:15   34785.9   7516.94  262266.9   17866.2                          
    0:01:15   34785.9   7516.94  262266.9   17866.2                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Sat_n_round_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Sat_n_round_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Saturation_Unit_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Saturation_Unit_1'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:42   40785.2   5226.14  188852.8   15291.9                          
    0:02:42   40785.2   5226.14  188852.8   15291.9                          
    0:02:44   41753.1   4937.36  181921.0   14284.3                          
  Retiming divider_pipe_DW_div_pipe_0 (MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222706 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222714 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222713 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222722 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222715 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222716 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222717 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222721 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222707 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222708 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222712 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222709 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222711 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222710 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222718 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222705 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222720 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222719 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222703 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222704 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222723 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222724 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222725 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222726 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222727 (SC8T_BUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222738 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222734 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222735 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222730 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222733 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222731 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222737 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222736 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222732 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222739 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222740 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222729 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222728 (SC8T_BUFX16_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222755 (SC8T_BUFX20_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222754 (SC8T_BUFX20_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222752 (SC8T_BUFX20_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222753 (SC8T_BUFX20_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222756 (SC8T_BUFX20_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222757 (SC8T_CKBUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222758 (SC8T_CKBUFX24_CSC28L)
	MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*222759 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 7086.54
  Critical path length = 7086.54
  Clock correction = 75.19 (clock-to-Q delay = 56.70, setup = 17.85, uncertainty = 0.65)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:52   44457.2   2626.36  131422.3    1608.8                          
    0:04:53   44452.0   2663.29  132440.5    1608.8                          
    0:04:53   44452.0   2663.29  132440.5    1608.8                          
    0:04:55   44451.8   2591.17  130421.1    1608.8                          
    0:04:55   44451.8   2591.17  130421.1    1608.8                          
    0:05:25   24587.3   2528.15  174659.4       0.0                          
    0:05:35   24393.4   2153.08  150855.1       0.3                          
    0:05:43   24148.8   2114.23  148321.4       0.1                          
    0:05:46   24239.9   1893.33  142446.1       0.1                          
    0:05:48   24198.3   1948.15  142487.2       0.1                          
    0:05:50   24241.8   1847.30  139848.0       0.3                          
    0:05:52   24252.4   1739.98  137671.3       0.3                          
    0:05:54   24247.1   1734.57  136455.2       0.3                          
    0:05:56   24244.1   1737.08  136649.8       0.3                          
    0:05:58   24250.5   1726.25  134330.4       0.3                          
    0:05:58   24250.5   1726.25  134330.4       0.3                          
    0:05:59   24250.5   1726.25  134330.4       0.3                          
    0:05:59   24250.5   1726.25  134330.4       0.3                          
    0:05:59   24250.5   1726.25  134330.4       0.3                          
    0:05:59   24250.5   1726.25  134330.4       0.3                          
    0:05:59   24250.5   1726.25  134330.4       0.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:59   24250.5   1726.25  134330.4       0.3                          
    0:06:11   24279.2   1484.62  127511.5       0.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:18   24292.3   1429.29  124136.0       0.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:21   24296.6   1423.95  124007.7       0.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:23   24296.3   1420.71  123930.0       0.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:25   24301.3   1411.90  123718.7       0.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:27   24302.0   1408.07  123626.6      42.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:30   24305.2   1402.61  123495.5      42.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:33   24306.1   1393.22  123270.3      42.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:38   24314.9   1328.41  111988.4      42.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:44   24319.8   1262.27  108184.3      42.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:47   24318.2   1255.40  108019.5      42.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:49   24316.8   1242.30  107705.1      42.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:53   24322.9   1230.75  105392.8      42.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:54   24322.7   1226.33  105286.7      42.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:06:58   24325.9   1211.19  104911.2      42.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:06   24328.9   1184.15  104274.8      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:07   24329.3   1180.14  104178.5      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:10   24341.4   1163.50  101000.5      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:13   24344.0   1156.29   98742.7      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:20   24348.4   1124.28   97972.9      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:25   24352.9   1114.14   97729.5      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:28   24355.1   1108.52   97594.6      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:30   24359.1   1104.97   97509.4      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:33   24356.8   1101.45   97424.9      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:37   24357.8   1095.98   97036.5      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:43   24377.9   1069.56   91977.0      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:44   24380.6   1066.72   91908.8      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:46   24380.8   1064.04   91844.6      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:48   24381.9   1054.62   91639.0      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:07:51   24385.7   1049.21   91199.9      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:07:54   24389.6   1045.91   90959.0      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:00   24415.3   1023.24   84886.4      42.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:08:03   24418.9   1018.95   84778.8      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:08   24420.5   1014.95   84631.5      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:08:09   24425.6   1011.90   84191.4      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:11   24430.7   1008.99   84121.5      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:13   24432.2   1004.85   84022.2      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:16   24442.5   1000.27   82521.9      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG359_S2/D
    0:08:16   24442.2   1000.26   82521.6      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:21   24453.9    989.34   81839.6      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:23   24458.5    985.51   81747.6      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:24   24458.3    983.89   81708.9      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:27   24461.3    980.08   81520.7      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:28   24464.7    977.12   81449.5      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:30   24467.2    973.45   81362.3      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:34   24468.0    967.29   81037.9      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG359_S2/D
    0:08:35   24469.5    964.34   80687.9      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:38   24472.8    960.11   80584.3      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:40   24480.6    957.80   80239.5      41.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:42   24482.0    956.07   80115.4      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:44   24482.5    955.12   80092.5      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:47   24481.9    953.54   80054.7      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:08:51   24484.6    949.73   79886.1      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG359_S2/D
    0:08:55   24493.3    947.89   78675.9      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG359_S2/D
    0:08:57   24494.4    939.23   77737.5      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:02   24501.3    934.79   77597.3      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:02   24502.7    933.68   77377.7      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:04   24502.2    932.51   77295.3      56.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:06   24500.3    930.97   77217.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:07   24501.5    929.34   77043.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:08   24503.2    926.32   76467.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:10   24504.3    922.80   76368.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:12   24510.4    917.77   76048.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:14   24517.4    915.01   75009.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:15   24517.8    913.84   74777.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:09:17   24520.4    912.25   74740.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:18   24522.6    911.29   74718.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:20   24522.4    907.93   74633.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:23   24523.6    903.39   74221.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:26   24525.5    898.59   73793.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:27   24527.4    896.14   73687.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:29   24527.6    895.30   73663.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:32   24527.7    894.74   73366.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:09:35   24531.3    893.08   73317.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:38   24536.7    889.23   72834.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:09:40   24542.0    885.86   72477.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:41   24545.5    885.16   71887.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:45   24549.8    882.30   71774.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:46   24552.0    881.05   70046.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:46   24552.8    880.17   70026.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:47   24552.8    875.47   69911.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:50   24555.0    872.28   69489.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:09:53   24554.9    868.29   69212.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:56   24558.1    866.60   69051.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:57   24562.8    865.02   68972.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:09:59   24569.2    864.28   68955.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:02   24572.2    863.28   68491.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG359_S2/D
    0:10:04   24571.4    861.16   68441.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:05   24571.4    860.88   68350.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:07   24570.4    860.49   68341.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:09   24573.4    857.54   68197.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:12   24575.7    856.64   68174.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:14   24575.0    856.11   68162.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:15   24575.8    855.60   68126.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:16   24577.1    854.87   67977.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:17   24576.1    854.33   67964.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:18   24576.1    853.65   67949.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:21   24576.7    853.24   67939.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:23   24580.5    849.61   67615.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:25   24581.1    849.33   67609.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:25   24581.6    849.32   67609.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:27   24583.7    848.35   67444.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:29   24584.1    847.57   67426.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:32   24582.7    845.97   67389.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:34   24583.3    844.99   67347.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:10:36   24587.7    842.93   67014.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:37   24596.3    841.38   65385.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:40   24599.6    836.94   64884.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:10:42   24620.7    828.63   62195.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:10:42   24621.1    817.82   61949.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:10:42   24623.6    807.68   61586.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:10:43   24627.4    786.49   60126.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG372_S2/D
    0:10:43   24632.5    782.08   59748.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:10:44   24636.3    773.21   58795.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:10:46   24673.3    770.75   56145.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG369_S2/D
    0:10:48   24674.1    767.24   55665.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:10:50   24676.5    762.64   55403.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:10:51   24676.9    760.83   55262.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:53   24685.5    758.08   55098.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:54   24688.8    755.90   54780.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:55   24690.3    754.17   54740.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:56   24701.7    751.51   53475.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:56   24703.1    750.69   53106.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:10:58   24701.7    743.62   52467.7      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:00   24704.5    727.05   51751.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:01   24706.3    722.79   51545.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:01   24709.9    720.46   51299.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:03   24709.3    720.08   51291.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:04   24709.5    719.60   51279.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:07   24719.6    713.91   50565.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:11:08   24723.5    709.57   49863.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:10   24725.8    708.35   49835.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:11   24726.8    707.63   49818.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:14   24729.3    705.37   48866.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:15   24754.3    697.01   46502.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:11:17   24754.7    667.34   45064.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:19   24757.5    664.41   44851.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:20   24757.6    664.10   44844.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:20   24761.6    663.52   44657.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:11:22   24762.7    663.09   44647.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:23   24762.6    662.75   44639.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:26   24763.4    662.08   44572.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:27   24763.8    661.95   44569.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:29   24765.4    660.98   44456.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:32   24763.8    660.46   44444.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:33   24760.7    659.19   44385.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:35   24768.2    652.18   43707.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:37   24782.8    637.79   42781.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:39   24782.8    637.05   42582.9      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:40   24784.1    635.99   42558.6      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:42   24784.6    634.43   42533.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:43   24791.7    633.84   41661.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:46   24797.3    625.97   41074.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:11:46   24805.4    622.35   40181.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:47   24805.7    619.87   40119.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:11:47   24806.2    612.01   39632.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:48   24804.3    598.94   37910.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:11:49   24803.6    596.72   37668.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:51   24805.1    594.74   37623.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:52   24810.2    581.05   36151.2      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:53   24815.0    579.91   36109.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:11:55   24821.0    575.77   35551.4      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:11:57   24828.1    570.37   34594.1      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:12:00   24832.2    567.58   34055.0      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:02   24834.6    564.87   33866.3      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:03   24863.5    559.37   31275.5      55.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:12:04   24864.1    556.45   31030.8      55.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:06   24867.4    550.33   30384.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG373_S2/D
    0:12:06   24867.7    549.45   30363.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG373_S2/D
    0:12:08   24868.5    548.55   30321.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:09   24868.9    548.45   30295.2      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG373_S2/D
    0:12:11   24869.3    547.55   30272.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:13   24869.1    547.09   30255.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:17   24872.5    545.60   30164.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:18   24872.7    545.57   30164.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:19   24872.9    544.34   30129.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:19   24872.6    544.19   30125.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:12:21   24872.5    544.09   30039.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:23   24875.5    540.50   29171.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:25   24877.1    539.99   29051.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:26   24877.2    535.65   28899.5      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:12:27   24877.7    534.45   28864.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:28   24875.1    533.35   28718.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG373_S2/D
    0:12:29   24879.7    528.61   28109.2      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:30   24881.1    525.82   27968.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:31   24882.1    523.76   27680.6      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:32   24885.0    510.38   26790.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:12:32   24881.8    503.76   26354.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:34   24885.1    500.59   26123.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:12:37   24888.6    496.83   25901.2      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG368_S2/D
    0:12:38   24889.4    496.26   25877.6      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:39   24888.2    495.81   25851.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:40   24887.8    495.16   25745.5      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:41   24889.1    495.09   25637.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:43   24887.9    493.69   25605.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:45   24886.6    492.67   25577.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:46   24886.7    492.28   25511.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:48   24892.4    490.03   25248.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:12:50   24893.9    488.96   25125.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:53   24896.0    487.59   25094.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:55   24895.4    485.79   25053.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:57   24894.9    484.03   25003.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:58   24898.1    483.37   24984.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:12:59   24897.4    483.12   24848.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:00   24899.7    482.83   24785.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG368_S2/D
    0:13:01   24901.0    482.53   24778.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:04   24903.2    481.84   24762.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:05   24903.4    481.62   24757.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:07   24902.9    480.78   24718.2      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG369_S2/D
    0:13:08   24903.8    480.02   24700.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:08   24903.7    479.97   24699.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:10   24903.2    479.80   24672.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:13   24905.2    478.73   23387.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG369_S2/D
    0:13:14   24906.0    478.56   23383.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:14   24906.2    478.23   23376.2      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:17   24907.4    477.47   23358.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:18   24906.7    477.06   23349.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:21   24907.7    476.05   23325.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:21   24909.6    475.97   23321.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:23   24910.4    475.64   23281.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:24   24910.4    475.19   23271.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:25   24917.7    473.66   23208.6      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:26   24917.8    472.73   23187.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:27   24917.6    472.39   23179.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:28   24918.5    472.02   23170.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:29   24922.5    464.03   22751.2      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:30   24922.8    462.99   22727.4      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:32   24923.7    461.50   22693.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:34   24923.8    460.82   22658.6      59.1 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:13:34   24931.0    452.69   22206.5      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:35   24936.7    449.33   22054.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:37   24937.0    448.88   22043.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:38   24938.5    447.22   21930.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:13:39   24940.2    446.88   21898.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:39   24941.4    446.17   21881.8      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:41   24942.5    445.79   21757.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:42   24942.4    445.26   21745.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:13:42   24943.9    442.82   21577.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:13:44   24945.2    440.23   21440.3      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:44   24947.7    437.43   21381.1      59.1 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:13:45   24956.1    435.76   21289.7      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:46   24956.5    435.62   21285.9      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:47   24957.3    434.03   21174.0      59.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:48   24961.4    432.37   20983.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:13:50   24961.7    432.29   20982.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:52   24963.5    431.66   20812.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:53   24966.3    426.85   20562.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:13:55   24974.8    420.39   20176.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:13:56   24979.3    414.44   19752.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:57   24979.3    414.34   19751.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:13:58   24980.2    413.87   19704.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:14:00   24981.8    411.42   19569.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:00   24984.2    410.06   19507.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:01   24985.0    409.92   19457.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:03   24994.3    401.69   18835.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:03   24994.6    396.69   18587.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:04   24995.6    394.71   18498.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:05   24997.8    394.31   18434.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:05   24997.8    394.20   18385.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:08   24999.1    392.62   18347.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:09   24998.1    392.10   18324.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:09   25000.9    391.24   17939.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:10   25002.8    390.53   17765.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:12   25003.7    389.25   17750.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:13   25005.3    388.54   17743.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:16   25011.8    383.74   17506.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:17   25012.6    383.29   17464.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:18   25011.3    383.09   17461.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:19   25015.2    381.93   17391.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:21   25017.9    375.77   17210.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:22   25017.4    375.58   17193.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:25   25016.9    371.54   16975.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:26   25018.3    370.68   16714.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:28   25018.4    369.59   16668.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:29   25019.5    368.40   16566.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:31   25021.9    366.28   16506.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:32   25022.4    365.83   16497.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:32   25024.1    365.69   16389.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:36   25024.8    363.94   16325.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:37   25025.2    363.00   16316.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:39   25022.0    361.53   16227.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:39   25023.4    357.34   16007.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:40   25025.7    356.08   15978.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:41   25027.7    355.61   15959.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:41   25036.9    355.56   15483.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:42   25036.5    353.83   15105.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:44   25036.7    353.12   15088.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:45   25049.9    340.80   14640.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:46   25056.9    333.02   14159.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:46   25057.8    328.14   13729.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:48   25060.1    321.77   13548.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:49   25059.1    321.27   13507.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:50   25061.6    314.23   13270.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:51   25062.6    311.68   13202.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:14:53   25062.8    310.07   13140.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:53   25063.0    310.06   13140.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:54   25062.8    308.93   13129.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:55   25063.1    308.41   13115.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:14:57   25062.8    308.35   13111.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG370_S2/D
    0:14:58   25062.8    308.29   13107.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:14:59   25062.2    307.94   13036.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:01   25063.4    307.36   12952.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:03   25068.1    305.82   12924.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG370_S2/D
    0:15:04   25068.2    305.71   12921.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG370_S2/D
    0:15:05   25068.2    305.58   12918.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG370_S2/D
    0:15:06   25070.0    304.26   12814.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:08   25072.0    301.94   12698.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:09   25076.3    298.05   12453.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:09   25080.2    297.21   12411.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:10   25081.5    296.44   12342.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:12   25081.6    296.11   12339.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:14   25081.6    294.41   12285.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG374_S2/D
    0:15:14   25083.3    294.22   12284.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:17   25085.5    292.96   12257.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:15:19   25089.7    291.65   12165.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:21   25090.8    290.76   12106.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:21   25094.9    290.65   12096.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:22   25095.1    290.31   12093.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:15:23   25100.3    290.03   12006.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:24   25102.1    289.69   12003.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:25   25106.2    288.04   11855.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:25   25106.2    287.30   11844.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:26   25105.8    286.89   11837.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:27   25105.2    286.16   11824.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:29   25105.1    285.52   11788.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:31   25103.4    284.94   11777.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:32   25102.0    284.52   11647.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:32   25101.2    284.18   11645.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:34   25101.4    284.03   11643.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:15:34   25101.3    284.00   11639.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:36   25104.6    283.60   11594.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:37   25107.8    282.12   11436.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:38   25110.4    281.02   11399.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG369_S2/D
    0:15:38   25111.0    280.15   11240.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG374_S2/D
    0:15:39   25118.3    270.28   10723.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:40   25118.9    268.32   10688.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:42   25126.7    264.49   10458.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:43   25126.3    261.36   10401.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:44   25126.9    260.38   10368.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG374_S2/D
    0:15:45   25126.9    259.73   10359.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:46   25129.6    257.45   10276.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG374_S2/D
    0:15:46   25130.1    257.05   10242.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:47   25130.5    255.58   10017.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:48   25134.3    254.13    9935.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:49   25135.3    253.67    9923.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:51   25135.5    252.46    9907.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:52   25135.9    250.93    9876.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:52   25138.0    249.83    9856.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:15:53   25138.4    249.36    9849.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:55   25143.8    247.78    9752.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG374_S2/D
    0:15:56   25144.4    246.36    9721.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:57   25146.2    245.97    9674.6      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:15:58   25145.8    245.33    9659.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:15:59   25147.5    244.94    9503.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:16:01   25147.6    243.53    9410.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:16:02   25148.6    243.24    9406.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:03   25149.1    241.66    9145.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:04   25149.0    241.14    9142.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:05   25149.4    240.61    9138.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:07   25149.5    240.52    9137.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:08   25153.2    240.18    9135.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:11   25155.2    238.78    9125.7      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:12   25154.8    237.93    9119.8      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:13   25156.5    237.06    9108.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:16   25159.2    236.01    9092.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:17   25160.0    235.51    9089.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:18   25162.3    235.27    9087.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:16:19   25161.9    234.68    9068.5      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:20   25160.7    233.89    9062.9      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:22   25162.2    233.17    9057.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:24   25162.4    232.37    8873.2      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:16:26   25164.7    229.54    8792.0      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:16:27   25166.9    226.76    8662.4      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:16:28   25171.7    221.39    8340.1      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:16:30   25179.3    216.75    8138.3      64.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:16:32   25195.7    213.56    7081.8      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:16:34   25196.1    211.90    7070.2      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:34   25195.8    211.76    7069.2      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:36   25198.6    210.50    7219.6      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:37   25199.9    210.26    7210.9      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:16:38   25199.7    209.12    7188.9      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:40   25200.1    208.77    7154.1      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:42   25202.8    208.12    7145.1      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:16:44   25207.2    207.42    7119.1      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:16:46   25209.5    205.90    7110.0      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:47   25211.9    205.25    7074.5      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:16:48   25211.9    202.97    7060.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:50   25214.1    202.29    7052.1      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:51   25220.0    201.54    7039.8      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:16:53   25232.6    194.44    6926.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:55   25232.8    194.41    6926.2      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:58   25232.6    194.31    6925.6      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:58   25232.8    192.29    6895.5      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:16:59   25233.7    191.78    6888.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:00   25234.2    190.77    6868.3      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:00   25237.6    187.86    6784.0      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:01   25245.3    181.56    6495.1      64.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:02   25247.4    179.14    6458.4      64.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:03   25248.1    176.61    6190.5      64.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:03   25249.0    174.85    6168.0      64.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:04   25248.9    174.29    6154.8      64.5 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:05   25249.5    173.58    6148.8      64.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:05   25249.5    173.42    6125.3      64.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:06   25248.3    172.64    6095.3      64.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:07   25248.3    170.44    6079.8      64.1 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:08   25247.4    168.31    6009.7      63.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:09   25248.3    166.90    5955.6      63.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:09   25252.1    164.89    5857.5      63.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:10   25251.5    161.05    5653.6      63.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:10   25250.5    160.92    5652.9      63.2 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:11   25253.9    159.74    5638.2      63.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:12   25253.9    159.18    5633.4      63.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:13   25257.8    156.41    5423.5      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:14   25257.5    155.89    5420.9      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:15   25258.6    154.29    5409.0      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:16   25261.9    152.28    5272.1      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:17   25263.4    149.83    5212.3      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:18   25263.0    148.59    5038.7      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:19   25263.1    147.57    5020.2      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:20   25262.7    147.11    5010.1      63.6 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:20   25264.8    146.32    4971.9      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:21   25265.6    145.61    4966.7      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:22   25267.6    144.69    4952.3      63.6 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:23   25268.3    142.95    4935.6      63.6 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:24   25269.4    142.41    4923.1      63.6 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:24   25273.4    140.41    4816.8      63.6 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:25   25274.0    139.33    4747.8      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:26   25273.4    136.69    4635.7      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:26   25274.0    135.52    4621.6      63.5 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:27   25281.9    129.52    4303.1      63.5 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:27   25284.1    126.38    4178.9      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:28   25285.5    125.71    4170.8      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:29   25293.2    122.12    4038.2      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:29   25293.6    116.72    3850.4      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:30   25295.1    114.93    3770.3      63.5 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:30   25296.5    114.37    3768.3      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:30   25295.7    114.10    3756.5      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:31   25296.2    113.73    3751.4      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:32   25296.1    113.33    3739.3      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:33   25297.5    110.65    3569.9      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:34   25299.0    108.09    3547.1      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG369_S2/D
    0:17:35   25300.0    106.46    3377.8      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:17:37   25299.9    106.01    3375.0      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:38   25300.3    105.49    3372.1      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:39   25303.4    104.99    3358.4      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:39   25307.2    103.61    3337.4      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:40   25309.4    102.27    3280.3      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:41   25310.6    100.89    3274.7      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:42   25310.9    100.70    3230.0      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:43   25311.2    100.51    3227.8      64.7 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:43   25310.0     99.83    3219.6      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:44   25310.9     99.43    3199.4      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:44   25311.6     98.43    3173.9      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:17:45   25312.1     95.46    3078.4      64.8 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:46   25313.9     94.16    2987.8      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:47   25315.0     91.46    2934.3      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:47   25315.1     91.09    2804.7      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:48   25318.2     87.90    2748.8      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:48   25314.8     86.80    2726.2      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:49   25312.4     86.51    2725.0      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:50   25313.2     85.54    2697.1      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:51   25312.8     84.30    2664.4      64.8 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:51   25312.8     83.65    2635.8      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:52   25317.5     82.93    2554.2      64.4 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:17:52   25317.9     80.66    2461.6      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:52   25318.4     78.07    2425.9      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:17:53   25318.8     77.45    2402.4      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:53   25321.2     76.50    2186.2      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:54   25321.2     76.17    2185.2      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:55   25321.8     75.50    2180.1      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:56   25322.4     75.24    2179.3      64.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:17:57   25322.6     74.59    2174.5      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:59   25323.2     73.81    2162.8      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:17:59   25329.8     70.73    2129.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:00   25332.2     67.48    2021.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:00   25332.6     65.84    1988.1      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:18:00   25336.0     64.06    1903.2      64.3 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:01   25337.0     62.43    1833.5      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:01   25337.1     60.84    1821.5      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:01   25337.8     59.76    1766.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:18:02   25345.6     57.70    1701.4      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:02   25348.1     55.30    1615.9      64.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:02   25353.8     54.42    1563.6      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:03   25355.5     51.98    1488.7      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:04   25356.3     51.77    1485.4      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:04   25356.8     50.81    1467.5      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:05   25365.7     49.34    1320.7      63.4 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:05   25365.2     48.42    1315.6      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:06   25365.5     44.49    1240.5      63.4 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:07   25372.7     43.61    1203.7      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:07   25372.8     42.34    1166.6      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:18:08   25372.9     40.12    1081.6      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:18:08   25379.3     38.53    1025.1      63.4 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:08   25380.3     37.01     997.5      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:09   25380.7     36.30     970.2      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:10   25381.5     35.54     939.3      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:10   25379.2     35.32     938.8      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:10   25378.8     34.64     853.3      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:12   25380.0     34.27     851.7      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:13   25379.5     33.22     845.2      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:14   25380.1     33.14     845.0      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:15   25380.7     32.66     787.4      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:16   25384.3     31.99     772.3      63.4 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:16   25384.9     30.59     757.6      63.4 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:18:17   25386.3     27.93     602.7      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:18   25388.8     26.20     582.2      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:18   25389.2     24.66     566.6      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:18   25389.2     23.20     498.6      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:19   25390.8     22.20     493.9      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:20   25391.5     21.40     413.0      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:21   25391.2     20.43     409.3      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:21   25392.0     20.20     395.2      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:22   25392.4     19.88     393.1      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:23   25393.4     19.45     391.8      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:24   25393.8     18.86     239.8      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:24   25398.2     18.48     236.6      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:25   25398.4     17.95     235.5      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:26   25399.2     17.40     234.4      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:26   25402.6     15.16     224.5      63.9 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:27   25402.5     14.05     221.6      63.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:28   25404.6     13.70     214.8      65.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:28   25409.4     11.26     144.8      65.3 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:29   25407.9     10.07     142.2      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:30   25410.1      8.50     108.5      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:31   25409.5      6.65      33.8      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:32   25409.3      5.50      32.5      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:33   25409.1      4.82      29.8      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:33   25410.5      4.53      22.0      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:18:34   25413.8      0.53       0.5      64.9 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:18:34   25414.0      0.00       0.0      64.9                          
    0:18:35   25407.2      0.00       0.0      64.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:18:35   25407.2      0.00       0.0      64.9                          
    0:18:35   25404.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:18:35   25404.2      0.00       0.0       0.0                          
    0:18:36   25404.2      0.00       0.0       0.0                          
    0:18:44   25175.6    120.75    3187.1       0.0                          
    0:18:46   25130.7    116.02    3089.1       0.0                          
    0:18:47   25113.0    116.02    3089.2       0.0                          
    0:18:48   25102.1    116.02    3089.9       0.0                          
    0:18:49   25096.5    116.02    3090.1       0.0                          
    0:18:49   25093.0    116.02    3090.1       0.0                          
    0:18:49   25093.0    116.02    3090.1       0.0                          
    0:18:50   25104.1     60.19    1645.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG375_S2/D
    0:18:53   25110.4     44.42     781.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:54   25117.7     33.56     731.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:55   25127.3     26.00     595.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:56   25131.3     19.96     385.2       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:18:57   25136.7     18.76     364.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:18:58   25136.9     14.25     149.2       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:00   25140.2     11.50     140.4       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:01   25140.2     10.28      74.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:19:02   25145.6      1.70       3.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:19:05   25145.9      0.00       0.0       0.0                          
    0:19:08   23945.4    621.68   21248.7       0.0                          
    0:19:10   23741.8    609.17   21760.2       0.0                          
    0:19:10   23672.3    605.56   21530.4       0.0                          
    0:19:11   23655.7    605.56   22375.6       0.0                          
    0:19:11   23653.8    609.27   22594.3       0.0                          
    0:19:11   23653.8    609.27   22594.3       0.0                          
    0:19:11   23653.8    609.27   22594.3       0.0                          
    0:19:12   23653.8    609.27   22594.3       0.0                          
    0:19:16   23669.9    510.72   17788.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:19   23680.0    474.40   16095.5       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:22   23687.4    442.45   14609.2       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:25   23688.8    419.69   13721.4       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:19:29   23698.2    400.36   12833.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:31   23703.9    389.93   12186.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:19:33   23708.7    372.78   11719.2       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:19:36   23713.5    362.26   11326.0       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:43   23802.2    190.36    6262.6       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:19:45   23805.0    182.16    6116.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:19:51   23819.8    152.78    5161.7       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:19:52   23822.4    150.87    5109.4       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG373_S2/D
    0:19:56   23828.8    145.56    4386.4       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:19:59   23835.4    140.15    4191.6       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:02   23840.9    132.74    4073.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:07   23851.4    120.41    3361.6       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:11   23858.8    112.44    3329.7       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:13   23860.2    111.16    3318.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:16   23863.4    108.26    3292.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:20:19   23867.6    105.73    3254.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:20:20   23868.3    103.75    3227.5       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:23   23873.8    101.50    3150.7       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:20:26   23882.8     98.57    2903.2       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:26   23882.9     98.17    2901.6       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:30   23890.3     91.66    2567.4       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:31   23891.0     90.31    2554.5       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:34   23895.0     87.64    2533.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:20:37   23895.8     83.78    2426.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:20:40   23904.5     77.74    2212.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:42   23908.0     75.50    2154.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:43   23912.3     74.15    2108.0       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:20:47   23917.9     70.29    1994.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:20:48   23918.2     70.10    1921.2       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG379_S2/D
    0:20:51   23921.9     67.28    1890.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:53   23923.8     65.48    1838.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:20:55   23932.6     61.19    1674.0       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:20:57   23933.0     60.21    1634.6       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:20:57   23932.8     57.75    1613.5       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:20:59   23936.9     51.77    1435.7       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:20:59   23937.8     51.19    1391.6       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG311_S3/D
    0:21:00   23937.8     50.46    1365.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:21:01   23938.6     47.41    1270.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:21:06   23942.0     45.32    1180.4       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG373_S2/D
    0:21:08   23944.0     43.73    1169.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:21:08   23948.0     41.76    1068.1       0.0 MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    0:21:09   23948.6     41.56     995.9       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG364_S2/D
    0:21:11   23951.8     37.84     883.3       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:21:12   23951.9     36.94     880.5       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:21:14   23953.2     36.09     855.7       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:21:16   23954.1     35.61     854.8       0.0 MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG419_S1/D
    0:21:20   24237.8      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'silego' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'MTRF_cell/reg_top/RegisterFile/register_array_1/clk': 4798 load(s), 1 driver(s)
CPU Load: 140%, Ram Free: 1581 GB, Swap Free: 7 GB, Work Disk Free: 5424 GB, Tmp Disk Free: 29 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------

--- Compile TOP drra_wrapper (pass 1) ---
Running PRESTO HDLC
Compiling Entity Declaration DRRA_WRAPPER
Compiling Architecture RTL of DRRA_WRAPPER
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully. (drra_wrapper)
Elaborated 1 design.
Current design is now 'drra_wrapper'.
Information: Building the design 'Silago_top_left_corner'. (HDL-193)
Warning:  ../../rtl/mtrf/Silago_top_left_corner.vhd:371: Floating pin 'prevRow[1] of cell u_addres_assign' connected to ground. (ELAB-294)
Warning:  ../../rtl/mtrf/Silago_top_left_corner.vhd:371: Floating pin 'prevRow[0] of cell u_addres_assign' connected to ground. (ELAB-294)
Warning:  ../../rtl/mtrf/Silago_top_left_corner.vhd:371: Floating pin 'prevCol[2] of cell u_addres_assign' connected to ground. (ELAB-294)
Warning:  ../../rtl/mtrf/Silago_top_left_corner.vhd:371: Floating pin 'prevCol[1] of cell u_addres_assign' connected to ground. (ELAB-294)
Warning:  ../../rtl/mtrf/Silago_top_left_corner.vhd:371: Floating pin 'prevCol[0] of cell u_addres_assign' connected to ground. (ELAB-294)

Inferred memory devices in process
	in routine Silago_top_left_corner line 307 in file
		'../../rtl/mtrf/Silago_top_left_corner.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| seq_address_cb_out_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_ld_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   instr_inp_out_reg    | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
| seq_address_rb_out_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine Silago_top_left_corner line 354 in file
		'../../rtl/mtrf/Silago_top_left_corner.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| dimarch_data_in_out_reg | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| Silago_top_left_corner/397 |   8    |    1    |      3       |
================================================================
Presto compilation completed successfully. (Silago_top_left_corner)
Information: Building the design 'Silago_bot_left_corner'. (HDL-193)

Inferred memory devices in process
	in routine Silago_bot_left_corner line 217 in file
		'../../rtl/mtrf/Silago_bot_left_corner.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| seq_address_cb_out_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_ld_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   instr_inp_out_reg    | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
| seq_address_rb_out_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| Silago_bot_left_corner/256 |   8    |    1    |      3       |
================================================================
Presto compilation completed successfully. (Silago_bot_left_corner)
Information: Building the design 'Silago_top'. (HDL-193)

Inferred memory devices in process
	in routine Silago_top line 275 in file
		'../../rtl/mtrf/Silago_top.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| seq_address_cb_out_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_ld_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   instr_inp_out_reg    | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
| seq_address_rb_out_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine Silago_top line 314 in file
		'../../rtl/mtrf/Silago_top.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| dimarch_data_in_out_reg | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  Silago_top/346  |   8    |    1    |      3       |
======================================================
Presto compilation completed successfully. (Silago_top)
Information: Building the design 'Silago_bot'. (HDL-193)

Inferred memory devices in process
	in routine Silago_bot line 282 in file
		'../../rtl/mtrf/Silago_bot.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| seq_address_cb_out_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_ld_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   instr_inp_out_reg    | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
| seq_address_rb_out_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  Silago_bot/331  |   8    |    1    |      3       |
======================================================
Presto compilation completed successfully. (Silago_bot)
Information: Building the design 'Silago_top_right_corner'. (HDL-193)

Inferred memory devices in process
	in routine Silago_top_right_corner line 311 in file
		'../../rtl/mtrf/Silago_top_right_corner.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| dimarch_data_in_out_reg | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Statistics for MUX_OPs
=================================================================
|      block name/line        | Inputs | Outputs | # sel inputs |
=================================================================
| Silago_top_right_corner/341 |   8    |    1    |      3       |
=================================================================
Presto compilation completed successfully. (Silago_top_right_corner)
Information: Building the design 'Silago_bot_right_corner'. (HDL-193)
Statistics for MUX_OPs
=================================================================
|      block name/line        | Inputs | Outputs | # sel inputs |
=================================================================
| Silago_bot_right_corner/294 |   8    |    1    |      3       |
=================================================================
Presto compilation completed successfully. (Silago_bot_right_corner)
Information: Building the design 'data_selector'. (HDL-193)
Presto compilation completed successfully. (data_selector)
Information: Building the design 'bus_selector'. (HDL-193)
Presto compilation completed successfully. (bus_selector)
Information: Building the design 'addr_assign_drra_top_l_corner'. (HDL-193)

Inferred memory devices in process
	in routine addr_assign_drra_top_l_corner line 76 in file
		'../../rtl/mtrf/addr_assign_drra_top_l_corner.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      lock_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       Row_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Col_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (addr_assign_drra_top_l_corner)
Information: Building the design 'addr_assign'. (HDL-193)

Inferred memory devices in process
	in routine addr_assign line 72 in file
		'../../rtl/mtrf/addr_assign.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      lock_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       Row_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Col_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (addr_assign)
Current design is 'drra_wrapper'.

  Linking design 'drra_wrapper'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (217 designs)             /home/jinyeg/IL2225_project/SiLagoNN/syn/exe/drra_wrapper.db, etc
  GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C (library) /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs_db/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P45V_M0P45V_25C_ccs.db
  dw_foundation.sldb (library) /opt/tools/synopsys/syn/V-2023.12-SP4/libraries/syn/dw_foundation.sldb

Information: Uniquified 16 instances of design 'silego'. (OPT-1056)
Information: Uniquified 16 instances of design 'MTRF_cell'. (OPT-1056)
Information: Uniquified 16 instances of design 'DPU'. (OPT-1056)
Information: Uniquified 16 instances of design 'NACU_mac_pipe0_squash_pipe0_div_n_squash1'. (OPT-1056)
Information: Uniquified 16 instances of design 'divider_pipe'. (OPT-1056)
Information: Uniquified 16 instances of design 'divider_pipe_DW_div_pipe_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'divider_pipe_DW_div_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'cell_config_swb'. (OPT-1056)
Information: Uniquified 16 instances of design 'switchbox_BW16_M5'. (OPT-1056)
Information: Uniquified 16 instances of design 'sequencer'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_file_top'. (OPT-1056)
Information: Uniquified 16 instances of design 'RaccuAndLoop'. (OPT-1056)
Information: Uniquified 16 instances of design 'NACU_mac_pipe0_squash_pipe0_div_n_squash0'. (OPT-1056)
Information: Uniquified 16 instances of design 'scaler'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_file'. (OPT-1056)
Information: Uniquified 16 instances of design 'autoloop'. (OPT-1056)
Information: Uniquified 16 instances of design 'RACCU'. (OPT-1056)
Information: Uniquified 16 instances of design 'RaccuRF'. (OPT-1056)
Information: Uniquified 16 instances of design 'Squash_Unit_Nb16_frac_part11'. (OPT-1056)
Information: Uniquified 16 instances of design 'Q_format_n_to_one_Nb16_frac_part11_out_fp11'. (OPT-1056)
Information: Uniquified 16 instances of design 'offset_gen_Nb16_frac_part_lut11'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_11'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'Sat_n_round_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg_AGU_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_RFblock_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'Saturation_Unit_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'Maxmin_Unit_Nb16_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_63'. (OPT-1056)
Information: Uniquified 16 instances of design 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'priorityComponent_No_Select2_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_6'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_7'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_8'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'InputMux_BW16_M5_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'Sat_n_round_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg_AGU_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg_AGU_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg_AGU_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg_AGU_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'shadowReg_AGU_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_RFblock_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'Saturation_Unit_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'Maxmin_Unit_Nb16_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_6'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_7'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_8'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_11'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_12'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_13'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_14'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_15'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_16'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_17'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_18'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_19'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_20'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_21'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_22'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_23'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_24'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_25'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_26'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_27'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_28'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_29'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_30'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_31'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_32'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_33'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_34'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_35'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_36'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_37'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_38'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_39'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_40'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_41'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_42'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_43'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_44'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_45'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_46'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_47'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_48'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_49'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_50'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_51'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_52'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_53'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_54'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_55'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_56'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_57'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_58'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_59'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_60'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_61'. (OPT-1056)
Information: Uniquified 16 instances of design 'register_row_62'. (OPT-1056)
Information: Uniquified 16 instances of design 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'priorityComponent_No_Select2_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_0_DW01_sub_0_DW01_sub_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_0_DW01_add_0_DW01_add_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_0_DW01_add_1_DW01_add_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_1_DW01_sub_0_DW01_sub_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_1_DW01_add_0_DW01_add_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_1_DW01_add_1_DW01_add_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_2_DW01_sub_0_DW01_sub_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_2_DW01_add_0_DW01_add_6'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_2_DW01_add_1_DW01_add_7'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_3_DW01_sub_0_DW01_sub_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_3_DW01_add_0_DW01_add_8'. (OPT-1056)
Information: Uniquified 16 instances of design 'AGU_3_DW01_add_1_DW01_add_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'Maxmin_Unit_Nb16_0_DW01_cmp6_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18'. (OPT-1056)
Information: Uniquified 16 instances of design 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34'. (OPT-1056)
Information: Uniquified 16 instances of design 'sequencer_DW01_inc_1_DW01_inc_37'. (OPT-1056)
Information: Uniquified 16 instances of design 'RACCU_DW01_sub_0_DW01_sub_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'RACCU_DW01_add_0_DW01_add_32'. (OPT-1056)
Information: Uniquified 16 instances of design 'autoloop_DW01_add_0_DW01_add_33'. (OPT-1056)
Information: Uniquified 16 instances of design 'autoloop_DW01_add_1_DW01_add_34'. (OPT-1056)
Information: Uniquified 16 instances of design 'autoloop_DW01_add_2_DW01_add_35'. (OPT-1056)
Information: Uniquified 16 instances of design 'autoloop_DW01_add_3_DW01_add_36'. (OPT-1056)
Information: Uniquified 16 instances of design 'scaler_DW_mult_tc_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'scaler_DW_mult_tc_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'scaler_DW_mult_tc_2'. (OPT-1056)
Information: Uniquified 16 instances of design 'scaler_DW_mult_tc_3'. (OPT-1056)
Information: Uniquified 16 instances of design 'scaler_DW_mult_tc_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_2_DW01_inc_1'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_1_DW01_add_48'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_0_DW01_inc_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15'. (OPT-1056)
Information: Uniquified 16 instances of design 'twos_compl_b_width16_4_DW01_inc_9'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_1_DW01_add_12'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32'. (OPT-1056)
Information: Uniquified 16 instances of design 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_1_DW01_add_38'. (OPT-1056)
Information: Uniquified 16 instances of design 'adder_nbits_width32_select_w2_1_DW01_add_43'. (OPT-1056)
Information: Uniquified 6 instances of design 'Silago_top'. (OPT-1056)
Information: Uniquified 6 instances of design 'Silago_bot'. (OPT-1056)
Information: Uniquified 8 instances of design 'data_selector'. (OPT-1056)
Information: Uniquified 8 instances of design 'bus_selector'. (OPT-1056)
Information: Uniquified 15 instances of design 'addr_assign'. (OPT-1056)
WARNING: design not found for dont_touch: divider_pipe
WARNING: design not found for dont_touch: silego
CPU Load: 140%, Ram Free: 1583 GB, Swap Free: 7 GB, Work Disk Free: 5422 GB, Tmp Disk Free: 30 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 698439                                 |
| Number of User Hierarchies                              | 3344                                   |
| Sequential Cell Count                                   | 79444                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 266                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 23025 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'AGU_RFblock_18'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_0'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_0'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_0'
  Processing 'AGU_20'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_0'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_0'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_0'
  Processing 'AGU_36'
  Processing 'AGU_RFblock_2'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_0'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_0'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_0'
  Processing 'AGU_52'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_0'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_0'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_0'
  Processing 'AGU_4'
  Processing 'shadowReg_AGU_22'
  Processing 'shadowReg_AGU_38'
  Processing 'shadowReg_AGU_54'
  Processing 'shadowReg_AGU_70'
  Processing 'shadowReg_AGU_86'
  Processing 'shadowReg_AGU_6'
  Processing 'register_row_80'
  Processing 'register_row_96'
  Processing 'register_file_0'
  Processing 'register_file_top_0'
  Processing 'scaler_DW_mult_tc_0_0'
  Processing 'scaler_DW_mult_tc_4_0'
  Processing 'scaler_DW_mult_tc_1_0'
  Processing 'scaler_DW_mult_tc_2_0'
  Processing 'scaler_DW_mult_tc_3_0'
  Processing 'scaler_0'
  Processing 'Sat_n_round_18'
  Processing 'Sat_n_round_2'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_0'
  Processing 'Maxmin_Unit_Nb16_18'
  Processing 'Saturation_Unit_18'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_0'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_0'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_0'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_0'
  Processing 'adder_nbits_width32_select_w2_18'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_18'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_18'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_18'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_0'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_0'
  Processing 'Maxmin_Unit_Nb16_2'
  Processing 'Saturation_Unit_2'
  Processing 'divider_pipe_DW_div_5_0'
  Processing 'divider_pipe_DW_div_pipe_0_0'
  Processing 'divider_pipe_0'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_0'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_0'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_0'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_0'
  Processing 'adder_nbits_width32_select_w2_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_0'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_0'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_0'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_2'
  Processing 'offset_gen_Nb16_frac_part_lut11_0'
  Processing 'Q_format_n_to_one_Nb16_frac_part11_out_fp11_0'
  Processing 'Squash_Unit_Nb16_frac_part11_0'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_0'
  Processing 'twos_compl_b_width16_21'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_0'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_0'
  Processing 'twos_compl_b_width16_37'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_0'
  Processing 'twos_compl_b_width16_53'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_0'
  Processing 'twos_compl_b_width16_69'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_0'
  Processing 'twos_compl_b_width16_5'
  Processing 'DPU_0'
  Processing 'shadowReg_0'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_0'
  Processing 'RaccuRF_0'
  Processing 'RACCU_DW01_add_0_DW01_add_32_0'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_0'
  Processing 'RACCU_0'
  Processing 'autoloop_DW01_add_3_DW01_add_36_0'
  Processing 'autoloop_DW01_add_2_DW01_add_35_0'
  Processing 'autoloop_DW01_add_1_DW01_add_34_0'
  Processing 'autoloop_DW01_add_0_DW01_add_33_0'
  Processing 'priorityComponent_No_Select2_18'
  Processing 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_18'
  Processing 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_18'
  Processing 'priorityComponent_No_Select2_2'
  Processing 'priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_2'
  Processing 'priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_2'
  Processing 'autoloop_0'
  Processing 'RaccuAndLoop_0'
  Processing 'sequencer_0'
  Processing 'MTRF_cell_0'
  Processing 'InputMux_BW16_M5_28'
  Processing 'InputMux_BW16_M5_124'
  Processing 'InputMux_BW16_M5_140'
  Processing 'InputMux_BW16_M5_156'
  Processing 'InputMux_BW16_M5_172'
  Processing 'InputMux_BW16_M5_188'
  Processing 'InputMux_BW16_M5_12'
  Processing 'switchbox_BW16_M5_0'
  Processing 'cell_config_swb_0'
  Processing 'silego_0'
  Processing 'addr_assign_0'
  Processing 'Silago_bot_right_corner'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_1'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_1'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_1'
  Processing 'AGU_21'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_1'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_1'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_1'
  Processing 'AGU_37'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_1'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_1'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_1'
  Processing 'AGU_53'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_1'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_1'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_1'
  Processing 'AGU_5'
  Processing 'register_file_top_1'
  Processing 'scaler_DW_mult_tc_0_1'
  Processing 'scaler_DW_mult_tc_4_1'
  Processing 'scaler_DW_mult_tc_1_1'
  Processing 'scaler_DW_mult_tc_2_1'
  Processing 'scaler_DW_mult_tc_3_1'
  Processing 'scaler_1'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_1'
  Processing 'Maxmin_Unit_Nb16_19'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_1'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_1'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_1'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_1'
  Processing 'adder_nbits_width32_select_w2_19'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_1'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_1'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_1'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_19'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_19'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_19'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_1'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_1'
  Processing 'Maxmin_Unit_Nb16_3'
  Processing 'divider_pipe_DW_div_5_1'
  Processing 'divider_pipe_DW_div_pipe_0_1'
  Processing 'divider_pipe_1'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_1'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_1'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_1'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_1'
  Processing 'adder_nbits_width32_select_w2_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_1'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_1'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_1'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_1'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_1'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_3'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_1'
  Processing 'twos_compl_b_width16_22'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_1'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_1'
  Processing 'twos_compl_b_width16_38'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_1'
  Processing 'twos_compl_b_width16_54'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_1'
  Processing 'twos_compl_b_width16_70'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_1'
  Processing 'twos_compl_b_width16_6'
  Processing 'DPU_1'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_1'
  Processing 'RACCU_DW01_add_0_DW01_add_32_1'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_1'
  Processing 'RACCU_1'
  Processing 'autoloop_DW01_add_3_DW01_add_36_1'
  Processing 'autoloop_DW01_add_2_DW01_add_35_1'
  Processing 'autoloop_DW01_add_1_DW01_add_34_1'
  Processing 'autoloop_DW01_add_0_DW01_add_33_1'
  Processing 'autoloop_1'
  Processing 'RaccuAndLoop_1'
  Processing 'sequencer_1'
  Processing 'MTRF_cell_1'
  Processing 'silego_1'
  Processing 'bus_selector_0'
  Processing 'data_selector_0'
  Processing 'Silago_top_right_corner'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_2'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_2'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_2'
  Processing 'AGU_22'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_2'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_2'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_2'
  Processing 'AGU_38'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_2'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_2'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_2'
  Processing 'AGU_54'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_2'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_2'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_2'
  Processing 'AGU_6'
  Processing 'register_file_2'
  Processing 'register_file_top_2'
  Processing 'scaler_DW_mult_tc_0_2'
  Processing 'scaler_DW_mult_tc_4_2'
  Processing 'scaler_DW_mult_tc_1_2'
  Processing 'scaler_DW_mult_tc_2_2'
  Processing 'scaler_DW_mult_tc_3_2'
  Processing 'scaler_2'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_2'
  Processing 'Maxmin_Unit_Nb16_20'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_2'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_2'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_2'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_2'
  Processing 'adder_nbits_width32_select_w2_20'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_20'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_20'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_20'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_2'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_2'
  Processing 'Maxmin_Unit_Nb16_4'
  Processing 'divider_pipe_DW_div_5_2'
  Processing 'divider_pipe_DW_div_pipe_0_2'
  Processing 'divider_pipe_2'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_2'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_2'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_2'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_2'
  Processing 'adder_nbits_width32_select_w2_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_2'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_2'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_2'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_4'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_2'
  Processing 'twos_compl_b_width16_23'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_2'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_2'
  Processing 'twos_compl_b_width16_39'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_2'
  Processing 'twos_compl_b_width16_55'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_2'
  Processing 'twos_compl_b_width16_71'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_2'
  Processing 'twos_compl_b_width16_7'
  Processing 'DPU_2'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_2'
  Processing 'RACCU_DW01_add_0_DW01_add_32_2'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_2'
  Processing 'RACCU_2'
  Processing 'autoloop_DW01_add_3_DW01_add_36_2'
  Processing 'autoloop_DW01_add_2_DW01_add_35_2'
  Processing 'autoloop_DW01_add_1_DW01_add_34_2'
  Processing 'autoloop_DW01_add_0_DW01_add_33_2'
  Processing 'autoloop_2'
  Processing 'RaccuAndLoop_2'
  Processing 'sequencer_2'
  Processing 'MTRF_cell_2'
  Processing 'switchbox_BW16_M5_2'
  Processing 'silego_2'
  Processing 'Silago_bot_0'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_3'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_3'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_3'
  Processing 'AGU_23'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_3'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_3'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_3'
  Processing 'AGU_39'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_3'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_3'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_3'
  Processing 'AGU_55'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_3'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_3'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_3'
  Processing 'AGU_7'
  Processing 'register_file_top_3'
  Processing 'scaler_DW_mult_tc_0_3'
  Processing 'scaler_DW_mult_tc_4_3'
  Processing 'scaler_DW_mult_tc_1_3'
  Processing 'scaler_DW_mult_tc_2_3'
  Processing 'scaler_DW_mult_tc_3_3'
  Processing 'scaler_3'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_3'
  Processing 'Maxmin_Unit_Nb16_21'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_3'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_3'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_3'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_3'
  Processing 'adder_nbits_width32_select_w2_21'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_21'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_21'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_21'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_3'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_3'
  Processing 'Maxmin_Unit_Nb16_5'
  Processing 'divider_pipe_DW_div_5_3'
  Processing 'divider_pipe_DW_div_pipe_0_3'
  Processing 'divider_pipe_3'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_3'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_3'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_3'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_3'
  Processing 'adder_nbits_width32_select_w2_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_3'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_3'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_3'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_5'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_3'
  Processing 'twos_compl_b_width16_24'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_3'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_3'
  Processing 'twos_compl_b_width16_40'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_3'
  Processing 'twos_compl_b_width16_56'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_3'
  Processing 'twos_compl_b_width16_72'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_3'
  Processing 'twos_compl_b_width16_8'
  Processing 'DPU_3'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_3'
  Processing 'RACCU_DW01_add_0_DW01_add_32_3'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_3'
  Processing 'RACCU_3'
  Processing 'autoloop_DW01_add_3_DW01_add_36_3'
  Processing 'autoloop_DW01_add_2_DW01_add_35_3'
  Processing 'autoloop_DW01_add_1_DW01_add_34_3'
  Processing 'autoloop_DW01_add_0_DW01_add_33_3'
  Processing 'autoloop_3'
  Processing 'RaccuAndLoop_3'
  Processing 'sequencer_3'
  Processing 'MTRF_cell_3'
  Processing 'silego_3'
  Processing 'Silago_top_0'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_4'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_4'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_4'
  Processing 'AGU_24'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_4'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_4'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_4'
  Processing 'AGU_40'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_4'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_4'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_4'
  Processing 'AGU_56'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_4'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_4'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_4'
  Processing 'AGU_8'
  Processing 'register_file_top_4'
  Processing 'scaler_DW_mult_tc_0_4'
  Processing 'scaler_DW_mult_tc_4_4'
  Processing 'scaler_DW_mult_tc_1_4'
  Processing 'scaler_DW_mult_tc_2_4'
  Processing 'scaler_DW_mult_tc_3_4'
  Processing 'scaler_4'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_4'
  Processing 'Maxmin_Unit_Nb16_22'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_4'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_4'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_4'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_4'
  Processing 'adder_nbits_width32_select_w2_22'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_22'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_22'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_22'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_4'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_4'
  Processing 'Maxmin_Unit_Nb16_6'
  Processing 'divider_pipe_DW_div_5_4'
  Processing 'divider_pipe_DW_div_pipe_0_4'
  Processing 'divider_pipe_4'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_4'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_4'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_4'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_4'
  Processing 'adder_nbits_width32_select_w2_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_4'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_4'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_4'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_6'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_4'
  Processing 'twos_compl_b_width16_25'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_4'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_4'
  Processing 'twos_compl_b_width16_41'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_4'
  Processing 'twos_compl_b_width16_57'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_4'
  Processing 'twos_compl_b_width16_73'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_4'
  Processing 'twos_compl_b_width16_9'
  Processing 'DPU_4'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_4'
  Processing 'RACCU_DW01_add_0_DW01_add_32_4'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_4'
  Processing 'RACCU_4'
  Processing 'autoloop_DW01_add_3_DW01_add_36_4'
  Processing 'autoloop_DW01_add_2_DW01_add_35_4'
  Processing 'autoloop_DW01_add_1_DW01_add_34_4'
  Processing 'autoloop_DW01_add_0_DW01_add_33_4'
  Processing 'autoloop_4'
  Processing 'RaccuAndLoop_4'
  Processing 'sequencer_4'
  Processing 'MTRF_cell_4'
  Processing 'silego_4'
  Processing 'Silago_bot_1'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_5'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_5'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_5'
  Processing 'AGU_25'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_5'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_5'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_5'
  Processing 'AGU_41'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_5'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_5'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_5'
  Processing 'AGU_57'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_5'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_5'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_5'
  Processing 'AGU_9'
  Processing 'register_file_top_5'
  Processing 'scaler_DW_mult_tc_0_5'
  Processing 'scaler_DW_mult_tc_4_5'
  Processing 'scaler_DW_mult_tc_1_5'
  Processing 'scaler_DW_mult_tc_2_5'
  Processing 'scaler_DW_mult_tc_3_5'
  Processing 'scaler_5'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_5'
  Processing 'Maxmin_Unit_Nb16_23'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_5'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_5'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_5'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_5'
  Processing 'adder_nbits_width32_select_w2_23'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_23'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_23'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_23'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_5'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_5'
  Processing 'Maxmin_Unit_Nb16_7'
  Processing 'divider_pipe_DW_div_5_5'
  Processing 'divider_pipe_DW_div_pipe_0_5'
  Processing 'divider_pipe_5'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_5'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_5'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_5'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_5'
  Processing 'adder_nbits_width32_select_w2_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_5'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_5'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_5'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_7'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_5'
  Processing 'twos_compl_b_width16_26'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_5'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_5'
  Processing 'twos_compl_b_width16_42'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_5'
  Processing 'twos_compl_b_width16_58'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_5'
  Processing 'twos_compl_b_width16_74'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_5'
  Processing 'twos_compl_b_width16_10'
  Processing 'DPU_5'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_5'
  Processing 'RACCU_DW01_add_0_DW01_add_32_5'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_5'
  Processing 'RACCU_5'
  Processing 'autoloop_DW01_add_3_DW01_add_36_5'
  Processing 'autoloop_DW01_add_2_DW01_add_35_5'
  Processing 'autoloop_DW01_add_1_DW01_add_34_5'
  Processing 'autoloop_DW01_add_0_DW01_add_33_5'
  Processing 'autoloop_5'
  Processing 'RaccuAndLoop_5'
  Processing 'sequencer_5'
  Processing 'MTRF_cell_5'
  Processing 'silego_5'
  Processing 'Silago_top_1'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_6'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_6'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_6'
  Processing 'AGU_26'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_6'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_6'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_6'
  Processing 'AGU_42'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_6'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_6'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_6'
  Processing 'AGU_58'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_6'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_6'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_6'
  Processing 'AGU_10'
  Processing 'register_file_top_6'
  Processing 'scaler_DW_mult_tc_0_6'
  Processing 'scaler_DW_mult_tc_4_6'
  Processing 'scaler_DW_mult_tc_1_6'
  Processing 'scaler_DW_mult_tc_2_6'
  Processing 'scaler_DW_mult_tc_3_6'
  Processing 'scaler_6'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_6'
  Processing 'Maxmin_Unit_Nb16_24'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_6'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_6'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_6'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_6'
  Processing 'adder_nbits_width32_select_w2_24'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_24'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_24'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_24'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_6'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_6'
  Processing 'Maxmin_Unit_Nb16_8'
  Processing 'divider_pipe_DW_div_5_6'
  Processing 'divider_pipe_DW_div_pipe_0_6'
  Processing 'divider_pipe_6'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_6'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_6'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_6'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_6'
  Processing 'adder_nbits_width32_select_w2_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_6'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_6'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_6'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_8'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_6'
  Processing 'twos_compl_b_width16_27'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_6'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_6'
  Processing 'twos_compl_b_width16_43'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_6'
  Processing 'twos_compl_b_width16_59'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_6'
  Processing 'twos_compl_b_width16_75'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_6'
  Processing 'twos_compl_b_width16_11'
  Processing 'DPU_6'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_6'
  Processing 'RACCU_DW01_add_0_DW01_add_32_6'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_6'
  Processing 'RACCU_6'
  Processing 'autoloop_DW01_add_3_DW01_add_36_6'
  Processing 'autoloop_DW01_add_2_DW01_add_35_6'
  Processing 'autoloop_DW01_add_1_DW01_add_34_6'
  Processing 'autoloop_DW01_add_0_DW01_add_33_6'
  Processing 'autoloop_6'
  Processing 'RaccuAndLoop_6'
  Processing 'sequencer_6'
  Processing 'MTRF_cell_6'
  Processing 'silego_6'
  Processing 'Silago_bot_2'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_7'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_7'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_7'
  Processing 'AGU_27'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_7'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_7'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_7'
  Processing 'AGU_43'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_7'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_7'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_7'
  Processing 'AGU_59'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_7'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_7'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_7'
  Processing 'AGU_11'
  Processing 'register_file_top_7'
  Processing 'scaler_DW_mult_tc_0_7'
  Processing 'scaler_DW_mult_tc_4_7'
  Processing 'scaler_DW_mult_tc_1_7'
  Processing 'scaler_DW_mult_tc_2_7'
  Processing 'scaler_DW_mult_tc_3_7'
  Processing 'scaler_7'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_7'
  Processing 'Maxmin_Unit_Nb16_25'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_7'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_7'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_7'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_7'
  Processing 'adder_nbits_width32_select_w2_25'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_25'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_25'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_25'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_7'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_7'
  Processing 'Maxmin_Unit_Nb16_9'
  Processing 'divider_pipe_DW_div_5_7'
  Processing 'divider_pipe_DW_div_pipe_0_7'
  Processing 'divider_pipe_7'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_7'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_7'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_7'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_7'
  Processing 'adder_nbits_width32_select_w2_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_7'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_7'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_7'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_9'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_7'
  Processing 'twos_compl_b_width16_28'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_7'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_7'
  Processing 'twos_compl_b_width16_44'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_7'
  Processing 'twos_compl_b_width16_60'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_7'
  Processing 'twos_compl_b_width16_76'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_7'
  Processing 'twos_compl_b_width16_12'
  Processing 'DPU_7'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_7'
  Processing 'RACCU_DW01_add_0_DW01_add_32_7'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_7'
  Processing 'RACCU_7'
  Processing 'autoloop_DW01_add_3_DW01_add_36_7'
  Processing 'autoloop_DW01_add_2_DW01_add_35_7'
  Processing 'autoloop_DW01_add_1_DW01_add_34_7'
  Processing 'autoloop_DW01_add_0_DW01_add_33_7'
  Processing 'autoloop_7'
  Processing 'RaccuAndLoop_7'
  Processing 'sequencer_7'
  Processing 'MTRF_cell_7'
  Processing 'silego_7'
  Processing 'Silago_top_2'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_8'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_8'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_8'
  Processing 'AGU_28'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_8'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_8'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_8'
  Processing 'AGU_44'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_8'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_8'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_8'
  Processing 'AGU_60'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_8'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_8'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_8'
  Processing 'AGU_12'
  Processing 'register_file_top_8'
  Processing 'scaler_DW_mult_tc_0_8'
  Processing 'scaler_DW_mult_tc_4_8'
  Processing 'scaler_DW_mult_tc_1_8'
  Processing 'scaler_DW_mult_tc_2_8'
  Processing 'scaler_DW_mult_tc_3_8'
  Processing 'scaler_8'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_8'
  Processing 'Maxmin_Unit_Nb16_26'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_8'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_8'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_8'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_8'
  Processing 'adder_nbits_width32_select_w2_26'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_26'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_26'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_26'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_8'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_8'
  Processing 'Maxmin_Unit_Nb16_10'
  Processing 'divider_pipe_DW_div_5_8'
  Processing 'divider_pipe_DW_div_pipe_0_8'
  Processing 'divider_pipe_8'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_8'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_8'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_8'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_8'
  Processing 'adder_nbits_width32_select_w2_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_8'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_8'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_8'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_10'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_8'
  Processing 'twos_compl_b_width16_29'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_8'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_8'
  Processing 'twos_compl_b_width16_45'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_8'
  Processing 'twos_compl_b_width16_61'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_8'
  Processing 'twos_compl_b_width16_77'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_8'
  Processing 'twos_compl_b_width16_13'
  Processing 'DPU_8'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_8'
  Processing 'RACCU_DW01_add_0_DW01_add_32_8'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_8'
  Processing 'RACCU_8'
  Processing 'autoloop_DW01_add_3_DW01_add_36_8'
  Processing 'autoloop_DW01_add_2_DW01_add_35_8'
  Processing 'autoloop_DW01_add_1_DW01_add_34_8'
  Processing 'autoloop_DW01_add_0_DW01_add_33_8'
  Processing 'autoloop_8'
  Processing 'RaccuAndLoop_8'
  Processing 'sequencer_8'
  Processing 'MTRF_cell_8'
  Processing 'silego_8'
  Processing 'Silago_bot_3'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_9'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_9'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_9'
  Processing 'AGU_29'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_9'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_9'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_9'
  Processing 'AGU_45'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_9'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_9'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_9'
  Processing 'AGU_61'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_9'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_9'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_9'
  Processing 'AGU_13'
  Processing 'register_file_top_9'
  Processing 'scaler_DW_mult_tc_0_9'
  Processing 'scaler_DW_mult_tc_4_9'
  Processing 'scaler_DW_mult_tc_1_9'
  Processing 'scaler_DW_mult_tc_2_9'
  Processing 'scaler_DW_mult_tc_3_9'
  Processing 'scaler_9'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_9'
  Processing 'Maxmin_Unit_Nb16_27'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_9'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_9'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_9'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_9'
  Processing 'adder_nbits_width32_select_w2_27'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_27'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_27'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_27'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_9'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_9'
  Processing 'Maxmin_Unit_Nb16_11'
  Processing 'divider_pipe_DW_div_5_9'
  Processing 'divider_pipe_DW_div_pipe_0_9'
  Processing 'divider_pipe_9'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_9'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_9'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_9'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_9'
  Processing 'adder_nbits_width32_select_w2_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_9'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_9'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_9'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_11'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_9'
  Processing 'twos_compl_b_width16_30'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_9'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_9'
  Processing 'twos_compl_b_width16_46'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_9'
  Processing 'twos_compl_b_width16_62'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_9'
  Processing 'twos_compl_b_width16_78'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_9'
  Processing 'twos_compl_b_width16_14'
  Processing 'DPU_9'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_9'
  Processing 'RACCU_DW01_add_0_DW01_add_32_9'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_9'
  Processing 'RACCU_9'
  Processing 'autoloop_DW01_add_3_DW01_add_36_9'
  Processing 'autoloop_DW01_add_2_DW01_add_35_9'
  Processing 'autoloop_DW01_add_1_DW01_add_34_9'
  Processing 'autoloop_DW01_add_0_DW01_add_33_9'
  Processing 'autoloop_9'
  Processing 'RaccuAndLoop_9'
  Processing 'sequencer_9'
  Processing 'MTRF_cell_9'
  Processing 'silego_9'
  Processing 'Silago_top_3'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_10'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_10'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_10'
  Processing 'AGU_30'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_10'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_10'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_10'
  Processing 'AGU_46'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_10'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_10'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_10'
  Processing 'AGU_62'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_10'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_10'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_10'
  Processing 'AGU_14'
  Processing 'register_file_top_10'
  Processing 'scaler_DW_mult_tc_0_10'
  Processing 'scaler_DW_mult_tc_4_10'
  Processing 'scaler_DW_mult_tc_1_10'
  Processing 'scaler_DW_mult_tc_2_10'
  Processing 'scaler_DW_mult_tc_3_10'
  Processing 'scaler_10'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_10'
  Processing 'Maxmin_Unit_Nb16_28'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_10'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_10'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_10'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_10'
  Processing 'adder_nbits_width32_select_w2_28'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_28'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_28'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_28'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_10'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_10'
  Processing 'Maxmin_Unit_Nb16_12'
  Processing 'divider_pipe_DW_div_5_10'
  Processing 'divider_pipe_DW_div_pipe_0_10'
  Processing 'divider_pipe_10'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_10'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_10'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_10'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_10'
  Processing 'adder_nbits_width32_select_w2_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_10'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_10'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_10'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_12'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_10'
  Processing 'twos_compl_b_width16_31'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_10'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_10'
  Processing 'twos_compl_b_width16_47'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_10'
  Processing 'twos_compl_b_width16_63'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_10'
  Processing 'twos_compl_b_width16_79'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_10'
  Processing 'twos_compl_b_width16_15'
  Processing 'DPU_10'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_10'
  Processing 'RACCU_DW01_add_0_DW01_add_32_10'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_10'
  Processing 'RACCU_10'
  Processing 'autoloop_DW01_add_3_DW01_add_36_10'
  Processing 'autoloop_DW01_add_2_DW01_add_35_10'
  Processing 'autoloop_DW01_add_1_DW01_add_34_10'
  Processing 'autoloop_DW01_add_0_DW01_add_33_10'
  Processing 'autoloop_10'
  Processing 'RaccuAndLoop_10'
  Processing 'sequencer_10'
  Processing 'MTRF_cell_10'
  Processing 'silego_10'
  Processing 'Silago_bot_4'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_11'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_11'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_11'
  Processing 'AGU_31'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_11'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_11'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_11'
  Processing 'AGU_47'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_11'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_11'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_11'
  Processing 'AGU_63'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_11'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_11'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_11'
  Processing 'AGU_15'
  Processing 'register_file_top_11'
  Processing 'scaler_DW_mult_tc_0_11'
  Processing 'scaler_DW_mult_tc_4_11'
  Processing 'scaler_DW_mult_tc_1_11'
  Processing 'scaler_DW_mult_tc_2_11'
  Processing 'scaler_DW_mult_tc_3_11'
  Processing 'scaler_11'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_11'
  Processing 'Maxmin_Unit_Nb16_29'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_11'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_11'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_11'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_11'
  Processing 'adder_nbits_width32_select_w2_29'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_29'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_29'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_29'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_11'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_11'
  Processing 'Maxmin_Unit_Nb16_13'
  Processing 'divider_pipe_DW_div_5_11'
  Processing 'divider_pipe_DW_div_pipe_0_11'
  Processing 'divider_pipe_11'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_11'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_11'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_11'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_11'
  Processing 'adder_nbits_width32_select_w2_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_11'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_11'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_11'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_13'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_11'
  Processing 'twos_compl_b_width16_32'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_11'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_11'
  Processing 'twos_compl_b_width16_48'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_11'
  Processing 'twos_compl_b_width16_64'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_11'
  Processing 'twos_compl_b_width16_80'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_11'
  Processing 'twos_compl_b_width16_16'
  Processing 'DPU_11'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_11'
  Processing 'RACCU_DW01_add_0_DW01_add_32_11'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_11'
  Processing 'RACCU_11'
  Processing 'autoloop_DW01_add_3_DW01_add_36_11'
  Processing 'autoloop_DW01_add_2_DW01_add_35_11'
  Processing 'autoloop_DW01_add_1_DW01_add_34_11'
  Processing 'autoloop_DW01_add_0_DW01_add_33_11'
  Processing 'autoloop_11'
  Processing 'RaccuAndLoop_11'
  Processing 'sequencer_11'
  Processing 'MTRF_cell_11'
  Processing 'silego_11'
  Processing 'Silago_top_4'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_12'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_12'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_12'
  Processing 'AGU_32'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_12'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_12'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_12'
  Processing 'AGU_48'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_12'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_12'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_12'
  Processing 'AGU_64'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_12'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_12'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_12'
  Processing 'AGU_16'
  Processing 'register_file_top_12'
  Processing 'scaler_DW_mult_tc_0_12'
  Processing 'scaler_DW_mult_tc_4_12'
  Processing 'scaler_DW_mult_tc_1_12'
  Processing 'scaler_DW_mult_tc_2_12'
  Processing 'scaler_DW_mult_tc_3_12'
  Processing 'scaler_12'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_12'
  Processing 'Maxmin_Unit_Nb16_30'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_12'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_12'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_12'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_12'
  Processing 'adder_nbits_width32_select_w2_30'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_30'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_30'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_30'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_12'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_12'
  Processing 'Maxmin_Unit_Nb16_14'
  Processing 'divider_pipe_DW_div_5_12'
  Processing 'divider_pipe_DW_div_pipe_0_12'
  Processing 'divider_pipe_12'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_12'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_12'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_12'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_12'
  Processing 'adder_nbits_width32_select_w2_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_12'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_12'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_12'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_14'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_12'
  Processing 'twos_compl_b_width16_33'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_12'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_12'
  Processing 'twos_compl_b_width16_49'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_12'
  Processing 'twos_compl_b_width16_65'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_12'
  Processing 'twos_compl_b_width16_81'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_12'
  Processing 'twos_compl_b_width16_17'
  Processing 'DPU_12'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_12'
  Processing 'RACCU_DW01_add_0_DW01_add_32_12'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_12'
  Processing 'RACCU_12'
  Processing 'autoloop_DW01_add_3_DW01_add_36_12'
  Processing 'autoloop_DW01_add_2_DW01_add_35_12'
  Processing 'autoloop_DW01_add_1_DW01_add_34_12'
  Processing 'autoloop_DW01_add_0_DW01_add_33_12'
  Processing 'autoloop_12'
  Processing 'RaccuAndLoop_12'
  Processing 'sequencer_12'
  Processing 'MTRF_cell_12'
  Processing 'silego_12'
  Processing 'Silago_bot_5'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_13'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_13'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_13'
  Processing 'AGU_33'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_13'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_13'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_13'
  Processing 'AGU_49'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_13'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_13'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_13'
  Processing 'AGU_65'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_13'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_13'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_13'
  Processing 'AGU_17'
  Processing 'register_file_top_13'
  Processing 'scaler_DW_mult_tc_0_13'
  Processing 'scaler_DW_mult_tc_4_13'
  Processing 'scaler_DW_mult_tc_1_13'
  Processing 'scaler_DW_mult_tc_2_13'
  Processing 'scaler_DW_mult_tc_3_13'
  Processing 'scaler_13'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_13'
  Processing 'Maxmin_Unit_Nb16_31'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_13'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_13'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_13'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_13'
  Processing 'adder_nbits_width32_select_w2_31'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_31'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_31'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_31'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_13'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_13'
  Processing 'Maxmin_Unit_Nb16_15'
  Processing 'divider_pipe_DW_div_5_13'
  Processing 'divider_pipe_DW_div_pipe_0_13'
  Processing 'divider_pipe_13'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_13'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_13'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_13'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_13'
  Processing 'adder_nbits_width32_select_w2_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_13'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_13'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_13'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_15'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_13'
  Processing 'twos_compl_b_width16_34'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_13'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_13'
  Processing 'twos_compl_b_width16_50'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_13'
  Processing 'twos_compl_b_width16_66'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_13'
  Processing 'twos_compl_b_width16_82'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_13'
  Processing 'twos_compl_b_width16_18'
  Processing 'DPU_13'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_13'
  Processing 'RACCU_DW01_add_0_DW01_add_32_13'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_13'
  Processing 'RACCU_13'
  Processing 'autoloop_DW01_add_3_DW01_add_36_13'
  Processing 'autoloop_DW01_add_2_DW01_add_35_13'
  Processing 'autoloop_DW01_add_1_DW01_add_34_13'
  Processing 'autoloop_DW01_add_0_DW01_add_33_13'
  Processing 'autoloop_13'
  Processing 'RaccuAndLoop_13'
  Processing 'sequencer_13'
  Processing 'MTRF_cell_13'
  Processing 'silego_13'
  Processing 'Silago_top_5'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_14'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_14'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_14'
  Processing 'AGU_34'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_14'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_14'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_14'
  Processing 'AGU_50'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_14'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_14'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_14'
  Processing 'AGU_66'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_14'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_14'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_14'
  Processing 'AGU_18'
  Processing 'register_file_top_14'
  Processing 'scaler_DW_mult_tc_0_14'
  Processing 'scaler_DW_mult_tc_4_14'
  Processing 'scaler_DW_mult_tc_1_14'
  Processing 'scaler_DW_mult_tc_2_14'
  Processing 'scaler_DW_mult_tc_3_14'
  Processing 'scaler_14'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_14'
  Processing 'Maxmin_Unit_Nb16_32'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_14'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_14'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_14'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_14'
  Processing 'adder_nbits_width32_select_w2_32'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_32'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_32'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_32'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_14'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_14'
  Processing 'Maxmin_Unit_Nb16_16'
  Processing 'divider_pipe_DW_div_5_14'
  Processing 'divider_pipe_DW_div_pipe_0_14'
  Processing 'divider_pipe_14'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_14'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_14'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_14'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_14'
  Processing 'adder_nbits_width32_select_w2_16'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_14'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_14'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_16'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_14'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_16'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_16'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_14'
  Processing 'twos_compl_b_width16_35'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_14'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_14'
  Processing 'twos_compl_b_width16_51'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_14'
  Processing 'twos_compl_b_width16_67'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_14'
  Processing 'twos_compl_b_width16_83'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_14'
  Processing 'twos_compl_b_width16_19'
  Processing 'DPU_14'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_14'
  Processing 'RACCU_DW01_add_0_DW01_add_32_14'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_14'
  Processing 'RACCU_14'
  Processing 'autoloop_DW01_add_3_DW01_add_36_14'
  Processing 'autoloop_DW01_add_2_DW01_add_35_14'
  Processing 'autoloop_DW01_add_1_DW01_add_34_14'
  Processing 'autoloop_DW01_add_0_DW01_add_33_14'
  Processing 'autoloop_14'
  Processing 'RaccuAndLoop_14'
  Processing 'sequencer_14'
  Processing 'MTRF_cell_14'
  Processing 'silego_14'
  Processing 'Silago_bot_left_corner'
  Processing 'AGU_0_DW01_add_1_DW01_add_3_15'
  Processing 'AGU_0_DW01_add_0_DW01_add_2_15'
  Processing 'AGU_0_DW01_sub_0_DW01_sub_1_15'
  Processing 'AGU_35'
  Processing 'AGU_1_DW01_add_1_DW01_add_5_15'
  Processing 'AGU_1_DW01_add_0_DW01_add_4_15'
  Processing 'AGU_1_DW01_sub_0_DW01_sub_2_15'
  Processing 'AGU_51'
  Processing 'AGU_2_DW01_add_1_DW01_add_7_15'
  Processing 'AGU_2_DW01_add_0_DW01_add_6_15'
  Processing 'AGU_2_DW01_sub_0_DW01_sub_3_15'
  Processing 'AGU_67'
  Processing 'AGU_3_DW01_add_1_DW01_add_9_15'
  Processing 'AGU_3_DW01_add_0_DW01_add_8_15'
  Processing 'AGU_3_DW01_sub_0_DW01_sub_4_15'
  Processing 'AGU_19'
  Processing 'register_file_15'
  Processing 'register_file_top_15'
  Processing 'scaler_DW_mult_tc_0_15'
  Processing 'scaler_DW_mult_tc_4_15'
  Processing 'scaler_DW_mult_tc_1_15'
  Processing 'scaler_DW_mult_tc_2_15'
  Processing 'scaler_DW_mult_tc_3_15'
  Processing 'scaler_15'
  Processing 'Maxmin_Unit_Nb16_0_DW01_cmp6_0_15'
  Processing 'Maxmin_Unit_Nb16_33'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_15'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_15'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_15'
  Processing 'adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_15'
  Processing 'adder_nbits_width32_select_w2_33'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_10_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_11_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_12_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_33'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_9_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_8_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_33'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_33'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash0_15'
  Processing 'Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_15'
  Processing 'Maxmin_Unit_Nb16_17'
  Processing 'divider_pipe_DW_div_5_15'
  Processing 'divider_pipe_DW_div_pipe_0_15'
  Processing 'divider_pipe_15'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_48_15'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_43_15'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_38_15'
  Processing 'adder_nbits_width32_select_w2_1_DW01_add_12_15'
  Processing 'adder_nbits_width32_select_w2_17'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_15_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_8_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_5_15'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_4_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_9_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_10_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_10_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_6_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_4_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_15'
  Processing 'conf_mul_Beh_WIDTH8_s_width1_17'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_22_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_34_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_32_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_33_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_31_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_18_15'
  Processing 'conf_mul_Beh_WIDTH9_s_width1_17'
  Processing 'conf_mul_Beh_WIDTH16_s_width2_17'
  Processing 'twos_compl_b_width16_0_DW01_inc_9_15'
  Processing 'twos_compl_b_width16_36'
  Processing 'NACU_mac_pipe0_squash_pipe0_div_n_squash1_15'
  Processing 'twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_15'
  Processing 'twos_compl_b_width16_52'
  Processing 'twos_compl_b_width16_2_DW01_inc_1_15'
  Processing 'twos_compl_b_width16_68'
  Processing 'twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_15'
  Processing 'twos_compl_b_width16_84'
  Processing 'twos_compl_b_width16_4_DW01_inc_9_15'
  Processing 'twos_compl_b_width16_20'
  Processing 'DPU_15'
  Processing 'sequencer_DW01_inc_1_DW01_inc_37_15'
  Processing 'RACCU_DW01_add_0_DW01_add_32_15'
  Processing 'RACCU_DW01_sub_0_DW01_sub_10_15'
  Processing 'RACCU_15'
  Processing 'autoloop_DW01_add_3_DW01_add_36_15'
  Processing 'autoloop_DW01_add_2_DW01_add_35_15'
  Processing 'autoloop_DW01_add_1_DW01_add_34_15'
  Processing 'autoloop_DW01_add_0_DW01_add_33_15'
  Processing 'autoloop_15'
  Processing 'RaccuAndLoop_15'
  Processing 'sequencer_15'
  Processing 'MTRF_cell_15'
  Processing 'switchbox_BW16_M5_15'
  Processing 'silego_15'
  Processing 'addr_assign_drra_top_l_corner'
Information: The register 'Row_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Row_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Col_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Col_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Col_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'Silago_top_left_corner'
  Processing 'drra_wrapper'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 9)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:21:02  665714.6   3003.86 3136682.8  340621.5                          
    0:21:02  665714.6   3003.86 3136682.8  340621.5                          
    0:21:03  665796.1   3003.86 3136682.8  340609.7                          
    0:21:03  665890.1   3003.86 3136682.8  340585.5                          
    0:21:03  665994.2   3003.86 3136682.8  340536.9                          
    0:21:03  666090.6   3003.86 3136682.8  340480.9                          
    0:21:03  666184.5   3003.86 3136682.8  340430.3                          
    0:21:03  666300.9   3003.86 3136682.8  340143.7                          
    0:21:04  666408.3   3003.86 3136682.8  339669.1                          
    0:21:04  666541.7   3003.86 3136682.8  339498.2                          
    0:21:04  666626.3   3003.86 3136682.8  339465.1                          
    0:21:04  666745.6   3003.86 3136682.8  339108.7                          
    0:21:05  666854.1   3003.86 3136682.8  338562.0                          
    0:21:05  666975.6   3003.86 3136682.8  338027.3                          
    0:21:05  667067.9   3003.86 3136682.8  337937.9                          
    0:21:05  667162.0   3003.86 3136682.8  337913.7                          
    0:21:05  667253.5   3003.86 3136682.8  337877.0                          
    0:21:06  667374.7   3003.86 3136682.8  337833.6                          
    0:21:06  667468.6   3003.86 3136682.8  337789.6                          
    0:21:06  667585.0   3003.86 3136682.8  337503.6                          
    0:21:06  667692.4   3003.86 3136682.8  337030.6                          
    0:21:06  667825.9   3003.86 3136682.8  336859.8                          
    0:21:07  667911.8   3003.86 3136682.8  336822.7                          
    0:21:07  668031.0   3003.86 3136682.8  336465.7                          
    0:21:07  668139.6   3003.86 3136682.8  335922.9                          
    0:21:07  668261.1   3003.86 3136682.8  335388.1                          
    0:21:08  668367.5   3003.86 3136682.8  335217.8                          
    0:21:08  668462.2   3003.86 3136682.8  335101.6                          
    0:21:08  668568.7   3003.86 3136682.8  334857.3                          
    0:21:08  668680.1   3003.86 3136682.8  334402.1                          
    0:21:08  668782.6   3003.86 3136682.8  333845.2                          
    0:21:09  668889.0   3003.86 3136682.8  333587.0                          
    0:21:09  668996.4   3003.86 3136682.8  333390.8                          
    0:21:09  669091.3   3003.86 3136682.8  333195.2                          
    0:21:09  669205.4   3003.86 3136682.8  332864.5                          
    0:21:10  669317.0   3003.86 3136682.8  332317.2                          
    0:21:10  669415.6   3003.86 3136682.8  331878.2                          
    0:21:10  669497.1   3003.86 3136682.8  331826.5                          
    0:21:10  669591.1   3003.86 3136682.8  331670.3                          
    0:21:10  669695.3   3003.86 3136682.8  331486.0                          
    0:21:11  669786.0   3003.86 3136682.8  331375.5                          
    0:21:11  669870.5   3003.86 3136682.8  331159.6                          
    0:21:11  669981.6   3003.86 3136682.8  330912.2                          
    0:21:11  670083.7   3003.86 3136682.8  330568.2                          
    0:21:12  670204.9   3003.86 3136682.8  330378.4                          
    0:21:12  670290.8   3003.86 3136682.8  330181.3                          
    0:21:12  670388.3   3003.86 3136165.2  329747.9                          
    0:21:13  670483.0   3003.86 3136165.2  329306.7                          
    0:21:13  670587.9   3003.86 3136165.2  328876.3                          
    0:21:13  670683.4   3003.86 3136165.2  328824.7                          
    0:21:13  670777.4   3003.86 3136165.2  328668.4                          
    0:21:14  670869.0   3003.86 3136165.2  328494.1                          
    0:21:14  670984.6   3003.86 3136165.2  328371.9                          
    0:21:14  671069.2   3003.86 3136165.2  328156.1                          
    0:21:14  671180.2   3003.86 3136165.2  327908.7                          
    0:21:15  671282.4   3003.86 3136165.2  327563.8                          
    0:21:15  671403.6   3003.86 3136165.2  327374.0                          
    0:21:15  671489.4   3003.86 3136165.2  327176.9                          
    0:21:16  671586.9   3003.86 3128526.8  326743.5                          
    0:21:16  671681.6   3003.86 3128526.8  326302.0                          
    0:21:16  671786.5   3003.86 3128526.8  325871.5                          
    0:21:17  671883.4   3003.86 3128526.8  325695.5                          
    0:21:17  671970.6   3003.86 3128526.8  325655.6                          
    0:21:18  672060.5   3003.86 3127028.2  325225.9                          
    0:21:18  672163.0   3003.86 3127028.2  324799.3                          
    0:21:18  672256.5   3003.86 3127028.2  324276.4                          
    0:21:18  672353.4   3003.86 3127028.2  324188.4                          
    0:21:19  672447.1   3003.86 3127028.2  323990.2                          
    0:21:19  672530.5   3003.86 3119741.0  323631.0                          
    0:21:20  672634.3   3003.86 3119741.0  323291.9                          
    0:21:20  672730.5   3003.86 3119741.0  322767.1                          
    0:21:20  672824.7   3003.86 3119741.0  322512.0                          
    0:21:20  672887.8   3003.86 3119741.0  322512.0                          
    0:21:20  672943.6   3003.86 3119741.0  322512.0                          
    0:21:21  672995.3   3003.86 3119741.0  322512.0                          
    0:21:21  673055.7   3003.86 3119723.8  322512.0                          
    0:21:21  673126.5   3003.86 3119723.8  322512.0                          
    0:21:21  673208.1   3003.86 3119723.8  322512.0                          
    0:21:21  673288.3   3003.86 3119723.8  322512.0                          
    0:21:21  673359.1   3003.86 3119723.8  322512.0                          
    0:21:22  673419.6   3003.86 3119723.8  322512.0                          
    0:21:22  673472.6   3003.86 3119723.8  322512.0                          
    0:21:22  673533.1   3003.86 3119723.8  322512.0                          
    0:21:22  673600.6   3003.86 3119723.8  322512.0                          
    0:21:22  673680.8   3003.86 3119723.8  322512.0                          
    0:21:22  673759.6   3003.86 3119723.8  322512.0                          
    0:21:23  673838.5   3003.86 3119723.8  322512.0                          
    0:21:23  673894.2   3003.86 3119723.8  322512.0                          
    0:21:23  673951.3   3003.86 3119723.8  322512.0                          
    0:21:23  674029.1   3003.86 3119723.8  322512.0                          
    0:21:24  674108.0   3003.86 3119723.8  322512.0                          
    0:21:24  674186.9   3003.86 3119723.8  322512.0                          
    0:21:24  674248.0   3003.86 3119723.8  322512.0                          
    0:21:24  674301.0   3003.86 3119723.8  322512.0                          
    0:21:24  674372.2   3003.86 3119723.8  322512.0                          
    0:21:25  674451.1   3003.86 3119723.8  322512.0                          
    0:21:25  674529.9   3003.86 3119723.8  322512.0                          
    0:21:25  674607.8   3003.86 3119723.8  322512.0                          
    0:21:25  674663.5   3003.86 3119723.8  322512.0                          
    0:21:25  674719.2   3003.86 3119723.8  322512.0                          
    0:21:26  674798.1   3003.86 3119562.8  322512.0                          
    0:21:26  674872.1   3003.86 3119562.8  322512.0                          
    0:21:26  674956.3   3003.86 3119554.0  322511.9                          
    0:21:26  675039.1   3003.86 3119554.0  322511.9                          
    0:21:27  675123.3   3003.86 3119500.5  322511.9                          
    0:21:27  675184.8   3003.86 3119500.5  322511.9                          
    0:21:27  675237.8   3003.86 3119500.5  322511.9                          
    0:21:27  675297.0   3003.86 3119500.5  322511.9                          
    0:21:27  675377.1   3003.86 3119500.5  322511.9                          
    0:21:28  675461.5   3003.86 3119399.8  322511.9                          
    0:21:28  675543.0   3003.86 3119031.5  322511.7                          
    0:21:29  675625.9   3003.86 3118929.5  322511.7                          
    0:21:29  675698.0   3003.86 3113443.2  322511.7                          
    0:21:29  675753.7   3003.86 3113443.2  322511.7                          
    0:21:29  675817.8   3003.86 3113443.2  322511.7                          
    0:21:30  675900.7   3003.86 3113248.0  322511.4                          
    0:21:30  675980.9   3003.86 3113208.5  322511.3                          
    0:21:31  676063.8   3003.86 3113128.0  322511.1                          
    0:21:31  676116.8   3003.86 3113128.0  322511.1                          
    0:21:31  676171.2   3003.86 3113128.0  322511.1                          
    0:21:31  676249.1   3003.86 3112949.0  322511.1                          
    0:21:32  676329.3   3003.86 3112719.5  322510.9                          
    0:21:32  676410.8   3003.86 3112559.2  322510.9                          
    0:21:32  676524.3   3003.86 3107574.5  322415.1                          
    0:21:33  676606.9   3003.86 3107574.5  322295.2                          
    0:21:33  676714.6   3003.86 3107574.5  322049.2                          
    0:21:33  676818.4   3003.86 3107574.5  321583.5                          
    0:21:34  676923.3   3003.86 3107574.5  321029.1                          
    0:21:34  677028.4   3003.86 3107574.5  320768.0                          
    0:21:34  677126.1   3003.86 3107574.5  320565.5                          
    0:21:34  677221.2   3003.86 3107574.5  320370.2                          
    0:21:35  677330.3   3003.86 3107574.5  320030.7                          
    0:21:35  677441.3   3003.86 3107574.5  319480.0                          
    0:21:35  677536.3   3003.86 3107574.5  319035.0                          
    0:21:36  677650.0   3003.86 3107574.5  318839.9                          
    0:21:36  677734.5   3003.86 3107574.5  318801.5                          
    0:21:36  677853.6   3003.86 3107574.5  318437.9                          
    0:21:36  677955.5   3003.86 3107574.5  317885.0                          
    0:21:37  678071.6   3003.86 3107574.5  317338.9                          
    0:21:37  678176.7   3003.86 3107574.5  317089.1                          
    0:21:37  678261.8   3003.86 3107574.5  317048.2                          
    0:21:38  678357.9   3003.86 3106245.5  316619.5                          
    0:21:38  678465.4   3003.86 3106245.5  316191.5                          
    0:21:38  678562.9   3003.86 3106245.5  315670.3                          
    0:21:39  678671.1   3003.86 3106245.5  315585.9                          
    0:21:39  678768.8   3003.86 3106245.5  315390.3                          
    0:21:40  678852.3   3003.73 3101119.5  315028.5                          
    0:21:40  678966.3   3003.73 3101119.5  314693.1                          
    0:21:40  679069.9   3003.73 3101119.5  314173.5                          
    0:21:41  679168.0   3003.73 3101119.5  313918.8                          
    0:21:41  679280.5   3003.73 3101119.5  313735.7                          
    0:21:41  679369.1   3003.73 3101119.5  313534.7                          
    0:21:42  679479.1   3003.73 3096013.5  313105.4                          
    0:21:42  679570.9   3003.73 3096013.5  312657.3                          
    0:21:43  679688.3   3003.73 3096013.5  312232.6                          
    0:21:43  679751.6   3003.73 3096013.5  312232.6                          
    0:21:43  679806.0   3003.73 3096013.5  312232.6                          
    0:21:43  679867.1   3003.73 3096013.5  312232.6                          
    0:21:43  679945.9   3003.73 3096013.5  312232.6                          
    0:21:44  680024.8   3003.73 3096013.5  312232.6                          
    0:21:44  680102.7   3003.73 3096013.5  312232.6                          
    0:21:44  680154.4   3003.73 3096013.5  312232.6                          
    0:21:44  680208.8   3003.73 3096013.5  312232.6                          
    0:21:45  680287.7   3003.73 3096013.5  312232.6                          
    0:21:45  680366.5   3003.73 3096013.5  312232.6                          
    0:21:45  680445.4   3003.73 3096013.5  312232.6                          
    0:21:46  680509.5   3003.73 3096013.5  312232.6                          
    0:21:46  680566.5   3003.73 3096013.5  312232.6                          
    0:21:46  680638.7   3003.73 3096013.5  312232.3                          
    0:21:46  680718.9   3003.73 3096013.5  312232.1                          
    0:21:46  680800.4   3003.73 3096013.5  312231.7                          
    0:21:47  680871.3   3003.73 3096013.5  312231.4                          
    0:21:47  680923.0   3003.73 3096013.5  312231.4                          
    0:21:47  680985.7   3003.73 3096013.5  312231.4                          
    0:21:47  681067.3   3003.73 3096013.5  312231.1                          
    0:21:48  681147.5   3003.73 3095958.5  312230.8                          
    0:21:48  681230.3   3003.73 3095474.8  312230.6                          
    0:21:48  681282.1   3003.73 3095474.8  312230.6                          
    0:21:49  681336.4   3003.73 3095474.8  312230.6                          
    0:21:49  681414.3   3003.73 3095474.8  312230.6                          
    0:21:49  681493.2   3003.73 3095473.8  312230.6                          
    0:21:50  681574.7   3003.73 3094825.5  312230.6                          
    0:21:50  681637.2   3003.73 3090056.2  312230.6                          
    0:21:50  681694.2   3003.73 3090056.2  312230.6                          
    0:21:50  681766.7   3003.73 3090056.2  312230.6                          
    0:21:51  681849.5   3003.73 3090056.2  312230.6                          
    0:21:51  681933.7   3003.73 3090056.2  312230.6                          
    0:21:51  682037.9   3003.73 3090056.2  312226.4                          
    0:21:52  682140.2   3003.73 3090056.2  312020.9                          
    0:21:52  682233.5   3003.73 3090056.0  311816.8                          
    0:21:52  682347.2   3003.73 3090056.0  311446.4                          
    0:21:53  682459.5   3003.73 3090056.0  310899.4                          
    0:21:53  682556.6   3003.73 3090056.0  310455.3                          
    0:21:54  682660.1   3003.73 3090056.0  310357.8                          
    0:21:54  682759.8   3003.73 3090056.0  310258.4                          
    0:21:54  682859.5   3003.73 3090056.0  309822.8                          
    0:21:54  682961.6   3003.73 3090056.0  309400.4                          
    0:21:55  683065.0   3003.73 3090056.0  309303.5                          
    0:21:55  683164.8   3003.73 3090056.0  309204.1                          
    0:21:55  683264.4   3003.73 3090056.0  308769.6                          
    0:21:56  683366.5   3003.73 3090056.0  308347.7                          
    0:21:56  683479.1   3003.73 3090056.0  308164.5                          
    0:21:56  683567.6   3003.73 3090056.0  307963.6                          
    0:21:57  683677.6   2847.67 3056407.8  307534.3                          
    0:21:58  683769.4   2847.67 3056350.2  307086.4                          
    0:21:58  683886.9   2847.67 3056350.2  306661.6                          
    0:21:58  683998.6   2847.67 3056317.5  306541.2                          
    0:21:59  684083.3   2847.67 3056297.0  306288.6                          
    0:21:59  684192.1   2847.67 3056297.0  306010.7                          
    0:21:59  684300.6   2847.67 3055968.2  305631.0                          
    0:22:00  684407.4   2847.67 3055968.2  305510.7                          
    0:22:00  684492.1   2847.67 3055890.8  305258.2                          
    0:22:01  684600.9   2847.67 3055890.8  304981.8                          
    0:22:01  684709.4   2847.67 3055837.8  304603.0                          
    0:22:01  684769.1   2847.67 3055789.8  304603.0                          
    0:22:01  684823.5   2847.67 3055789.8  304603.0                          
    0:22:02  684884.6   2847.67 3055789.8  304603.0                          
    0:22:02  684963.4   2847.67 3055789.8  304603.0                          
    0:22:02  685042.3   2847.67 3055667.0  304603.0                          
    0:22:03  685120.2   2847.67 3055667.0  304603.0                          
    0:22:03  685182.0   2847.67 3055667.0  304603.0                          
    0:22:03  685239.1   2847.67 3055667.0  304603.0                          
    0:22:03  685317.9   2847.67 3055667.0  304603.0                          
    0:22:03  685396.8   2847.67 3055667.0  304603.0                          
    0:22:04  685475.7   2847.67 3055598.2  304603.0                          
    0:22:04  685539.8   2847.67 3055598.2  304603.0                          
    0:22:04  685592.8   2847.67 3055598.2  304603.0                          
    0:22:04  685662.3   2847.67 3055598.2  304603.0                          
    0:22:04  685741.2   2847.67 3055598.2  304603.0                          
    0:22:05  685820.1   2847.67 3055509.0  304603.0                          
    0:22:05  685889.5   2847.67 3055509.0  304603.0                          
    0:22:05  685942.6   2847.67 3055509.0  304603.0                          
    0:22:05  686005.4   2847.67 3055509.0  304603.0                          
    0:22:06  686085.6   2847.66 3055456.8  304603.0                          
    0:22:06  686164.4   2847.66 3055456.8  304603.0                          
    0:22:07  686246.0   2847.66 3050271.8  304603.0                          
    0:22:07  686311.8   2847.66 3050271.8  304603.0                          
    0:22:07  686374.2   2847.66 3050271.8  304603.0                          
    0:22:08  686456.0   2847.66 3050271.8  304603.0                          
    0:22:08  686538.9   2847.66 3050271.8  304602.9                          
    0:22:08  686628.4   2847.66 3050271.8  304602.9                          
    0:22:08  686692.2   2847.66 3050271.8  304602.9                          
    0:22:09  686751.9   2847.66 3050271.8  304602.9                          
    0:22:09  686824.4   2843.52 3050155.5  304602.9                          
    0:22:09  686908.6   2843.52 3050155.5  304602.9                          
    0:22:09  686992.8   2843.52 3050127.5  304602.9                          
    0:22:10  687078.3   2753.62 3044413.0  304602.9                          
    0:22:10  687158.0   2753.62 3044413.0  304588.5                          
    0:22:11  687245.8   2753.62 3044402.0  304559.4                          
    0:22:11  687338.1   2753.62 3044402.0  304515.5                          
    0:22:11  687423.2   2753.62 3044402.0  304501.1                          
    0:22:12  687514.3   2753.62 3044391.0  304471.9                          
    0:22:12  687603.2   2753.62 3044391.0  304428.0                          
    0:22:12  687695.7   2753.62 3044391.0  304375.3                          
    0:22:12  687789.7   2753.62 3044164.2  304214.2                          
    0:22:13  687868.8   2753.62 3043876.0  304049.7                          
    0:22:13  687968.7   2753.62 3043876.0  303988.2                          
    0:22:13  688054.9   2753.62 3043757.0  303873.9                          
    0:22:14  688144.1   2753.62 3043606.5  303712.5                          
    0:22:14  688221.4   2753.62 3043606.5  303648.0                          
    0:22:14  688282.4   2753.62 3043606.5  303648.0                          
    0:22:14  688342.5   2753.62 3043606.5  303648.0                          
    0:22:14  688422.7   2753.62 3043412.5  303648.0                          
    0:22:15  688501.6   2753.62 3043410.0  303648.0                          
    0:22:15  688577.0   2753.62 3043410.0  303648.0                          
    0:22:15  688638.1   2753.62 3043410.0  303648.0                          
    0:22:15  688689.8   2753.62 3043410.0  303648.0                          
    0:22:15  688767.7   2753.62 3043405.2  303648.0                          
    0:22:16  688847.9   2753.62 3043405.2  303648.0                          
    0:22:16  688923.3   2753.62 3043405.2  303648.0                          
    0:22:16  688989.7   2753.62 3043405.2  303648.0                          
    0:22:16  689053.4   2753.62 3043405.2  303648.0                          
    0:22:16  689132.0   2753.62 3043404.8  303648.0                          
    0:22:17  689216.2   2753.62 3043182.5  303647.9                          
    0:22:17  689301.7   2753.62 3043127.5  303647.9                          
    0:22:18  689382.3   2753.62 3042832.5  303647.9                          
    0:22:18  689447.3   2753.62 3042832.5  303647.9                          
    0:22:18  689513.1   2753.62 3042832.5  303647.9                          
    0:22:18  689593.3   2753.62 3042552.5  303647.9                          
    0:22:19  689674.9   2753.62 3041508.8  303647.9                          
    0:22:20  689757.7   2753.62 3039056.8  303647.9                          
    0:22:33  691595.4   2753.62 3023679.8  287390.4                          
    0:22:59  695260.3   2753.63 3023684.5  263983.3                          
    0:23:06  698151.2   2753.63 3023556.8  260160.0                          
    0:23:11  701030.1   2753.63 3023424.8  256312.5                          
    0:23:18  703897.3   2753.63 3023292.5  252622.4                          
    0:23:25  706803.0   2753.63 3023160.2  248737.9                          
    0:23:33  709673.0   2753.63 3022870.5  244854.3                          
    0:23:41  712534.1   2753.63 3011169.0  240974.3                          
    0:23:49  715406.8   2746.81 3010475.8  237093.2                          
    0:23:57  718272.6   2746.81 2999112.5  233217.4                          
    0:24:05  721155.7   2746.81 2998094.5  229337.1                          
    0:24:14  724086.6   2746.81 2987000.2  225453.3                          
    0:24:23  727015.6   2730.49 2986012.0  221568.8                          
    0:24:27  730003.5   2730.49 2985879.8  217684.3                          
    0:24:36  732946.9   2730.49 2974640.0  213799.8                          
    0:24:44  735939.5   2730.01 2973992.2  209915.3                          
    0:24:52  738914.9   2627.57 2962565.0  206073.7                          
    0:24:59  741806.0   2619.08 2961284.2  202212.6                          
    0:25:10  745676.2   2530.81 2926924.0  180340.1                          
    0:25:21  748871.8   2524.05 2925286.8  164811.4                          
    0:25:30  750729.3   2509.82 2891648.5  164803.9                          
    0:25:44  752647.6   2286.54 2261942.0  164793.9                          
    0:25:54  756987.1   2286.54 1910752.1  143501.5                          
    0:26:03  762256.6   2286.54 1910477.6  103339.7                          
    0:26:22  767934.5   2281.14 1899123.9   56935.6                          
    0:26:46  773134.7   2257.39 1882750.1   19575.9                          
    0:27:05  777255.9   2100.59 1833711.0    3008.7                          
  Retiming divider_pipe_DW_div_pipe_0_15 (Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857581 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857580 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857561 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857582 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857560 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857575 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857583 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857565 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857576 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857572 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857562 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857579 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857569 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857570 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857567 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857568 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857574 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857573 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857571 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857588 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857589 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857587 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857585 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857586 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857584 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857578 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857563 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857564 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857566 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857577 (SC8T_BUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857594 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857604 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857593 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857597 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857602 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857596 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857598 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857603 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857595 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857600 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857599 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857601 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857590 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857591 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857592 (SC8T_BUFX16_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857976 (SC8T_BUFX20_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857979 (SC8T_BUFX20_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857977 (SC8T_BUFX20_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857978 (SC8T_BUFX20_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857975 (SC8T_BUFX20_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857981 (SC8T_CKBUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857980 (SC8T_CKBUFX24_CSC28L)
	Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1857982 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7066.55
  Critical path length = 7066.55
  Clock correction = 76.54 (clock-to-Q delay = 58.04, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_14 (Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858086 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858065 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858087 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858085 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858064 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858079 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858069 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858080 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858084 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858076 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858066 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858083 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858073 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858074 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858071 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858072 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858082 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858078 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858077 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858075 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858092 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858093 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858091 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858089 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858090 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858088 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858067 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858068 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858070 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858081 (SC8T_BUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858097 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858108 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858098 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858101 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858106 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858100 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858102 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858107 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858099 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858104 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858103 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858105 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858094 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858095 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858096 (SC8T_BUFX16_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858480 (SC8T_BUFX20_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858483 (SC8T_BUFX20_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858481 (SC8T_BUFX20_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858482 (SC8T_BUFX20_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858479 (SC8T_BUFX20_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858485 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858484 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858486 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7052.95
  Critical path length = 7052.95
  Clock correction = 76.46 (clock-to-Q delay = 57.96, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_13 (Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858600 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858579 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858601 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858599 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858578 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858593 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858583 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858594 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858598 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858590 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858580 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858597 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858587 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858588 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858585 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858586 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858596 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858592 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858591 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858589 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858606 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858607 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858605 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858603 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858604 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858602 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858581 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858582 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858584 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858595 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858611 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858622 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858612 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858615 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858620 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858614 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858616 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858621 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858613 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858618 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858617 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858619 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858608 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858609 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858610 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858994 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858997 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858995 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858996 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858993 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858999 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1858998 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859000 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7054.81
  Critical path length = 7054.81
  Clock correction = 76.42 (clock-to-Q delay = 57.92, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_12 (Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859105 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859084 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859106 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859104 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859083 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859098 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859088 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859099 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859103 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859095 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859085 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859102 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859092 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859093 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859090 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859091 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859101 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859097 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859096 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859094 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859111 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859112 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859110 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859108 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859109 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859107 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859086 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859087 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859089 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859100 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859116 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859127 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859117 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859120 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859125 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859119 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859121 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859126 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859118 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859123 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859122 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859124 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859113 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859114 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859115 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859499 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859502 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859500 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859501 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859498 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859504 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859503 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859505 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7053.08
  Critical path length = 7053.08
  Clock correction = 76.32 (clock-to-Q delay = 57.82, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_11 (Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859619 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859618 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859598 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859620 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859597 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859612 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859617 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859602 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859613 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859609 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859599 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859616 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859606 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859607 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859604 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859605 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859611 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859610 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859608 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859625 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859626 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859624 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859622 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859623 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859621 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859615 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859600 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859601 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859603 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859614 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859630 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859631 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859641 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859634 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859639 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859633 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859635 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859640 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859632 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859637 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859636 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859638 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859627 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859628 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1859629 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860013 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860016 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860014 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860015 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860012 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860018 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860017 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860019 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7058.78
  Critical path length = 7058.78
  Clock correction = 76.43 (clock-to-Q delay = 57.93, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_10 (Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860124 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860103 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860125 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860123 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860102 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860117 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860107 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860118 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860122 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860114 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860104 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860121 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860111 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860112 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860109 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860110 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860120 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860116 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860115 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860113 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860130 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860131 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860129 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860127 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860128 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860126 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860105 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860106 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860108 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860119 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860135 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860146 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860136 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860139 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860144 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860138 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860140 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860145 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860137 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860142 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860141 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860143 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860132 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860133 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860134 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860518 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860521 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860519 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860520 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860517 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860523 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860522 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860524 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7072.60
  Critical path length = 7072.60
  Clock correction = 76.41 (clock-to-Q delay = 57.91, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_9 (Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860638 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860617 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860639 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860637 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860616 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860631 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860621 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860632 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860636 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860628 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860618 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860635 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860625 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860626 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860623 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860624 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860634 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860630 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860629 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860627 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860644 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860645 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860643 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860641 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860642 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860640 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860619 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860620 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860622 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860633 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860649 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860660 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860650 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860653 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860658 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860652 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860654 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860659 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860651 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860656 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860655 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860657 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860646 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860647 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1860648 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861032 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861035 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861033 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861034 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861031 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861037 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861036 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861038 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7057.92
  Critical path length = 7057.92
  Clock correction = 76.41 (clock-to-Q delay = 57.91, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_8 (Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861143 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861122 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861144 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861142 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861121 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861136 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861126 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861137 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861141 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861133 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861123 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861140 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861130 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861131 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861128 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861129 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861139 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861135 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861134 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861132 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861149 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861150 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861148 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861146 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861147 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861145 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861124 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861125 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861127 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861138 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861154 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861165 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861155 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861158 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861163 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861157 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861159 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861164 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861156 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861161 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861160 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861162 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861151 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861152 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861153 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861537 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861540 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861538 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861539 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861536 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861542 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861541 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861543 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7058.21
  Critical path length = 7058.21
  Clock correction = 76.41 (clock-to-Q delay = 57.91, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_7 (Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861657 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861636 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861658 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861656 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861635 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861650 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861640 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861651 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861655 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861647 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861637 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861654 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861644 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861645 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861642 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861643 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861653 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861649 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861648 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861646 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861663 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861664 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861662 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861660 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861661 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861659 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861638 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861639 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861641 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861652 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861668 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861679 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861669 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861672 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861677 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861671 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861673 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861678 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861670 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861675 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861674 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861676 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861665 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861666 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1861667 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862051 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862054 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862052 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862053 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862050 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862056 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862055 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862057 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7044.82
  Critical path length = 7044.82
  Clock correction = 76.41 (clock-to-Q delay = 57.91, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_6 (Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862162 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862141 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862163 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862161 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862140 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862155 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862145 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862156 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862160 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862152 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862142 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862159 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862149 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862150 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862147 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862148 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862158 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862154 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862153 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862151 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862168 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862169 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862167 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862165 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862166 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862164 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862143 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862144 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862146 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862157 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862173 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862184 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862174 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862177 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862182 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862176 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862178 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862183 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862175 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862180 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862179 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862181 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862170 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862171 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862172 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862556 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862559 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862557 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862558 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862555 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862561 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862560 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862562 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7056.38
  Critical path length = 7056.38
  Clock correction = 76.28 (clock-to-Q delay = 57.79, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_5 (Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862676 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862655 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862677 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862675 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862654 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862669 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862659 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862670 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862674 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862666 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862656 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862673 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862663 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862664 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862661 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862662 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862672 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862668 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862667 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862665 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862682 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862683 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862681 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862679 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862680 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862678 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862657 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862658 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862660 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862671 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862687 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862698 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862688 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862691 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862696 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862690 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862692 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862697 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862689 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862694 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862693 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862695 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862684 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862685 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1862686 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863070 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863073 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863071 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863072 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863069 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863075 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863074 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863076 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7049.70
  Critical path length = 7049.70
  Clock correction = 76.41 (clock-to-Q delay = 57.91, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_4 (Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863181 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863160 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863182 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863180 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863159 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863174 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863164 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863175 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863179 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863171 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863161 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863178 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863168 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863169 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863166 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863167 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863177 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863173 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863172 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863170 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863187 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863188 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863186 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863184 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863185 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863183 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863162 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863163 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863165 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863176 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863192 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863203 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863193 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863196 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863201 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863195 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863197 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863202 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863194 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863199 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863198 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863200 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863189 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863190 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863191 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863575 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863578 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863576 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863577 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863574 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863580 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863579 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863581 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7039.60
  Critical path length = 7039.60
  Clock correction = 76.41 (clock-to-Q delay = 57.91, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_3 (Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863695 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863674 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863696 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863694 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863673 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863688 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863678 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863689 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863693 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863685 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863675 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863692 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863682 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863683 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863680 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863681 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863691 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863687 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863686 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863684 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863701 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863702 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863700 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863698 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863699 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863697 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863676 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863677 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863679 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863690 (SC8T_BUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863706 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863717 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863707 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863710 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863715 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863709 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863711 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863716 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863708 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863713 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863712 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863714 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863703 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863704 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1863705 (SC8T_BUFX16_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864089 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864092 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864090 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864091 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864088 (SC8T_BUFX20_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864094 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864093 (SC8T_CKBUFX24_CSC28L)
	Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864095 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7060.63
  Critical path length = 7060.63
  Clock correction = 76.42 (clock-to-Q delay = 57.92, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_2 (Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864200 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864179 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864201 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864199 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864178 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864193 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864183 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864194 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864198 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864190 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864180 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864197 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864187 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864188 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864185 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864186 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864196 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864192 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864191 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864189 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864206 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864207 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864205 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864203 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864204 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864202 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864181 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864182 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864184 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864195 (SC8T_BUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864211 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864222 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864212 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864215 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864220 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864214 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864216 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864221 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864213 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864218 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864217 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864219 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864208 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864209 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864210 (SC8T_BUFX16_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864594 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864597 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864595 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864596 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864593 (SC8T_BUFX20_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864599 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864598 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864600 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7053.12
  Critical path length = 7053.12
  Clock correction = 76.43 (clock-to-Q delay = 57.93, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_1 (Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864705 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864684 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864706 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864704 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864683 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864698 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864688 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864699 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864703 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864695 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864685 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864702 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864692 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864693 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864690 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864691 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864701 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864697 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864696 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864694 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864711 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864712 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864710 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864708 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864709 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864707 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864686 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864687 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864689 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864700 (SC8T_BUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864716 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864727 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864717 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864720 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864725 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864719 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864721 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864726 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864718 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864723 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864722 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864724 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864713 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864714 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1864715 (SC8T_BUFX16_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865099 (SC8T_BUFX20_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865102 (SC8T_BUFX20_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865100 (SC8T_BUFX20_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865101 (SC8T_BUFX20_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865098 (SC8T_BUFX20_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865104 (SC8T_CKBUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865103 (SC8T_CKBUFX24_CSC28L)
	Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865105 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7053.53
  Critical path length = 7053.53
  Clock correction = 76.43 (clock-to-Q delay = 57.93, setup = 17.85, uncertainty = 0.65)
  Retiming divider_pipe_DW_div_pipe_0_0 (Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is SC8T_DFFQNX2_CSC28L with setup = 17.85

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865180 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865159 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865181 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865179 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865158 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865173 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865163 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865174 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865178 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865170 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865160 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865177 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865167 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865168 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865165 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865166 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865176 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865172 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865171 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865169 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865186 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865187 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865185 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865183 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865184 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865182 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865161 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865162 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865164 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865175 (SC8T_BUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865191 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865202 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865192 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865195 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865200 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865194 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865196 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865201 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865193 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865198 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865197 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865199 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865188 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865189 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865190 (SC8T_BUFX16_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865215 (SC8T_BUFX20_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865218 (SC8T_BUFX20_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865216 (SC8T_BUFX20_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865217 (SC8T_BUFX20_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865214 (SC8T_BUFX20_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865220 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865219 (SC8T_CKBUFX24_CSC28L)
	Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/*cell*1865221 (SC8T_BUFX24_CSC28L)

 (RTDC-115)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
Warning: QoR may not be optimal with medium justification effort. (RTDC-133)
  Lower bound estimate = 7052.82
  Critical path length = 7052.82
  Clock correction = 76.43 (clock-to-Q delay = 57.93, setup = 17.85, uncertainty = 0.65)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:54:31  785761.8   2315.87 1471313.0   36042.5                          
    0:54:54  785719.9   2337.92 1481192.0   36042.5                          
    0:54:54  785719.9   2337.92 1481192.0   36042.5                          
    0:55:02  785716.6   2324.06 1480535.1   36042.5                          
    0:55:21  785716.6   2324.06 1480535.1   36042.5                          
    1:05:32  383018.4   2512.81 2772152.2       0.0                          
    1:09:27  387357.8   2050.80 2265376.5       0.0                          
    1:12:25  384225.6   2219.17 2423302.0       0.3                          
    1:13:44  384690.2   2157.36 2322895.8       0.0                          
    1:14:50  384332.0   2160.74 2410651.5       0.0                          
    1:15:57  385619.0   1957.96 2202825.0       0.0                          
    1:16:54  384983.4   2065.90 2254328.5       0.0                          
    1:17:53  385622.2   1852.86 2175128.8       0.0                          
    1:18:49  385482.7   1853.22 2204760.2       0.0                          
    1:19:44  385522.0   1837.58 2174272.8       0.0                          
    1:20:03  385523.8   1836.50 2174242.5       0.0                          
    1:20:22  385523.8   1836.50 2174242.5       0.0                          
    1:20:44  385523.8   1836.50 2174242.5       0.0                          
    1:20:45  385523.8   1836.50 2174242.5       0.0                          
    1:20:55  385523.8   1836.50 2174242.5       0.0                          
    1:20:55  385523.8   1836.50 2174242.5       0.0                          
    1:20:55  385523.8   1836.50 2174242.5       0.0                          
    1:21:18  385546.7   1746.65 2146494.8       0.0                          
    1:21:31  385566.1   1724.88 2130120.2       0.0                          
    1:21:43  385599.9   1711.67 2096725.1       0.0                          
    1:21:53  385617.8   1697.67 2091459.2       0.0                          
    1:22:04  385637.0   1685.78 2089862.0      13.0                          
    1:22:14  385647.0   1666.19 2083464.4      13.0                          
    1:22:22  385655.9   1649.44 2079411.8      13.0                          
    1:22:30  385663.9   1632.57 2072563.6      13.0                          
    1:22:37  385670.3   1627.91 2068379.2      13.0                          
    1:22:48  385700.3   1606.52 2044563.9      41.9                          
    1:22:54  385708.3   1599.21 2041458.6      41.9                          
    1:23:01  385715.2   1592.04 2036890.5      41.9                          
    1:23:11  385725.4   1583.46 2020669.2      59.8                          
    1:23:17  385729.6   1579.76 2019608.4      59.8                          
    1:23:29  385735.1   1574.11 2017683.4      60.9                          
    1:23:38  385739.1   1565.93 2016287.4      60.9                          
    1:23:42  385725.6   1560.85 2014756.5      60.9                          
    1:23:48  385728.2   1557.38 2012170.0      60.8                          
    1:23:58  385733.0   1547.05 2007711.6      60.9                          
    1:24:06  385746.3   1537.96 2005467.5      92.3                          
    1:24:11  385743.4   1532.83 2001536.5      92.3                          
    1:24:15  385748.9   1531.17 1998577.9      92.3                          
    1:24:20  385754.2   1527.92 1996005.6      92.3                          
    1:24:25  385752.3   1523.64 1994804.9      92.3                          
    1:24:31  385758.2   1519.74 1992079.4      92.3                          
    1:24:35  385747.9   1516.86 1988779.4      92.3                          
    1:24:42  385754.5   1510.51 1985846.9      92.3                          
    1:24:46  385765.9   1506.74 1981444.4      94.4                          
    1:24:50  385777.0   1505.06 1974673.2      94.4                          
    1:24:56  385776.2   1503.20 1972774.2      94.4                          
    1:25:04  385779.3   1501.53 1972251.8      94.4                          
    1:25:08  385798.9   1497.84 1962179.5      94.4                          
    1:25:12  385803.1   1493.71 1961461.1      94.4                          
    1:25:17  385800.9   1487.15 1957174.1      94.4                          
    1:25:26  385804.6   1476.75 1954359.6      94.4                          
    1:25:30  385807.3   1470.18 1952744.1      94.4                          
    1:25:35  385813.0   1464.86 1949334.6      94.4                          
    1:25:38  385819.5   1458.74 1947572.2      94.4                          
    1:25:43  385822.1   1451.18 1936586.8      94.4                          
    1:25:49  385814.8   1444.11 1933127.4      94.4                          
    1:25:53  385826.2   1439.20 1929709.5     109.5                          
    1:25:55  385829.7   1438.00 1927652.8     109.5                          
    1:25:59  385832.5   1434.48 1926385.6     109.5                          
    1:26:02  385834.4   1432.26 1925487.9     109.5                          
    1:26:07  385843.3   1426.98 1919681.4     109.5                          
    1:26:12  385853.5   1420.18 1916983.1     109.5                          
    1:26:16  385850.9   1416.87 1912548.5     110.5                          
    1:26:21  385853.2   1413.12 1910673.2     110.5                          
    1:26:42  385853.6   1413.12 1910642.4     110.5                          
    1:26:48  385863.8   1413.12 1903402.4     110.5                          
    1:26:53  385864.2   1413.12 1901838.4     110.5                          
    1:26:58  385875.1   1409.57 1896653.0     110.9                          
    1:27:02  385875.0   1396.13 1894616.8     110.9                          
    1:27:04  385878.3   1396.13 1892309.5     110.9                          
    1:27:06  385882.6   1394.42 1889556.2     110.9                          
    1:27:09  385890.8   1394.42 1887197.0     110.9                          
    1:27:14  385900.6   1394.42 1882892.8     111.9                          
    1:27:15  385902.4   1394.42 1880982.5     111.9                          
    1:27:17  385905.5   1394.42 1879966.2     111.9                          
    1:27:22  385905.8   1394.42 1876229.0     111.9                          
    1:27:22  385905.8   1394.42 1875317.8     111.9                          
    1:27:24  385907.8   1394.42 1873273.2     111.9                          
    1:27:30  385914.6   1391.56 1871155.4     111.9                          
    1:27:36  385910.2   1385.91 1866102.9     111.9                          
    1:27:42  385921.3   1378.84 1863447.6     111.9                          
    1:27:45  385933.0   1378.84 1842455.4     111.9                          
    1:27:46  385944.4   1378.84 1839509.8     111.9                          
    1:27:49  385950.9   1378.84 1836573.4     111.9                          
    1:27:54  385956.5   1378.84 1828712.1     111.9                          
    1:28:02  385953.8   1374.99 1825914.5     111.9                          
    1:28:05  385937.2   1371.97 1823059.6     111.9                          
    1:28:11  385940.2   1365.11 1821205.4     111.9                          
    1:28:12  385944.8   1365.11 1819137.8     111.9                          
    1:28:12  385944.8   1365.11 1818604.8     111.9                          
    1:28:14  385957.0   1365.11 1789449.1     111.9                          
    1:28:16  385975.7   1365.11 1780790.6     111.9                          
    1:28:19  385972.2   1365.11 1778204.6     111.9                          
    1:28:21  385974.2   1365.11 1777553.1     111.9                          
    1:28:27  385985.6   1365.08 1770580.9     111.9                          
    1:28:29  385990.6   1365.08 1767956.8     111.9                          
    1:28:34  385980.6   1365.08 1765220.8     111.9                          
    1:28:34  385983.6   1365.08 1763251.4     111.9                          
    1:28:35  385988.0   1365.08 1760517.5     111.9                          
    1:28:36  385991.4   1365.08 1758886.1     111.9                          
    1:28:39  385994.2   1364.27 1757466.4     111.9                          
    1:28:46  386006.0   1364.27 1748363.9     111.9                          
    1:28:48  386010.1   1364.27 1745725.4     111.9                          
    1:28:50  386017.3   1364.27 1741899.6     111.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    1:28:50  386017.3   1364.27 1741899.6     111.9                          
    1:29:07  386038.7   1238.16 1708229.6     111.4 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:29:19  386053.5   1232.08 1702053.6     111.4 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    1:29:31  386066.2   1226.29 1682469.1     111.4 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:29:34  386066.0   1225.43 1681886.2     111.4 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:29:36  386064.0   1225.43 1681321.0     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:29:42  386089.9   1223.48 1654952.6     111.4 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S2/D
    1:29:44  386096.7   1223.17 1652751.8     111.4 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:29:45  386101.0   1223.17 1651262.2     111.4 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:29:45  386105.4   1222.68 1649536.9     111.4 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:29:53  386118.2   1214.10 1646363.5     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    1:30:00  386131.7   1208.04 1641820.9     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:30:11  386149.1   1195.04 1635786.1     111.4 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:30:21  386167.1   1185.23 1630496.6     111.4 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:30:33  386184.4   1179.95 1619705.6     111.4 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:30:43  386201.8   1172.67 1617299.4     111.4 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:30:51  386209.1   1170.94 1614938.8     111.4 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:30:56  386213.4   1167.87 1613199.6     111.4 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:31:04  386220.9   1163.73 1608710.6     111.4 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:31:09  386225.2   1161.41 1608210.0     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:31:12  386227.2   1160.68 1607443.9     111.4 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:31:18  386238.6   1155.40 1604800.8     111.4 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:31:22  386243.4   1153.96 1603101.5     111.4 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:31:23  386245.5   1153.06 1601833.5     111.4 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:31:29  386246.5   1149.77 1595022.9     111.4 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:31:30  386252.7   1148.90 1590742.5     111.4 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:31:33  386259.7   1147.85 1589131.4     111.4 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:31:38  386260.4   1144.52 1584557.2     111.4 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:31:44  386270.8   1140.08 1578630.2     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:31:51  386281.2   1135.47 1573028.2     111.4 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:31:54  386284.1   1132.86 1569442.6     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:31:56  386287.2   1131.53 1566514.2     111.4 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:31:57  386291.1   1130.05 1565864.5     111.4 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S2/D
    1:32:08  386311.4   1122.04 1559333.1     111.4 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:32:14  386314.6   1117.72 1556116.5     111.4 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:32:23  386328.8   1113.44 1545297.4     111.4 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:32:30  386348.3   1109.41 1540052.9     111.4 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    1:32:36  386357.2   1107.03 1537843.5      94.8 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:32:37  386357.6   1106.45 1537218.0      94.8 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:32:41  386360.6   1105.00 1534363.9      95.9 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:32:42  386371.1   1104.79 1532752.0      95.9 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:32:49  386379.7   1101.16 1530310.1      95.9 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:32:50  386382.9   1099.83 1528360.2      95.9 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:32:57  386392.8   1095.69 1523986.1      95.9 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S2/D
    1:33:00  386398.2   1095.25 1522799.2      95.9 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S2/D
    1:33:03  386403.6   1093.67 1521450.2      95.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:33:10  386413.1   1090.64 1517087.6      95.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:33:13  386417.9   1090.00 1515419.4      95.5 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:33:17  386426.7   1088.62 1513047.6      95.5 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:33:19  386425.3   1088.36 1512799.5      95.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:33:20  386426.6   1087.02 1511984.2      95.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:33:22  386426.7   1086.32 1511506.5      95.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:33:27  386430.0   1084.79 1509604.1      95.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:33:30  386433.2   1083.80 1508511.8      95.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:33:33  386433.1   1083.59 1508429.2      95.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:33:35  386434.7   1083.22 1507001.9      95.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG751_S2/D
    1:33:40  386435.2   1081.38 1505333.9      95.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:33:42  386440.8   1080.52 1501773.2      95.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:33:44  386446.6   1079.73 1500363.2      95.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:33:46  386446.6   1079.60 1500209.6      95.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:33:49  386453.9   1077.73 1496491.4      95.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:33:53  386456.1   1075.96 1494668.4      95.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:33:59  386457.8   1073.74 1490122.9      95.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:34:06  386467.7   1071.16 1487932.1      95.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    1:34:12  386470.5   1069.12 1486213.0      95.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:34:17  386474.2   1066.75 1485092.2      95.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:34:21  386481.4   1065.98 1482059.8      95.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:34:22  386481.4   1065.53 1481439.9      95.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    1:34:24  386489.0   1064.88 1480086.8      95.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:34:30  386497.6   1062.11 1477248.8      95.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:34:32  386500.9   1061.28 1476513.6      95.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:34:35  386503.8   1059.21 1475163.0      95.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:34:37  386505.9   1058.62 1474422.6      95.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:34:39  386506.2   1058.19 1473124.4      95.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:34:41  386510.7   1056.94 1472558.1      95.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:34:45  386516.0   1055.02 1471281.6      95.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:34:46  386513.5   1054.46 1470379.4      95.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:34:47  386513.9   1053.60 1469774.1      95.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:34:49  386516.8   1051.92 1468947.6      95.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:34:50  386517.3   1051.27 1468727.1      95.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    1:34:52  386517.7   1051.03 1468663.4      95.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:34:55  386522.1   1050.49 1466501.9      95.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:34:56  386524.6   1050.37 1464766.8      95.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:34:59  386525.2   1049.89 1464520.2      95.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:35:03  386528.6   1048.81 1463441.8      95.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:35:06  386528.7   1048.68 1463248.4      95.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:35:09  386528.8   1048.34 1462808.1      95.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    1:35:10  386528.5   1048.10 1462757.0      95.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG754_S2/D
    1:35:15  386531.9   1047.03 1461645.2      95.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:35:17  386534.6   1046.27 1460839.9      95.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:35:19  386535.5   1045.72 1460563.1      95.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:35:28  386542.6   1043.88 1454737.1      95.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:35:29  386541.9   1043.74 1454506.0      95.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:35:34  386553.9   1041.90 1451254.9      95.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:35:36  386555.6   1041.61 1451099.4      95.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:35:38  386559.3   1041.23 1450887.6      95.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:35:40  386569.1   1040.55 1447235.8      95.9 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:35:43  386574.2   1039.46 1446759.9      95.9 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:35:44  386576.3   1039.34 1446735.4      95.9 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:35:45  386575.7   1039.25 1446373.9      95.9 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:35:48  386578.1   1038.67 1445718.8      95.9 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:35:50  386584.1   1036.22 1443834.6      95.9 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:35:53  386586.1   1035.19 1443211.8      95.9 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:35:57  386591.4   1032.99 1441134.1      95.9 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:35:58  386590.7   1032.45 1440412.9      95.9 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:36:02  386594.3   1030.71 1439673.0      95.9 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:36:21  386600.8   1029.95 1438697.2      95.9                          
    1:36:32  386596.6   1029.95 1438697.2      95.9                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    1:36:33  386596.6   1029.95 1438697.2      95.9                          
    1:36:37  386596.4   1029.92 1437833.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:36:38  386597.3   1029.75 1437217.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:36:39  386604.4   1028.98 1436628.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:36:42  386609.6   1028.50 1435092.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:36:43  386609.0   1028.38 1435020.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:36:45  386609.7   1028.08 1434559.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:36:48  386610.5   1027.78 1433567.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:36:51  386615.8   1026.93 1433007.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:36:54  386622.8   1025.94 1430361.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:36:58  386623.4   1025.35 1430235.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:36:58  386624.3   1025.28 1430016.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:37:03  386633.5   1023.82 1429014.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:37:06  386633.5   1022.80 1428244.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:37:08  386635.4   1022.33 1427293.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:37:09  386639.1   1021.85 1426777.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    1:37:14  386646.1   1020.05 1424912.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    1:37:21  386660.5   1018.22 1423955.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:37:24  386664.7   1017.56 1422487.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:37:26  386667.6   1016.86 1421339.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:37:26  386667.1   1016.70 1421333.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:37:29  386669.0   1014.83 1420595.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:37:34  386671.9   1014.15 1418699.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:37:34  386670.5   1013.73 1418524.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:37:37  386673.1   1013.20 1417302.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:37:41  386677.3   1011.92 1416163.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:37:45  386686.1   1010.68 1414971.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG754_S2/D
    1:37:49  386689.0   1010.20 1414710.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    1:37:52  386696.8   1009.08 1413074.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:37:53  386692.9   1008.95 1412687.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG754_S2/D
    1:37:58  386704.3   1006.91 1408897.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:37:58  386705.4   1006.55 1408552.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:38:01  386711.5   1004.98 1406873.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:38:03  386714.5   1004.54 1406496.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:38:09  386724.8   1002.18 1404681.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:38:10  386728.3   1001.78 1404042.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:38:13  386732.7   1000.42 1401578.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:38:15  386739.4    999.74 1401005.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:38:18  386739.7    998.84 1400203.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:38:19  386740.0    998.10 1400047.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:38:23  386742.8    997.20 1398026.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:38:25  386741.8    997.15 1398192.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    1:38:27  386741.8    997.11 1398180.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:38:30  386746.7    996.96 1397539.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:38:33  386749.1    996.64 1397291.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:38:38  386758.3    995.97 1395858.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:38:41  386761.0    995.22 1394673.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:38:44  386762.0    994.33 1394057.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:38:46  386764.4    994.15 1392518.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:38:48  386767.6    993.83 1391722.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    1:38:49  386767.7    993.39 1391562.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:38:51  386769.4    993.02 1391285.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG754_S2/D
    1:38:53  386771.1    992.86 1390804.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:38:54  386770.9    992.70 1390793.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:39:00  386780.2    991.40 1388068.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:39:01  386782.2    991.27 1388004.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:39:02  386791.7    991.05 1386440.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:39:07  386799.7    990.10 1384932.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:39:10  386803.2    988.95 1384186.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:39:15  386812.2    987.70 1381892.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:39:18  386814.2    986.30 1381297.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:39:20  386816.2    985.76 1380146.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:39:22  386818.6    985.31 1379587.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:39:25  386832.0    984.33 1377544.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:39:29  386835.7    984.03 1375687.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:39:32  386840.7    982.58 1374892.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:39:34  386842.1    982.22 1373833.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    1:39:38  386848.8    981.00 1373101.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:39:40  386849.0    980.49 1372110.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:39:42  386857.1    980.10 1370765.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:39:44  386859.6    980.02 1370665.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:39:48  386864.8    978.96 1369946.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:39:51  386867.5    978.26 1369264.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    1:39:54  386864.7    977.59 1368897.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:39:57  386868.6    977.04 1368359.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    1:40:00  386870.0    976.05 1367580.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:40:04  386878.4    974.60 1366872.9       0.7 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:40:06  386877.9    974.14 1364908.6       0.7 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:40:07  386879.7    973.65 1363764.0       0.7 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG752_S2/D
    1:40:10  386885.0    972.88 1360331.2       0.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:40:16  386897.6    971.06 1359084.6       0.7 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:40:20  386898.4    969.94 1358543.9       0.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:40:24  386898.8    968.79 1357872.8       0.7 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:40:28  386900.9    968.16 1357366.4       0.7 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG752_S2/D
    1:40:34  386908.4    967.06 1354734.8       0.7 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:40:39  386911.1    966.86 1354228.6       0.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:40:40  386912.0    966.71 1353759.6       0.7 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:40:41  386925.3    966.68 1352946.8       0.7 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:40:42  386927.3    966.64 1352538.1       0.7 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:40:44  386927.8    966.45 1352030.2       0.7 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:40:47  386927.1    966.05 1351279.4       0.7 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:40:51  386925.5    965.59 1350827.9       0.7 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:40:52  386929.3    965.40 1349582.0       0.7 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:40:58  386931.6    964.55 1347575.4       0.7 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:41:00  386931.0    964.26 1347439.1       0.7 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:41:03  386931.3    963.94 1347379.8       0.7 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:41:06  386933.4    963.27 1346531.8       0.7 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:41:08  386945.1    963.05 1345621.9       0.7 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:41:11  386951.5    962.33 1343632.8       0.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:41:12  386952.8    961.55 1342503.2       0.7 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:41:14  386954.2    961.34 1342276.5       0.7 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:41:15  386964.1    960.99 1340666.5       0.7 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:41:17  386964.7    960.76 1340110.5       0.7 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:41:20  386972.4    959.33 1338279.4       0.7 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:41:22  386972.8    959.06 1337726.9       0.7 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:41:24  386976.0    958.19 1336686.2       0.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    1:41:25  386976.4    957.63 1334381.4       0.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    1:41:27  386988.1    957.26 1333019.6       0.7 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:41:31  386993.7    956.68 1331790.1       0.7 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:41:32  386994.1    956.41 1331731.2       0.7 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:41:33  386996.5    956.15 1331337.1       0.7 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    1:41:36  386995.1    955.81 1331109.8       0.7 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:41:38  386994.6    954.95 1330990.4       1.6 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:41:39  386997.6    954.37 1330187.1       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:41:41  387001.7    954.11 1329251.6       1.6 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:41:43  387008.3    953.65 1321219.2       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:41:48  387009.5    952.06 1319495.5       1.6 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:41:50  387013.2    951.44 1318300.4       1.6 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:41:51  387013.4    951.31 1318300.4       1.6 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:41:53  387017.1    950.71 1315754.4       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:41:56  387040.9    950.12 1298413.0       1.6 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:42:00  387051.5    948.75 1294411.9       1.6 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:04  387058.6    948.33 1293562.8       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:42:05  387059.2    947.62 1293347.0       1.6 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:42:06  387060.8    947.20 1293160.9       1.6 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:10  387067.3    946.08 1290217.0       1.6 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:42:12  387067.3    945.91 1290116.1       1.6 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:42:13  387069.5    945.83 1289526.5       1.6 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:42:16  387069.7    945.15 1289047.4       1.6 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:42:20  387070.2    944.72 1287810.4       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:23  387072.0    944.42 1287502.8       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:25  387070.6    944.15 1287403.6       1.6 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:42:29  387082.7    943.28 1285388.6       1.6 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:42:32  387086.1    942.77 1284679.5       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:42:36  387092.3    941.82 1283841.1       1.6 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:42:39  387097.8    941.36 1282081.0       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:40  387098.6    941.07 1281882.6       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:42:44  387101.9    940.20 1281224.1       1.6 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:42:46  387106.9    938.69 1278673.6       1.6 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:42:47  387107.5    937.90 1278300.1       1.6 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:42:49  387108.2    937.26 1278001.1       1.6 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:50  387110.6    937.01 1277856.2       1.6 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:42:51  387114.9    936.78 1277585.5       1.6 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:42:54  387124.1    936.47 1276156.0       1.6 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    1:42:57  387132.3    934.73 1272674.5       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    1:42:58  387138.1    934.58 1272302.6       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:43:00  387146.9    933.38 1271460.1       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:43:03  387161.6    933.34 1269556.6       1.6 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:43:04  387165.4    933.14 1269279.9       1.6 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:43:06  387166.1    932.62 1268696.4       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:43:06  387173.5    932.25 1268195.4       1.6 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:43:08  387179.4    931.82 1267653.1       1.6 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:43:12  387185.1    930.32 1265289.8       1.6 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:43:17  387191.0    928.38 1263480.9       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:43:22  387196.1    926.73 1262491.1       1.6 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:43:24  387198.0    926.18 1262195.1       1.6 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:43:24  387198.6    925.94 1261740.0       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:43:28  387203.3    925.01 1260892.2       1.6 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:43:30  387203.5    924.90 1260700.4       1.6 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:43:32  387205.2    924.66 1259939.8       1.6 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:43:33  387205.9    924.56 1259859.8       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:43:36  387207.1    924.06 1259129.4       1.6 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:43:39  387209.1    924.01 1258363.1       1.6 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    1:43:41  387208.4    923.78 1258206.5       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:43:44  387214.5    923.42 1256320.0       1.6 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:43:47  387213.5    922.83 1255831.0       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:43:48  387214.3    922.43 1255684.6       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:43:53  387217.5    921.36 1252871.2       1.6 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:43:56  387217.3    920.97 1252651.2       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:43:59  387219.8    920.44 1251916.6       1.6 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:44:02  387222.0    920.03 1251427.0       1.6 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:44:03  387225.3    919.92 1250075.1       1.6 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:44:05  387228.0    919.52 1249924.0       1.6 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    1:44:07  387228.6    919.43 1249817.2       1.6 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:44:09  387230.1    919.17 1249487.1       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:44:11  387231.2    918.52 1249024.0       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:44:13  387233.5    918.11 1248791.2       1.6 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:44:18  387239.4    917.65 1248404.2       1.6 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:44:20  387238.6    917.56 1247703.2       1.6 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:44:22  387239.4    917.38 1247645.5       1.6 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:44:24  387238.8    917.01 1247554.0       1.6 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:44:25  387240.2    916.73 1246830.1       1.6 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:44:26  387241.8    916.62 1245873.9       1.6 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:44:28  387241.4    915.41 1245632.5       1.6 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:44:31  387243.0    914.73 1245420.8       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG752_S2/D
    1:44:32  387247.3    914.34 1244937.0       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:44:39  387257.2    912.98 1242696.0       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    1:44:40  387257.7    912.67 1242499.2       1.6 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG752_S2/D
    1:44:42  387258.9    912.46 1242150.5       1.6 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:44:46  387261.9    911.73 1241370.6       1.6 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:44:49  387267.4    910.35 1240629.2       1.6 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG727_S2/D
    1:44:53  387283.2    909.46 1240070.9       1.6 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:44:57  387288.6    908.92 1238232.1       1.6 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:45:02  387291.5    907.88 1237629.8       1.7 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:45:05  387298.0    907.39 1236847.0       1.7 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    1:45:06  387307.2    907.12 1235906.5       1.7 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:45:09  387309.8    906.96 1235519.9       1.7 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:45:09  387309.8    906.87 1235517.6       1.7 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:45:11  387309.6    906.78 1235518.9       1.7 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:45:13  387308.5    906.41 1235313.4       1.7 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:45:15  387308.6    906.16 1234968.0       1.7 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:45:17  387310.2    905.86 1234098.2       1.7 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:45:18  387310.1    905.39 1233868.0       1.7 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:45:21  387308.6    904.96 1233261.4       1.7 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:45:25  387312.8    904.11 1232926.6       1.7 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    1:45:26  387314.5    903.95 1232617.8       1.7 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG727_S2/D
    1:45:28  387316.4    903.69 1231996.1       1.7 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:45:30  387314.7    903.46 1231397.0       1.7 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:45:31  387314.0    903.30 1231047.5       1.7 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:45:33  387319.2    902.80 1230451.2       2.1 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:45:35  387322.9    902.20 1229710.9       2.1 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:45:36  387323.2    902.09 1229182.1       2.1 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:45:38  387323.6    902.00 1229158.0       2.1 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:45:39  387324.6    901.63 1228825.2       2.1 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:45:41  387324.8    901.31 1228113.6       2.1 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:45:44  387327.5    901.19 1227872.2       2.1 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:45:45  387327.1    901.13 1227896.6       2.1 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:45:47  387332.3    900.65 1227316.5       2.1 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:45:49  387332.7    900.60 1227294.4       2.1 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:45:49  387332.8    900.58 1227271.8       2.1 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:45:52  387331.6    900.36 1227184.0       2.1 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:45:54  387334.0    899.66 1224455.4       2.1 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG727_S2/D
    1:45:56  387334.0    899.62 1224397.6       2.1 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:45:57  387337.3    899.42 1224087.5       2.1 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:46:00  387340.5    898.79 1222301.1       2.1 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:46:01  387339.7    898.25 1222117.9       2.1 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:46:02  387345.9    897.40 1221248.1       2.1 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:05  387349.1    896.73 1221097.4       2.1 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:46:06  387350.0    896.54 1220866.8       2.1 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:46:08  387355.5    895.83 1219956.5       2.1 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:46:09  387357.2    895.54 1219443.8       2.1 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:46:14  387363.6    894.93 1217810.5       2.1 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    1:46:14  387363.6    894.84 1217754.0       2.1 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:46:16  387364.7    894.11 1217511.9       2.1 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:17  387406.0    893.92 1212671.5       2.1 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:46:21  387412.7    893.33 1211685.6       2.1 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:46:22  387414.3    893.20 1211368.5       2.1 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:46:24  387418.2    891.76 1210595.8       2.1 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:46:25  387419.1    891.53 1210018.5       2.1 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:26  387419.3    891.46 1209482.6       2.1 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:46:29  387423.7    890.99 1208790.2       2.1 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:31  387427.0    890.02 1207981.5       2.1 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:46:33  387429.7    889.49 1207767.6       2.1 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:46:35  387432.4    888.95 1207085.8       2.1 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    1:46:38  387437.6    888.72 1206792.2       2.1 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:46:40  387445.7    888.15 1204283.8       2.1 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:41  387445.5    888.02 1204241.0       2.1 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:42  387445.8    887.87 1203829.6       2.1 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:46:44  387445.8    887.62 1203496.1       2.1 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:46:48  387454.9    887.03 1199073.1       2.1 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:46:50  387456.9    886.37 1198229.5       2.1 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:46:53  387455.9    886.10 1197469.9       2.1 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:46:53  387457.1    886.09 1196064.4       2.1 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:46:55  387457.3    885.66 1195985.6       2.1 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:46:57  387458.5    885.57 1195483.2       2.1 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:46:58  387460.2    885.42 1195024.5       2.1 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:47:02  387468.3    884.91 1186118.1       2.1 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:47:06  387472.7    884.27 1185795.5       2.5 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    1:47:08  387473.3    884.14 1185733.4       2.5 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:47:09  387474.5    883.91 1185589.9       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:47:12  387478.2    883.50 1185269.5       2.5 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:47:18  387485.8    882.52 1184491.1       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:47:21  387488.0    880.89 1182166.2       2.5 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:47:22  387489.0    880.53 1181812.1       2.5 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:47:23  387490.6    880.49 1181689.8       2.5 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:47:24  387492.3    880.13 1181631.5       2.5 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:47:30  387501.1    879.35 1180674.4       2.5 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:47:34  387503.5    879.05 1180474.5       2.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:47:35  387502.7    878.90 1179964.5       2.5 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:47:39  387510.7    878.23 1178930.4       2.5 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:47:42  387511.9    877.96 1178364.9       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:47:45  387513.9    877.65 1177244.4       2.5 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:47:46  387513.9    877.17 1177083.6       2.5 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:47:48  387515.8    876.53 1176252.0       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:47:49  387517.6    876.22 1175244.1       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:47:54  387524.4    874.76 1174163.2       2.5 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:47:58  387527.0    874.00 1173928.9       2.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:48:02  387533.7    873.35 1173197.4       2.5 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:48:02  387533.8    873.16 1173065.9       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:48:06  387535.1    872.68 1172568.8       2.5 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:48:07  387534.6    872.28 1172392.1       2.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    1:48:13  387545.0    871.59 1167205.8       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:48:16  387548.0    871.04 1166004.6       2.5 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:48:17  387548.8    870.81 1165513.1       2.5 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:48:22  387552.7    870.44 1164802.5       2.5 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:48:23  387554.5    870.38 1164748.5       2.5 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:48:25  387554.7    870.38 1164642.0       2.5 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:48:29  387562.2    869.91 1163762.1       2.5 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:48:31  387567.2    869.75 1163165.4       2.5 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    1:48:35  387570.0    869.75 1163135.6       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:48:37  387571.2    869.42 1162956.2       2.5 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:48:38  387571.7    869.05 1162770.2       2.5 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:48:40  387576.5    868.72 1162531.2       2.5 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:48:43  387578.4    868.48 1162041.9       2.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:48:44  387578.4    868.36 1162031.9       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:48:46  387578.7    868.36 1161995.6       2.5 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:48:48  387579.3    868.10 1161381.2       2.5 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:48:51  387580.3    867.88 1159946.6       2.5 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:48:52  387583.4    867.80 1159182.0       2.5 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:48:54  387585.2    867.34 1158879.8       2.5 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:48:57  387587.7    866.75 1157478.8       2.5 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:48:58  387594.3    866.71 1156614.6       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:49:00  387599.7    866.63 1156362.9       2.5 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:49:01  387597.8    866.48 1156220.6       2.5 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:49:05  387600.9    865.51 1151376.8       2.5 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:49:09  387601.0    864.68 1150717.1       2.5 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:49:12  387617.7    864.41 1137200.9       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:49:14  387620.3    864.22 1135298.5       2.5 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:49:17  387624.3    863.37 1134495.6       2.5 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:49:20  387624.3    863.28 1134373.1       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:49:25  387630.3    862.23 1133966.9       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:49:30  387635.5    861.32 1132089.2       2.5 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:49:30  387635.2    861.19 1132060.0       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:49:35  387639.6    860.35 1130791.8       2.5 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    1:49:38  387638.0    859.10 1130053.8       2.5 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:49:39  387639.8    858.64 1129876.9       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    1:49:42  387644.4    858.08 1129479.5       2.5 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:49:43  387647.8    857.84 1129010.8       2.5 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:49:47  387650.1    857.30 1127789.2       2.5 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG723_S2/D
    1:49:48  387654.5    857.10 1123780.9       2.5 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:49:49  387654.8    856.91 1123693.9       2.5 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:49:50  387655.3    856.53 1122514.2       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:49:51  387655.8    856.39 1122447.5       2.5 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:49:53  387659.5    855.97 1121209.4       2.5 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:49:54  387660.5    855.80 1121068.1       2.5 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:49:56  387660.7    855.33 1120729.8       2.5 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:49:59  387664.2    854.92 1119831.9       2.5 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:50:02  387671.1    854.50 1119443.4       2.5 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:50:06  387680.3    854.02 1116245.6       2.5 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:50:08  387683.9    853.51 1116062.0       2.5 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:50:11  387691.6    852.39 1114172.9       2.5 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:50:19  387699.4    851.20 1113592.4       2.5 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:50:21  387707.1    850.87 1112964.0       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:50:24  387706.2    850.48 1112204.4       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    1:50:25  387708.7    850.24 1111344.6       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:50:26  387711.9    849.82 1111107.2       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:50:30  387719.1    849.42 1110398.6       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:50:33  387723.0    848.95 1109401.4       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:50:36  387728.2    848.05 1108319.2       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:50:39  387734.3    847.29 1107275.6       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:50:41  387743.1    846.90 1106821.5       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:50:44  387746.9    846.19 1106506.9       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:50:45  387747.9    845.80 1106227.5       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:50:49  387750.2    845.05 1105525.8       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:50:52  387758.2    844.30 1102701.6       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:50:56  387760.9    843.60 1101423.5       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:50:58  387765.2    843.44 1099477.8       3.2 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:50:59  387767.4    843.35 1099359.9       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:51:00  387767.0    843.31 1099310.8       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:51:05  387767.4    842.94 1098803.5       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:51:07  387771.6    842.75 1096490.2       3.2 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:51:16  387772.6    842.67 1095966.1       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:51:18  387772.8    842.61 1095619.1       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:51:21  387772.6    842.26 1095444.8       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:51:22  387782.0    842.21 1094548.0       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:51:26  387781.1    841.62 1094400.2       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:51:27  387781.3    841.60 1094219.5       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:51:29  387781.5    841.45 1094108.6       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:51:30  387782.6    841.13 1093993.8       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:51:30  387782.4    841.10 1093982.6       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:51:32  387784.4    840.67 1093812.0       3.2 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG723_S2/D
    1:51:33  387784.4    840.66 1093783.0       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:51:34  387784.4    840.65 1093834.4       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:51:37  387785.5    840.60 1093730.1       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:51:42  387789.5    840.11 1093404.9       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:51:46  387793.3    839.44 1091632.6       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:51:49  387792.8    839.00 1091557.6       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:51:52  387793.7    838.76 1091322.9       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:51:53  387795.7    838.60 1091098.0       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:51:54  387794.8    838.50 1090718.1       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:51:56  387800.7    838.27 1090270.6       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:52:00  387801.6    837.64 1089935.0       3.2 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:52:02  387808.1    837.35 1088850.1       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:52:04  387808.4    837.29 1088775.8       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:52:10  387812.4    836.95 1087891.4       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:52:13  387812.2    836.63 1087689.9       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:52:16  387812.0    836.40 1087420.2       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:52:20  387812.4    835.73 1087248.4       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:52:21  387813.1    835.71 1087133.4       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:52:24  387813.0    835.51 1087004.1       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:52:26  387816.0    834.82 1086479.2       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:52:30  387816.7    834.50 1086332.9       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:52:32  387816.6    834.43 1086208.1       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:52:35  387819.1    834.32 1085662.0       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:52:39  387822.1    833.69 1084850.0       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    1:52:40  387822.1    833.43 1084485.9       3.2 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:52:41  387824.3    833.23 1081611.0       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    1:52:44  387826.8    832.77 1080870.4       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:52:48  387831.9    832.10 1079787.9       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:52:49  387833.5    831.92 1079505.4       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:52:53  387837.9    831.47 1079236.4       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:52:56  387837.7    830.90 1079052.5       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:52:59  387842.6    830.47 1077952.2       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:53:09  387847.5    830.11 1077250.9       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:53:11  387848.0    830.11 1077014.0       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:53:14  387848.6    829.79 1076742.6       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:53:16  387848.6    829.73 1076733.6       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:53:18  387850.2    829.46 1076663.1       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:53:19  387850.2    829.46 1076662.6       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG724_S2/D
    1:53:20  387855.0    829.39 1076413.8       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:53:25  387858.4    828.86 1075886.1       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:53:27  387858.8    828.68 1075697.5       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:53:29  387859.9    828.42 1075589.6       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:53:31  387860.2    828.42 1075586.4       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:53:32  387860.6    828.33 1075526.0       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:53:35  387864.8    828.13 1075000.5       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:53:37  387864.4    828.02 1074989.4       3.2 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:53:40  387866.4    827.70 1074277.6       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:53:42  387866.0    827.27 1073070.8       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:53:44  387865.2    827.14 1073013.9       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    1:53:44  387865.2    826.99 1072866.1       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:53:46  387865.1    826.92 1072807.8       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:53:48  387865.7    826.56 1072427.9       3.2 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:53:49  387865.9    826.51 1071858.9       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:53:50  387867.7    826.15 1071210.5       3.2 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:53:54  387868.0    825.83 1070996.9       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:53:57  387869.9    825.38 1070673.6       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:53:59  387875.9    824.66 1070431.4       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:54:02  387881.4    824.45 1069829.0       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:54:03  387883.7    823.91 1069272.2       3.2 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:54:05  387886.5    823.62 1068687.9       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:54:05  387886.7    823.61 1068700.2       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:54:06  387887.8    823.20 1068253.0       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:54:06  387888.6    822.98 1068168.1       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:54:08  387889.1    822.91 1068090.4       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG773_S1/D
    1:54:10  387890.8    822.74 1068107.0       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    1:54:11  387892.8    822.65 1067824.0       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:54:14  387899.2    822.35 1062596.0       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    1:54:17  387902.3    821.99 1062042.8       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:54:18  387899.9    821.34 1061755.2       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:54:19  387901.7    821.09 1061423.2       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:54:20  387902.2    820.87 1061054.0       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    1:54:24  387902.3    820.63 1060888.5       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:54:25  387904.0    820.50 1059480.9       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    1:54:26  387904.5    820.40 1059148.4       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:54:27  387905.5    820.36 1058996.5       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:54:30  387907.0    819.88 1058420.0       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:54:32  387912.6    819.58 1055772.6       3.2 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:54:36  387921.8    818.81 1054680.4       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:54:41  387928.3    817.61 1052594.0       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:54:46  387938.4    816.86 1051849.6       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    1:54:49  387944.6    815.70 1051004.0       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:54:50  387945.1    815.32 1050819.0       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:54:52  387945.0    815.11 1050741.2       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:54:53  387944.0    814.99 1050645.1       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:54:55  387949.0    814.36 1049785.2       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG723_S2/D
    1:54:58  387956.1    814.02 1049196.6       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:55:03  387957.1    812.88 1048519.6       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    1:55:05  387962.7    812.25 1047635.6       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:55:07  387966.1    812.01 1045536.6       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:55:13  387966.7    811.46 1044192.3       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:55:13  387966.7    811.36 1044123.7       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:55:15  387967.1    811.26 1043427.2       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:55:19  387967.2    811.11 1043276.4       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:55:21  387968.9    810.95 1043128.9       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:55:22  387972.9    810.78 1042762.9       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:55:24  387974.7    810.61 1041756.6       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:55:24  387974.7    810.43 1041752.2       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:55:24  387973.9    810.35 1041687.1       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:55:26  387974.7    810.17 1041104.3       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    1:55:28  387984.4    809.99 1039492.7       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:55:30  387984.6    809.98 1039481.8       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:55:31  387984.6    809.97 1039359.4       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:55:33  387985.4    809.85 1039310.3       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:55:35  387988.2    809.66 1039213.5       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:55:37  387992.2    809.02 1039041.9       3.2 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:55:37  387993.3    808.90 1039037.9       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    1:55:39  387996.7    808.59 1038776.0       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    1:55:41  387999.5    808.28 1038538.3       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    1:55:42  388000.3    808.20 1038380.0       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:55:42  387999.5    808.13 1038346.3       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:55:43  388002.3    807.88 1035657.0       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    1:55:44  388003.1    807.80 1035531.3       3.2 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:55:46  388005.3    807.56 1033410.7       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:55:48  388010.5    807.38 1031497.2       3.2 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:55:50  388012.1    807.06 1031025.2       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:55:52  388012.5    806.86 1030953.4       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:55:52  388015.4    806.63 1030449.4       3.2 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    1:55:53  388017.8    806.55 1030236.0       3.2 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:55:57  388025.5    805.73 1029649.8       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:56:04  388034.2    804.54 1028431.4       3.2 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:56:07  388032.0    804.53 1028285.0       3.2 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:56:09  388035.2    804.36 1027865.0       3.2 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    1:56:12  388035.3    804.23 1027412.0       3.2 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    1:56:12  388035.5    804.19 1027409.4       3.2 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:56:14  388035.8    804.05 1026854.7       3.2 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:56:15  388037.9    803.94 1026770.8       3.2 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:56:18  388040.1    803.67 1026372.4       3.2 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:56:26  388046.4    803.43 1026016.4       3.2 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:56:37  388046.6    803.43 1026000.4       1.7 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/net1854009
    1:56:40  388047.0    803.41 1024942.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:56:42  388048.7    803.37 1024874.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:56:44  388047.2    803.05 1024811.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    1:56:45  388047.3    802.96 1024782.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:56:48  388049.5    802.51 1024764.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:56:50  388051.5    802.22 1024609.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:56:51  388051.3    802.20 1024583.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:56:51  388051.4    802.12 1024553.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:56:53  388053.3    802.00 1024355.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:56:58  388055.0    801.19 1023627.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    1:57:00  388056.0    800.88 1023464.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:57:01  388057.9    800.57 1023408.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:57:04  388060.7    800.26 1023159.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:57:06  388061.8    800.00 1023090.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:57:07  388061.7    799.79 1023108.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:57:09  388063.0    799.48 1023086.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG773_S1/D
    1:57:10  388063.4    799.32 1023013.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:57:10  388064.8    799.22 1023002.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:57:11  388063.9    799.22 1022982.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:57:18  388070.8    798.67 1022244.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:57:20  388072.5    798.50 1022142.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    1:57:21  388076.5    798.28 1021692.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:57:24  388073.7    798.03 1020990.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:57:27  388075.5    797.73 1020538.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:57:27  388075.9    797.68 1020381.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:57:28  388076.9    797.47 1020364.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:57:30  388083.9    797.27 1019961.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:57:31  388084.4    797.01 1019893.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:57:33  388085.8    796.70 1019570.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    1:57:38  388087.8    796.42 1019396.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    1:57:39  388087.9    796.41 1019391.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:57:42  388089.4    796.27 1019106.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:57:45  388092.8    796.09 1018358.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    1:57:47  388092.8    796.06 1018350.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:57:50  388095.9    795.68 1017901.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:57:51  388098.4    795.45 1017422.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:57:55  388098.8    795.12 1017370.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:57:57  388100.7    795.10 1017324.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:58:00  388104.0    794.92 1017206.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    1:58:02  388104.1    794.66 1016975.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:58:07  388102.9    794.39 1016758.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    1:58:07  388103.0    794.37 1016642.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:58:13  388108.0    793.75 1016064.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    1:58:16  388110.2    793.41 1015819.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:58:19  388111.4    793.31 1015633.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:58:22  388111.6    792.94 1014953.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    1:58:24  388110.8    792.54 1014764.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:58:27  388109.6    792.48 1014572.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    1:58:29  388109.2    792.29 1014317.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    1:58:31  388113.1    792.16 1013815.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    1:58:32  388115.2    791.96 1013638.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:58:35  388137.6    791.43 1010252.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:58:37  388139.8    791.26 1009636.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    1:58:40  388140.4    791.06 1009531.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:58:45  388145.9    790.59 1009225.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    1:58:49  388147.0    790.33 1008608.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:58:53  388147.4    789.90 1008161.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:58:56  388151.6    789.45 1007972.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:58:57  388161.2    789.33 1007177.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:58:59  388166.2    789.13 1006956.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    1:59:02  388172.3    788.80 1005566.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    1:59:03  388173.6    788.33 1005387.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:59:12  388182.4    787.73 1004702.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    1:59:15  388186.8    787.41 1004098.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:59:16  388189.5    787.09 1004023.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    1:59:19  388190.0    786.62 1003805.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    1:59:24  388191.8    786.51 1003577.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    1:59:26  388193.8    786.19 1001703.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:59:29  388196.6    786.00 1001642.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:59:31  388200.2    785.81 1001615.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:59:32  388200.6    785.63 1000980.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    1:59:35  388199.2    785.45 1000813.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:59:37  388199.6    785.29 1000624.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    1:59:38  388201.3    785.28 1000591.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    1:59:42  388201.1    785.05  999829.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    1:59:46  388204.7    784.92  999623.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    1:59:46  388206.7    784.86  998481.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    1:59:48  388207.5    784.81  998246.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    1:59:50  388207.3    784.66  998211.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    1:59:55  388202.8    784.09  997793.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    1:59:57  388205.7    783.69  997520.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    1:59:59  388207.2    783.59  997471.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:00:04  388211.4    783.03  997112.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG750_S2/D
    2:00:06  388211.5    782.76  996390.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:00:07  388212.7    782.52  996153.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:00:12  388213.4    781.91  995607.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    2:00:14  388214.1    781.68  995509.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:00:19  388215.6    781.23  995476.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    2:00:24  388223.4    780.93  995071.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:00:25  388225.8    780.76  994972.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    2:00:27  388225.8    780.69  994909.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:00:32  388229.6    780.15  994711.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:00:34  388229.4    780.06  994539.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:00:37  388233.0    779.43  994061.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:00:40  388233.6    779.13  993836.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:00:41  388233.6    779.07  993819.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    2:00:41  388235.5    778.93  993645.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:00:45  388240.8    778.25  993051.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    2:00:47  388241.2    778.16  992961.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    2:00:48  388241.1    778.10  992840.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:00:53  388243.3    777.77  992533.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:00:55  388242.4    777.50  992433.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:00:55  388243.0    777.49  991121.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG701_S3/D
    2:01:01  388245.8    776.73  990878.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:01:03  388250.3    776.42  990441.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:01:08  388254.3    776.03  989693.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:01:09  388256.5    775.88  989222.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:01:19  388268.9    774.65  982984.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:01:25  388277.2    774.19  982558.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:01:29  388282.9    773.56  981992.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:01:29  388287.3    773.53  979339.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:01:34  388294.9    772.82  974623.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:01:36  388293.9    772.53  974373.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:01:38  388296.7    772.33  974141.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:01:44  388303.3    771.73  973365.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:01:48  388312.5    771.09  972557.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:01:54  388325.7    769.99  970925.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:01:59  388331.7    769.07  970165.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    2:02:06  388343.9    768.10  966398.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:02:09  388346.1    767.58  965905.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    2:02:19  388366.0    766.47  961773.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:02:28  388372.0    765.55  960620.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:02:36  388375.8    764.80  960074.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:02:39  388374.3    764.68  959988.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG773_S1/D
    2:02:40  388375.1    764.67  959711.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:02:45  388373.3    764.46  959532.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:02:48  388378.2    763.99  959224.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:02:50  388378.6    763.84  958614.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:02:57  388378.5    763.77  958405.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:02:58  388379.3    763.66  958400.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:03:01  388394.0    763.32  955821.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:03:09  388408.5    762.76  952904.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:03:13  388410.1    762.65  952514.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:03:15  388410.3    762.65  952479.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:03:17  388421.8    762.47  951175.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:03:19  388420.5    762.43  951063.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:03:20  388420.7    762.43  951017.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:03:21  388421.7    762.37  950736.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    2:03:23  388422.0    761.99  950327.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:03:27  388424.0    761.52  948818.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:03:29  388424.3    761.18  948721.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:03:30  388424.2    761.17  948733.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:03:33  388430.7    760.98  948179.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:03:40  388438.6    760.57  946753.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:03:42  388441.2    760.17  946673.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:03:46  388443.2    759.87  946350.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:03:48  388453.6    759.60  945274.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:03:50  388454.4    759.48  945227.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:03:50  388455.3    759.36  944723.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:03:55  388458.6    758.99  943623.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:03:56  388460.9    758.79  943430.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:03:58  388464.9    758.63  943113.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:04:01  388468.1    758.12  942531.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:04:02  388468.1    757.96  942532.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:04:05  388470.7    757.88  942134.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:04:08  388475.3    757.72  940642.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    2:04:09  388478.0    757.61  940277.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    2:04:10  388478.4    757.60  940287.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    2:04:12  388483.1    757.54  939409.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:04:14  388484.2    757.47  939248.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:04:16  388486.1    757.33  939069.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    2:04:18  388486.0    757.25  939035.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:04:23  388488.0    757.10  938571.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:04:26  388489.2    756.93  938336.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:04:29  388488.6    756.53  938153.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:04:36  388489.9    755.95  937720.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:04:38  388490.6    755.87  937708.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:04:39  388490.6    755.85  937609.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:04:41  388491.1    755.73  937477.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:04:46  388490.5    755.41  936808.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:04:47  388495.1    755.25  935905.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:04:48  388494.2    754.87  935752.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:04:49  388494.9    754.78  935453.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:04:50  388494.9    754.64  935087.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:04:57  388496.3    754.12  934972.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:05:00  388502.4    753.82  934569.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:05:02  388503.9    753.75  934491.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    2:05:05  388504.9    753.50  934279.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:05:06  388505.0    753.43  934234.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:05:08  388507.3    753.21  934011.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:05:13  388512.4    752.42  933729.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:05:15  388516.4    752.17  933516.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:05:19  388522.2    751.67  932735.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:05:20  388528.6    751.10  932588.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:05:21  388529.3    751.08  932244.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:05:22  388529.3    750.92  932213.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:05:23  388529.0    750.79  931973.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:05:26  388532.4    750.31  930618.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    2:05:29  388537.7    749.94  930189.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:05:31  388542.1    749.31  929356.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:05:34  388546.5    748.78  929089.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:05:36  388550.9    748.53  928793.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:05:43  388550.9    748.01  928186.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:05:47  388557.2    747.26  927000.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:05:52  388566.6    746.48  926245.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:05:54  388567.6    746.19  926093.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:06:00  388573.8    745.56  925334.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:06:01  388576.8    745.39  924945.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:06:16  388578.3    745.39  924721.4       0.0                          
    2:06:19  388580.1    745.39  924288.8       0.0                          
    2:06:22  388586.9    745.39  923090.1       0.0                          
    2:06:24  388591.3    744.64  922210.4       0.0                          
    2:06:29  388592.7    744.64  921431.3       0.0                          
    2:06:31  388602.8    744.44  916143.9       0.0                          
    2:06:32  388610.8    744.44  912268.1       0.0                          
    2:06:33  388606.0    744.44  910513.9       0.0                          
    2:06:36  388609.4    744.44  909725.6       0.0                          
    2:06:38  388611.4    744.40  908841.3       0.0                          
    2:06:40  388612.0    744.40  906609.6       0.0                          
    2:06:45  388613.5    744.40  906455.3       0.0                          
    2:06:48  388617.5    744.40  906182.4       0.0                          
    2:06:52  388621.7    744.40  904017.5       0.0                          
    2:06:55  388625.5    744.40  902815.4       0.0                          
    2:06:58  388629.4    744.40  899647.6       0.0                          
    2:06:59  388630.5    744.40  898750.7       0.0                          
    2:07:02  388632.5    744.40  898112.1       0.0                          
    2:07:06  388631.2    744.40  897303.2       0.0                          
    2:07:07  388634.3    744.40  895909.5       0.0                          
    2:07:09  388634.7    744.40  894457.0       0.0                          
    2:07:10  388636.3    744.40  893172.4       0.0                          
    2:07:12  388641.8    744.40  890615.5       0.0                          
    2:07:14  388643.1    744.40  889331.1       0.0                          
    2:07:17  388639.0    744.40  888470.3       0.0                          
    2:07:18  388640.6    744.40  887895.4       0.0                          
    2:07:23  388644.0    744.40  886916.4       0.0                          
    2:07:24  388645.8    744.40  884220.8       0.0                          
    2:07:25  388647.1    744.40  883257.6       0.0                          
    2:07:27  388655.7    744.40  880912.0       0.0                          
    2:07:27  388658.4    744.40  880358.1       0.0                          
    2:07:29  388659.3    744.40  879082.7       0.0                          
    2:07:30  388661.3    744.40  878510.2       0.0                          
    2:07:32  388666.2    744.40  877090.9       0.0                          
    2:07:37  388671.4    744.40  876474.4       0.0                          
    2:07:39  388675.5    744.40  875490.1       0.0                          
    2:07:41  388680.6    744.40  874443.7       0.0                          
    2:07:43  388684.2    744.40  873048.1       0.0                          
    2:07:44  388687.2    744.40  872782.4       0.0                          
    2:07:47  388693.1    744.40  871544.9       0.0                          
    2:07:50  388698.0    744.40  870279.9       0.0                          
    2:07:52  388700.7    744.40  868874.6       0.0                          
    2:07:54  388703.7    744.40  867256.0       0.0                          
    2:07:55  388704.8    744.40  866739.2       0.0                          
    2:07:59  388706.3    744.40  866360.4       0.0                          
    2:08:02  388708.7    744.40  866047.0       0.0                          
    2:08:03  388708.9    744.40  865111.3       0.0                          
    2:08:05  388710.6    744.40  864709.2       0.0                          
    2:08:07  388712.4    744.40  863156.2       0.0                          
    2:08:08  388713.4    744.40  861332.8       0.0                          
    2:08:09  388715.5    744.40  860384.1       0.0                          
    2:08:11  388718.1    744.40  859010.8       0.0                          
    2:08:13  388718.1    744.40  858043.8       0.0                          
    2:08:14  388718.1    744.40  857140.8       0.0                          
    2:08:16  388722.8    744.40  855019.3       0.0                          
    2:08:18  388726.0    744.40  854339.6       0.0                          
    2:08:20  388729.4    744.40  853603.1       0.0                          
    2:08:21  388731.2    744.40  853078.1       0.0                          
    2:08:22  388734.8    744.40  852768.1       0.0                          
    2:08:25  388740.3    744.40  850324.7       0.0                          
    2:08:28  388745.3    744.40  849545.9       0.0                          
    2:08:30  388749.9    744.40  848573.4       0.0                          
    2:08:32  388751.9    744.40  847834.1       0.0                          
    2:08:35  388755.0    744.40  847124.2       0.0                          
    2:08:36  388760.3    744.40  846235.7       0.0                          
    2:08:38  388762.5    744.40  845211.5       0.0                          
    2:08:40  388765.6    744.40  843265.3       0.0                          
    2:08:41  388767.4    744.40  841968.4       0.0                          
    2:08:43  388769.8    744.40  841044.6       0.0                          
    2:08:47  388772.8    744.40  839844.1       0.0                          
    2:08:49  388775.6    744.40  838079.2       0.0                          
    2:08:50  388779.4    744.40  836687.1       0.0                          
    2:08:52  388781.5    744.40  835483.3       0.0                          
    2:08:54  388783.4    744.40  833882.6       0.0                          
    2:08:55  388784.0    744.40  833466.2       0.0                          
    2:08:57  388785.8    744.40  832111.6       0.0                          
    2:08:58  388788.8    744.40  830805.2       0.0                          
    2:09:00  388790.1    744.40  829380.4       0.0                          
    2:09:03  388789.2    744.40  828373.3       0.0                          
    2:09:06  388793.4    744.40  827620.1       0.0                          
    2:09:08  388794.8    744.40  826405.5       0.0                          
    2:09:10  388798.1    744.40  825025.8       0.0                          
    2:09:13  388807.8    744.40  823695.2       0.0                          
    2:09:14  388801.2    744.40  821980.2       0.0                          
    2:09:17  388802.7    744.40  821323.2       0.0                          
    2:09:18  388803.3    744.40  820461.5       0.0                          
    2:09:19  388804.8    744.40  819181.1       0.0                          
    2:09:20  388805.6    744.40  818733.1       0.0                          
    2:09:21  388790.2    744.40  817732.4       0.0                          
    2:09:25  388792.5    744.40  817136.8       0.0                          
    2:09:26  388796.4    744.40  816605.4       0.0                          
    2:09:29  388800.7    744.40  816315.4       0.0                          
    2:09:32  388805.4    744.40  814778.2       0.0                          
    2:09:39  388808.9    744.40  813039.8       0.0                          
    2:09:45  388810.4    744.40  812396.4       0.0                          
    2:09:48  388810.2    744.40  811574.9       0.0                          
    2:09:49  388810.5    744.40  811275.8       0.0                          
    2:09:51  388814.1    744.40  810158.6       0.0                          
    2:09:53  388816.8    744.40  809002.2       0.0                          
    2:09:55  388818.4    744.40  808021.6       0.0                          
    2:09:59  388819.2    744.40  807889.1       0.0                          
    2:10:02  388825.2    744.40  806130.5       0.0                          
    2:10:06  388829.2    744.40  805193.0       0.0                          
    2:10:11  388835.1    744.40  804210.9       0.0                          
    2:10:14  388837.4    744.40  803139.9       0.0                          
    2:10:15  388840.2    744.40  802479.4       0.0                          
    2:10:18  388844.6    744.40  801698.4       0.0                          
    2:10:22  388845.8    744.40  801236.3       0.0                          
    2:10:26  388849.8    744.40  800610.2       0.0                          
    2:10:30  388852.4    744.40  799694.8       0.0                          
    2:10:33  388853.8    744.40  798304.6       0.0                          
    2:10:36  388855.4    744.40  797719.8       0.0                          
    2:10:37  388855.9    744.40  796101.7       0.0                          
    2:10:38  388858.8    744.40  794694.2       0.0                          
    2:10:46  388861.1    744.40  793901.4       0.0                          
    2:10:48  388863.2    744.40  791032.1       0.0                          
    2:10:50  388864.4    744.40  790730.6       0.0                          
    2:10:53  388866.6    744.40  790174.4       0.0                          
    2:10:56  388867.8    744.40  789553.5       0.0                          
    2:10:58  388872.1    744.40  788979.3       0.0                          
    2:11:00  388873.9    744.40  787802.2       0.0                          
    2:11:01  388874.5    744.40  786363.8       0.0                          
    2:11:05  388876.1    744.40  785467.1       0.0                          
    2:11:07  388876.3    744.40  784806.6       0.0                          
    2:11:10  388879.8    744.40  783996.7       0.0                          
    2:11:12  388881.5    744.40  783228.2       0.0                          
    2:11:17  388889.2    744.40  782475.5       0.0                          
    2:11:21  388893.7    744.40  781031.6       0.0                          
    2:11:27  388894.4    744.40  780787.2       0.0                          
    2:11:29  388898.7    744.40  780471.8       0.0                          
    2:11:31  388900.0    744.40  779667.6       0.0                          
    2:11:35  388901.0    744.40  779227.6       0.0                          
    2:11:39  388902.8    744.40  778712.1       0.0                          
    2:11:41  388907.3    744.40  777407.4       0.0                          
    2:11:46  388912.4    744.40  775702.4       0.0                          
    2:11:49  388916.2    744.40  773498.2       0.0                          
    2:11:53  388916.7    744.40  772823.2       0.0                          
    2:11:57  388921.9    744.40  772153.6       0.0                          
    2:11:58  388922.9    744.40  770689.8       0.0                          
    2:12:01  388925.6    744.40  770166.9       0.0                          
    2:12:05  388930.8    744.40  768883.1       0.0                          
    2:12:07  388931.3    744.40  768176.2       0.0                          
    2:12:09  388933.0    744.40  767529.2       0.0                          
    2:12:10  388933.2    744.40  767045.9       0.0                          
    2:12:14  388935.3    744.40  766687.1       0.0                          
    2:12:15  388943.8    744.40  765374.7       0.0                          
    2:12:19  388945.2    744.40  764783.2       0.0                          
    2:12:24  388947.0    744.40  764292.2       0.0                          
    2:12:27  388948.6    744.40  763876.7       0.0                          
    2:12:30  388954.6    744.40  762871.8       0.0                          
    2:12:32  388957.7    744.40  761618.8       0.0                          
    2:12:34  388959.4    744.40  760927.7       0.0                          
    2:12:41  388963.3    744.40  759662.4       0.0                          
    2:12:43  388965.7    744.40  758172.1       0.0                          
    2:12:48  388969.2    744.40  757197.2       0.0                          
    2:12:50  388971.6    744.40  756265.6       0.0                          
    2:12:55  388974.6    744.40  755155.1       0.0                          
    2:12:59  388968.8    744.40  754468.2       0.0                          
    2:13:05  388969.2    744.40  753983.9       0.0                          
    2:13:11  388970.6    744.40  753260.8       0.0                          
    2:13:16  388974.1    744.40  752762.5       0.0                          
    2:13:19  388975.6    744.40  751361.9       0.0                          
    2:13:19  388978.7    744.40  749948.3       0.0                          
    2:13:23  388979.4    744.40  748901.2       0.0                          
    2:13:25  388985.8    744.40  747427.2       0.0                          
    2:13:26  388988.6    744.40  746387.1       0.0                          
    2:13:30  388992.3    744.40  745578.2       0.0                          
    2:13:31  388992.7    744.40  745161.1       0.0                          
    2:13:34  388993.7    744.40  744806.2       0.0                          
    2:13:36  388998.7    744.40  743105.1       0.0                          
    2:13:38  389001.0    744.40  742412.4       0.0                          
    2:13:41  389005.5    744.40  741120.8       0.0                          
    2:13:43  389011.8    744.40  738953.3       0.0                          
    2:13:46  389017.8    744.40  737542.6       0.0                          
    2:13:47  389020.8    744.40  736494.2       0.0                          
    2:13:50  389027.4    744.40  735540.1       0.0                          
    2:13:52  389027.4    744.40  735187.7       0.0                          
    2:13:55  389031.9    744.40  733950.9       0.0                          
    2:13:56  389034.7    744.40  733228.0       0.0                          
    2:14:02  389035.1    744.40  731906.2       0.0                          
    2:14:04  389036.7    744.40  730961.2       0.0                          
    2:14:07  389043.9    744.40  730412.2       0.0                          
    2:14:09  389046.1    744.40  729989.3       0.0                          
    2:14:13  389054.1    744.40  729080.0       0.0                          
    2:14:16  389059.2    744.40  726936.0       0.0                          
    2:14:20  389059.2    744.40  726606.5       0.0                          
    2:14:23  389061.0    744.40  725785.3       0.0                          
    2:14:26  389063.4    744.40  724325.1       0.0                          
    2:14:31  389065.1    744.40  723976.1       0.0                          
    2:14:35  389069.0    744.40  723289.1       0.0                          
    2:14:38  389072.7    744.40  722806.0       0.0                          
    2:14:43  389082.6    744.40  721215.6       0.0                          
    2:14:46  389084.9    744.40  720627.4       0.0                          
    2:14:49  389086.2    744.40  719647.2       0.0                          
    2:14:56  389089.7    744.40  719551.4       0.0                          
    2:14:58  389093.7    744.40  717798.9       0.0                          
    2:15:02  389099.6    744.40  716667.2       0.0                          
    2:15:09  389103.6    744.40  715274.4       0.0                          
    2:15:16  389108.5    744.40  713862.4       0.0                          
    2:15:24  389111.0    744.40  713652.1       0.0                          
    2:15:26  389118.1    744.40  711862.7       0.0                          
    2:15:31  389125.5    744.40  710622.0       0.0                          
    2:15:38  389129.3    744.40  709099.6       0.0                          
    2:15:46  389132.0    744.40  708872.5       0.0                          
    2:15:49  389133.1    744.40  708291.9       0.0                          
    2:15:50  389134.5    744.40  707897.4       0.0                          
    2:15:51  389140.3    744.40  706605.4       0.0                          
    2:15:54  389147.6    744.40  705267.8       0.0                          
    2:15:58  389147.8    744.40  704976.3       0.0                          
    2:16:01  389153.5    744.40  702572.5       0.0                          
    2:16:04  389160.9    744.40  701069.9       0.0                          
    2:16:13  389165.2    744.40  699944.1       0.0                          
    2:16:19  389168.9    744.40  699509.8       0.0                          
    2:16:22  389173.9    744.40  698197.1       0.0                          
    2:16:25  389178.3    744.40  697637.1       0.0                          
    2:16:28  389180.8    744.40  697216.9       0.0                          
    2:16:29  389184.4    744.40  695858.0       0.0                          
    2:16:33  389189.7    744.40  695054.2       0.0                          
    2:16:36  389192.1    744.40  694428.7       0.0                          
    2:16:38  389194.0    744.40  693999.4       0.0                          
    2:16:45  389198.2    744.40  693763.1       0.0                          
    2:16:48  389203.8    744.40  693080.2       0.0                          
    2:16:54  389208.1    744.40  692737.0       0.0                          
    2:16:59  389210.0    744.40  691997.4       0.0                          
    2:17:07  389211.5    744.40  691704.8       0.0                          
    2:17:10  389214.3    744.40  691171.1       0.0                          
    2:17:13  389216.7    744.40  690333.6       0.0                          
    2:17:16  389220.8    744.40  689880.6       0.0                          
    2:17:18  389223.4    744.40  689549.4       0.0                          
    2:17:20  389227.3    744.40  688511.0       0.0                          
    2:17:33  389232.2    744.40  687484.8       0.0                          
    2:17:35  389237.7    744.40  686040.8       0.0                          
    2:17:37  389240.9    744.40  684647.6       0.0                          
    2:17:41  389243.4    744.40  683816.8       0.0                          
    2:17:45  389249.1    744.40  682790.1       0.0                          
    2:17:49  389254.3    744.40  681750.7       0.0                          
    2:17:52  389262.6    744.40  679970.9       0.0                          
    2:17:55  389266.2    744.40  678722.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    2:17:56  389266.2    744.40  678722.6       0.0                          
    2:18:08  389266.2    744.40  678722.6       0.0                          
    2:21:33  387588.3    755.11  665191.2       0.0                          
    2:22:17  387075.5    755.11  664327.8       0.0                          
    2:22:47  386895.4    755.11  664568.9       0.0                          
    2:23:01  386793.8    755.11  664567.2       0.0                          
    2:23:13  386738.2    755.11  664564.6       0.0                          
    2:23:23  386694.1    755.11  664563.3       0.0                          
    2:23:31  386667.4    755.11  664560.4       0.0                          
    2:23:37  386652.1    755.11  664560.8       0.0                          
    2:23:44  386636.5    755.11  664573.9       0.0                          
    2:23:52  386615.9    755.11  664573.9       0.0                          
    2:24:00  386598.8    755.11  664573.9       0.0                          
    2:24:09  386580.6    755.11  664573.9       0.0                          
    2:24:15  386567.0    755.11  664573.9       0.0                          
    2:24:24  386558.3    755.11  664573.9       0.0                          
    2:24:30  386548.8    755.11  664573.9       0.0                          
    2:24:37  386538.6    755.11  664573.9       0.0                          
    2:24:44  386526.4    755.11  664573.9       0.0                          
    2:24:52  386516.5    755.11  664573.9       0.0                          
    2:25:00  386507.1    755.11  664573.9       0.0                          
    2:25:08  386498.5    755.11  664573.9       0.0                          
    2:25:15  386490.0    755.11  664573.9       0.0                          
    2:25:24  386481.5    755.11  664573.9       0.0                          
    2:25:32  386473.0    755.11  664573.9       0.0                          
    2:25:39  386465.7    755.11  664573.9       0.0                          
    2:25:45  386461.3    755.11  664573.9       0.0                          
    2:25:48  386459.3    755.11  664573.9       0.0                          
    2:25:49  386459.3    755.11  664573.9       0.0                          
    2:26:10  386459.0    755.11  664573.9       0.0                          
    2:27:01  382698.2    779.20  739571.0       0.0                          
    2:27:25  381156.9    776.37  753318.3       0.0                          
    2:27:43  380583.1    789.93  755384.1       0.0                          
    2:27:53  380407.5    790.58  755465.2       0.0                          
    2:28:00  380364.6    789.92  755333.8       0.0                          
    2:28:02  380364.6    789.92  755333.8       0.0                          
    2:28:02  380364.6    789.92  755333.8       0.0                          
    2:28:03  380364.6    789.92  755333.8       0.0                          
    2:28:09  380369.6    754.64  750750.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:28:12  380375.9    730.89  743488.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:28:15  380382.5    716.11  737664.7       0.0                          
    2:28:18  380385.1    711.24  734509.4       0.0                          
    2:28:22  380387.7    698.20  733524.8       0.0                          
    2:28:24  380390.7    694.77  732651.6       0.0                          
    2:28:28  380390.9    692.49  732423.9       0.0                          
    2:28:33  380395.1    689.40  731705.4       0.0                          
    2:28:38  380397.5    687.00  731541.2       0.0                          
    2:28:40  380404.3    685.82  731300.2       0.0                          
    2:28:45  380407.5    682.28  730614.2       0.0                          
    2:28:48  380412.2    679.20  730027.4       0.0                          
    2:28:52  380416.2    675.15  728460.4       0.0                          
    2:28:54  380418.0    674.05  728202.1       0.0                          
    2:28:57  380420.5    672.47  727917.2       0.0                          
    2:29:00  380423.5    671.47  727636.6       0.0                          
    2:29:04  380424.9    669.77  727140.2       0.0                          
    2:29:08  380430.0    665.71  726293.2       0.0                          
    2:29:11  380431.3    664.49  726196.9       0.0                          
    2:29:16  380436.9    662.81  725666.4       0.0                          
    2:29:22  380441.2    661.23  725068.5       0.0                          
    2:29:28  380446.1    659.05  724054.2       0.0                          
    2:29:30  380450.6    657.80  723877.9       0.0                          
    2:29:33  380452.2    656.51  723697.1       0.0                          
    2:29:36  380455.9    655.90  722909.4       0.0                          
    2:29:41  380455.6    653.47  722306.5       0.0                          
    2:29:43  380458.6    652.23  722100.7       0.0                          
    2:29:46  380462.1    650.86  721792.2       0.0                          
    2:29:49  380462.6    649.93  721579.6       0.0                          
    2:29:53  380465.2    648.73  720769.3       0.0                          
    2:29:55  380466.3    647.51  720317.8       0.0                          
    2:29:58  380468.3    646.82  720045.4       0.0                          
    2:30:03  380471.3    645.89  719524.5       0.0                          
    2:30:07  380474.4    644.66  719074.2       0.0                          
    2:30:09  380476.7    643.92  718972.4       0.0                          
    2:30:15  380481.5    643.09  718631.2       0.0                          
    2:30:18  380483.0    641.94  718234.6       0.0                          
    2:30:22  380485.0    641.11  717466.8       0.0                          
    2:30:26  380487.4    640.53  717420.0       0.0                          
    2:30:30  380489.0    639.50  716842.2       0.0                          
    2:30:32  380491.6    638.98  716285.0       0.0                          
    2:30:35  380493.6    638.42  715951.5       0.0                          
    2:30:38  380497.5    636.59  715285.0       0.0                          
    2:30:41  380500.2    635.98  714761.1       0.0                          
    2:30:42  380507.0    635.43  713361.8       0.0                          
    2:30:45  380509.5    634.72  713059.4       0.0                          
    2:30:49  380510.9    633.57  712287.1       0.0                          
    2:30:53  380512.4    632.52  712066.5       0.0                          
    2:30:56  380515.5    631.33  711629.5       0.0                          
    2:31:01  380515.8    630.06  711048.8       0.0                          
    2:31:03  380517.5    628.59  710026.6       0.0                          
    2:31:04  380518.3    628.25  709716.4       0.0                          
    2:31:07  380521.5    628.01  709583.8       0.0                          
    2:31:12  380525.0    627.07  708670.6       0.0                          
    2:31:13  380528.6    626.48  707935.6       0.0                          
    2:31:18  380529.7    625.39  707499.6       0.0                          
    2:31:19  380530.6    625.21  707374.4       0.0                          
    2:31:22  380538.0    624.62  706768.4       0.0                          
    2:31:24  380539.8    623.85  706054.5       0.0                          
    2:31:28  380544.0    623.24  705457.8       0.0                          
    2:31:31  380547.2    621.59  704050.6       0.0                          
    2:31:34  380548.8    620.94  703972.9       0.0                          
    2:31:36  380551.7    620.25  702778.2       0.0                          
    2:31:39  380553.9    619.81  702462.8       0.0                          
    2:31:40  380554.5    619.47  701566.1       0.0                          
    2:31:44  380558.1    618.58  700796.4       0.0                          
    2:31:48  380564.3    617.94  699647.5       0.0                          
    2:31:50  380571.2    617.36  698743.2       0.0                          
    2:31:53  380573.0    616.99  698369.9       0.0                          
    2:31:58  380571.5    616.67  698177.6       0.0                          
    2:32:01  380579.1    616.67  697439.9       0.0                          
    2:32:02  380583.2    616.67  696538.4       0.0                          
    2:32:04  380585.8    616.67  696181.2       0.0                          
    2:32:07  380589.7    616.67  695172.5       0.0                          
    2:32:11  380591.2    616.67  694109.2       0.0                          
    2:32:12  380595.1    616.67  693364.5       0.0                          
    2:32:14  380596.7    616.33  692827.4       0.0                          
    2:32:18  380600.8    614.39  692068.7       0.0                          
    2:32:20  380605.7    614.39  691211.1       0.0                          
    2:32:22  380609.4    614.39  690421.5       0.0                          
    2:32:23  380610.2    614.39  689944.4       0.0                          
    2:32:25  380610.9    614.39  689333.9       0.0                          
    2:32:29  380615.4    614.39  688653.7       0.0                          
    2:32:33  380618.2    614.39  687891.4       0.0                          
    2:32:35  380621.2    614.39  687161.2       0.0                          
    2:32:36  380626.0    614.39  685886.2       0.0                          
    2:32:40  380628.8    614.39  685280.6       0.0                          
    2:32:42  380632.4    614.39  684396.6       0.0                          
    2:32:44  380639.1    614.39  683599.2       0.0                          
    2:32:47  380644.6    614.39  681972.7       0.0                          
    2:32:48  380647.4    614.39  681463.3       0.0                          
    2:32:51  380650.0    614.39  680946.2       0.0                          
    2:32:54  380650.4    614.39  680641.9       0.0                          
    2:32:57  380650.4    614.39  680165.6       0.0                          
    2:33:00  380651.9    614.39  679475.0       0.0                          
    2:33:03  380652.9    614.39  679302.7       0.0                          
    2:33:04  380655.6    614.39  677962.9       0.0                          
    2:33:07  380657.5    614.39  677666.8       0.0                          
    2:33:11  380660.0    614.39  676937.8       0.0                          
    2:33:16  380663.4    614.39  676343.2       0.0                          
    2:33:19  380666.2    614.39  675371.2       0.0                          
    2:33:21  380666.6    614.39  675179.4       0.0                          
    2:33:23  380670.1    614.39  674116.4       0.0                          
    2:33:26  380677.3    614.39  671950.7       0.0                          
    2:33:27  380679.9    614.39  671240.4       0.0                          
    2:33:30  380684.0    614.39  670514.6       0.0                          
    2:33:33  380686.3    614.39  670045.2       0.0                          
    2:33:35  380691.2    614.39  669587.8       0.0                          
    2:33:37  380692.6    614.39  668697.2       0.0                          
    2:33:39  380694.6    614.39  667997.0       0.0                          
    2:33:42  380700.0    614.39  667172.7       0.0                          
    2:33:44  380704.2    614.29  666412.6       0.0                          
    2:33:46  380705.2    611.19  665913.8       0.0                          
    2:33:49  380709.9    611.19  665239.4       0.0                          
    2:33:51  380711.2    611.19  664539.7       0.0                          
    2:33:53  380716.3    610.90  664059.8       0.0                          
    2:33:55  380720.2    610.90  663213.2       0.0                          
    2:33:58  380724.8    606.16  662707.3       0.0                          
    2:34:01  380727.5    606.16  662055.4       0.0                          
    2:34:03  380729.1    605.70  661533.1       0.0                          
    2:34:06  380733.8    605.65  660591.3       0.0                          
    2:34:08  380740.1    602.49  660212.8       0.0                          
    2:34:12  380742.2    602.49  659435.1       0.0                          
    2:34:15  380744.3    602.49  659046.0       0.0                          
    2:34:16  380743.9    602.49  658503.1       0.0                          
    2:34:17  380747.0    602.49  657280.9       0.0                          
    2:34:21  380755.6    602.49  656218.9       0.0                          
    2:34:22  380756.8    601.98  655741.1       0.0                          
    2:34:24  380759.1    601.98  654731.3       0.0                          
    2:34:27  380762.2    601.98  653625.8       0.0                          
    2:34:30  380765.7    601.98  652693.6       0.0                          
    2:34:31  380768.5    601.98  652298.6       0.0                          
    2:34:34  380769.7    601.98  651766.6       0.0                          
    2:34:35  380774.6    601.98  651149.4       0.0                          
    2:34:36  380775.8    601.98  650590.3       0.0                          
    2:34:39  380778.8    601.98  650029.4       0.0                          
    2:34:42  380783.2    601.98  649576.1       0.0                          
    2:34:45  380786.4    601.98  648772.1       0.0                          
    2:34:48  380791.0    601.98  647878.5       0.0                          
    2:34:50  380793.0    601.98  647158.2       0.0                          
    2:34:51  380794.6    601.98  646546.2       0.0                          
    2:34:53  380800.1    599.38  645570.6       0.0                          
    2:34:55  380801.7    599.38  645252.8       0.0                          
    2:34:56  380803.7    599.38  644667.0       0.0                          
    2:34:57  380804.7    599.38  644098.4       0.0                          
    2:34:59  380810.3    599.38  643239.8       0.0                          
    2:35:02  380809.7    594.65  642360.4       0.0                          
    2:35:04  380816.1    593.21  640737.2       0.0                          
    2:35:06  380817.4    593.21  640576.8       0.0                          
    2:35:09  380828.1    590.90  639104.5       0.0                          
    2:35:12  380830.6    590.90  638277.8       0.0                          
    2:35:18  380834.6    590.90  637229.2       0.0                          
    2:35:21  380839.9    590.90  635943.9       0.0                          
    2:35:25  380839.6    590.90  635556.7       0.0                          
    2:35:28  380844.3    586.33  634112.8       0.0                          
    2:35:30  380846.0    586.33  633199.3       0.0                          
    2:35:32  380847.5    586.33  632515.3       0.0                          
    2:35:35  380851.1    586.33  631924.8       0.0                          
    2:35:36  380854.2    586.33  631383.1       0.0                          
    2:35:39  380856.7    586.33  630809.1       0.0                          
    2:35:41  380859.8    586.33  629944.6       0.0                          
    2:35:46  380862.6    586.33  629324.0       0.0                          
    2:35:50  380863.8    586.33  628910.6       0.0                          
    2:35:54  380868.7    586.33  628275.4       0.0                          
    2:35:58  380869.3    583.15  626657.0       0.0                          
    2:36:01  380872.0    583.15  626239.0       0.0                          
    2:36:03  380873.5    583.15  625601.4       0.0                          
    2:36:07  380875.0    583.15  625408.4       0.0                          
    2:36:11  380877.8    583.15  624706.7       0.0                          
    2:36:13  380881.5    583.15  624125.9       0.0                          
    2:36:15  380882.7    583.15  623559.0       0.0                          
    2:36:19  380885.9    582.29  623090.2       0.0                          
    2:36:20  380889.2    582.29  622356.6       0.0                          
    2:36:22  380891.0    582.29  621623.7       0.0                          
    2:36:23  380892.3    582.29  620722.9       0.0                          
    2:36:24  380893.3    578.16  619802.7       0.0                          
    2:36:28  380896.3    578.16  619316.2       0.0                          
    2:36:29  380901.9    578.16  618338.2       0.0                          
    2:36:34  380903.4    578.16  618021.5       0.0                          
    2:36:37  380904.4    578.16  617620.6       0.0                          
    2:36:40  380908.3    578.16  616591.2       0.0                          
    2:36:43  380908.8    578.16  616148.8       0.0                          
    2:36:47  380914.8    578.16  615433.7       0.0                          
    2:36:50  380921.7    578.16  614973.6       0.0                          
    2:36:55  380922.5    578.16  613960.9       0.0                          
    2:36:58  380925.6    578.16  613285.1       0.0                          
    2:37:00  380930.1    578.16  612183.8       0.0                          
    2:37:04  380935.1    578.16  611733.7       0.0                          
    2:37:07  380937.3    578.16  611258.7       0.0                          
    2:37:10  380940.7    578.16  610867.6       0.0                          
    2:37:12  380945.8    578.16  610151.2       0.0                          
    2:37:15  380947.6    578.16  609396.2       0.0                          
    2:37:17  380948.3    576.82  608830.6       0.0                          
    2:37:22  380950.8    576.82  608418.0       0.0                          
    2:37:25  380951.2    576.82  608292.8       0.0                          
    2:37:27  380953.1    576.82  607774.6       0.0                          
    2:37:29  380957.2    576.82  607122.6       0.0                          
    2:37:31  380959.6    576.82  606195.5       0.0                          
    2:37:34  380959.8    576.82  606143.8       0.0                          
    2:37:37  380963.5    576.82  605908.4       0.0                          
    2:37:41  380964.9    576.82  605422.4       0.0                          
    2:37:45  380971.7    576.82  604757.2       0.0                          
    2:37:50  380976.1    576.82  604076.4       0.0                          
    2:37:55  380975.0    576.82  603453.8       0.0                          
    2:37:59  380984.0    576.82  601790.9       0.0                          
    2:38:00  380985.4    576.82  601680.6       0.0                          
    2:38:03  380990.2    576.82  601195.6       0.0                          
    2:38:07  380992.8    576.82  600698.0       0.0                          
    2:38:11  380996.8    576.82  600058.0       0.0                          
    2:38:14  380998.9    576.82  599398.1       0.0                          
    2:38:16  381001.1    576.82  598233.6       0.0                          
    2:38:19  381007.8    576.82  597922.3       0.0                          
    2:38:21  381010.7    576.82  597319.1       0.0                          
    2:38:25  381011.5    576.82  597144.0       0.0                          
    2:38:27  381016.2    576.82  596251.8       0.0                          
    2:38:32  381021.1    576.82  595808.2       0.0                          
    2:38:36  381024.6    576.82  595642.0       0.0                          
    2:38:37  381026.6    576.82  595277.4       0.0                          
    2:38:40  381030.7    576.82  594838.3       0.0                          
    2:38:42  381032.7    576.82  594291.1       0.0                          
    2:38:44  381033.8    576.82  593275.5       0.0                          
    2:38:48  381033.7    576.80  592275.3       0.0                          
    2:38:56  381037.3    576.80  591557.1       0.0                          
    2:38:58  381039.4    576.80  591346.1       0.0                          
    2:38:59  381042.2    576.80  590661.9       0.0                          
    2:39:03  381045.0    576.80  590156.6       0.0                          
    2:39:12  381050.0    576.80  589589.3       0.0                          
    2:39:15  381052.6    576.80  588679.2       0.0                          
    2:39:18  381055.9    576.80  588045.7       0.0                          
    2:39:23  381058.6    576.80  587631.8       0.0                          
    2:39:28  381059.7    576.80  586990.8       0.0                          
    2:39:34  381061.1    576.80  586398.0       0.0                          
    2:39:38  381064.7    576.80  585116.9       0.0                          
    2:39:46  381066.7    576.80  584551.1       0.0                          
    2:39:48  381068.7    576.80  583772.5       0.0                          
    2:39:51  381071.9    576.80  582819.9       0.0                          
    2:39:53  381078.1    576.80  582444.2       0.0                          
    2:39:56  381080.6    576.80  581992.8       0.0                          
    2:40:06  381082.2    576.80  581337.5       0.0                          
    2:40:09  381086.7    576.80  580453.8       0.0                          
    2:40:14  381090.4    576.80  579327.8       0.0                          
    2:40:18  381093.1    576.80  578531.2       0.0                          
    2:40:21  381098.3    576.80  577200.8       0.0                          
    2:40:28  381100.6    576.80  576795.9       0.0                          
    2:40:34  381106.4    576.80  575599.9       0.0                          
    2:40:37  381112.4    576.80  574001.9       0.0                          
    2:40:42  381116.0    576.80  573415.5       0.0                          
    2:40:45  381122.8    576.80  572598.9       0.0                          
    2:40:48  381125.9    571.93  571817.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    2:40:51  381133.3    538.97  569966.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:40:52  381133.0    538.94  569922.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:40:54  381134.8    538.76  569839.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:40:57  381135.0    538.74  569821.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:40:58  381135.9    538.59  569678.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:41:01  381135.9    538.52  569684.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:41:02  381137.1    538.42  569588.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:41:05  381139.0    538.26  569293.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:41:08  381139.7    538.24  569177.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:41:10  381143.5    538.17  569063.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S2/D
    2:41:15  381147.1    537.92  568471.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:41:19  381146.3    537.71  567738.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:41:21  381149.2    537.55  567261.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:41:24  381151.2    537.42  566940.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:41:26  381150.0    537.39  566749.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:41:32  381151.2    537.02  566476.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:41:37  381153.6    536.77  565853.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:41:38  381156.2    536.55  565478.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:41:42  381160.4    536.37  564819.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:41:46  381165.7    536.23  564656.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:41:51  381167.5    535.79  563817.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:41:54  381167.8    535.74  563536.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:41:58  381171.9    535.35  562490.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:42:04  381175.7    535.13  562060.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    2:42:10  381175.5    534.86  561739.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:42:13  381174.3    534.51  561282.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:42:19  381188.6    533.91  560349.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:42:20  381189.5    533.77  560150.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:42:24  381189.5    533.59  560021.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:42:25  381190.2    533.56  559737.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:42:29  381192.6    533.19  558802.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:42:32  381195.7    532.79  558452.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:42:34  381197.8    532.66  557932.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:42:35  381200.0    532.53  557571.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:42:42  381202.3    532.38  557237.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:42:47  381209.4    531.92  556099.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:42:50  381211.1    531.89  555877.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:42:52  381213.3    531.75  554875.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:42:57  381215.7    531.43  554471.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:43:04  381220.9    530.61  553849.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:43:08  381226.7    530.38  553070.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:43:16  381237.8    529.71  552681.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:43:18  381241.2    529.61  552612.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:43:21  381244.2    529.24  552170.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:43:25  381248.0    529.04  551871.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:43:27  381248.8    528.83  551028.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    2:43:29  381251.1    528.79  550705.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:43:34  381257.5    528.41  550468.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:43:36  381258.1    528.11  550050.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:43:44  381264.7    527.56  549106.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:43:46  381270.5    527.42  549000.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:43:51  381275.1    527.18  548400.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:43:55  381280.1    526.94  548216.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:43:57  381280.4    526.82  547983.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    2:43:59  381280.6    526.55  547851.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:43:59  381286.9    526.53  546547.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:44:03  381298.1    526.24  545842.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:44:06  381301.0    526.08  545368.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:44:08  381301.7    526.02  545307.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:44:12  381305.2    525.96  545254.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:44:17  381306.7    525.80  544280.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:44:19  381308.3    525.73  544026.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:44:25  381311.2    525.47  543685.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    2:44:30  381312.7    525.23  543611.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:44:36  381312.4    524.81  542774.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:44:42  381314.4    524.64  542609.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:44:44  381314.1    524.58  542589.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:44:47  381317.6    524.41  542374.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:44:48  381321.5    524.38  541939.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:44:50  381321.5    524.37  541894.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:44:52  381322.4    524.32  541800.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:44:56  381324.5    524.15  541094.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:44:59  381325.3    524.02  540891.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:45:05  381325.5    523.94  540860.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:45:10  381330.3    523.73  540938.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:45:12  381330.8    523.57  540831.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:45:18  381332.2    523.39  540673.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:45:19  381332.2    523.37  540639.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:45:20  381332.1    523.33  540563.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:45:23  381331.4    523.09  540409.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:45:27  381332.6    522.93  539862.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:45:31  381334.2    522.66  539765.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:45:33  381334.3    522.53  539825.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:45:34  381336.1    522.46  539621.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:45:36  381336.8    522.40  539512.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:45:39  381337.8    522.02  539326.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:45:41  381338.1    522.01  539365.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:45:43  381338.3    521.91  539119.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:45:47  381346.5    521.57  538361.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:45:48  381346.6    521.49  538350.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:45:59  381348.1    521.45  538224.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:46:06  381349.9    521.15  537867.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:46:07  381349.3    521.14  537523.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:46:08  381349.6    521.09  537401.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:46:10  381351.7    521.06  536427.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:46:12  381352.9    521.00  535953.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:46:14  381358.6    520.97  535863.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:46:16  381358.1    520.94  535704.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:46:19  381360.2    520.70  535171.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:46:23  381361.4    520.60  535052.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:46:25  381362.6    520.47  534860.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:46:27  381362.9    520.38  534844.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:46:29  381363.0    520.35  534794.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:46:32  381362.4    520.27  534137.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:46:34  381364.3    520.17  533805.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:46:39  381363.2    520.10  533655.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:46:43  381363.7    519.92  533623.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:46:44  381363.7    519.88  533621.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:46:45  381363.8    519.86  533529.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:46:48  381365.6    519.68  533089.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:46:49  381367.5    519.68  532785.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:46:52  381367.1    519.59  531888.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:46:54  381367.5    519.48  531798.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:46:55  381368.8    519.37  531643.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:46:58  381370.6    519.18  530136.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:47:00  381371.1    519.10  529771.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:47:12  381372.4    518.87  529705.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:47:16  381374.2    518.85  529451.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:47:18  381374.3    518.83  529416.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:47:28  381375.3    518.77  529370.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:47:33  381377.5    518.71  529243.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:47:36  381386.3    518.48  528199.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:47:41  381386.2    518.38  528174.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:47:43  381386.9    518.27  527600.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:47:44  381388.5    518.15  527417.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:47:47  381396.1    518.03  526164.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:47:50  381398.6    517.87  525811.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:47:52  381401.4    517.71  525510.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:47:54  381404.2    517.64  525386.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    2:47:57  381407.8    517.53  524021.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:47:59  381408.1    517.40  523918.3       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:48:02  381411.0    517.19  523670.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    2:48:03  381416.2    517.14  522721.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:48:07  381417.0    517.13  522641.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:48:09  381418.9    516.67  522191.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:48:10  381419.5    516.60  522060.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:48:13  381419.9    516.40  521645.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:48:15  381420.3    516.39  521638.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:48:17  381421.2    516.17  521051.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    2:48:22  381422.6    516.08  520963.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    2:48:27  381422.7    515.89  520459.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:48:27  381423.5    515.87  520431.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:48:31  381424.9    515.61  520374.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:48:35  381425.9    515.41  520041.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:48:39  381426.5    515.12  519268.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:48:43  381427.9    514.90  518701.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    2:48:45  381428.5    514.89  518524.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    2:48:46  381431.1    514.79  518392.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:48:47  381430.9    514.78  518349.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:48:51  381436.3    514.14  517625.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG745_S2/D
    2:48:58  381438.9    513.94  517327.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:49:02  381440.0    513.73  517141.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:49:04  381442.5    513.43  517108.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:49:09  381446.6    513.01  516352.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:49:11  381446.5    512.80  516097.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:49:18  381450.2    512.47  515732.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    2:49:22  381462.8    512.45  513151.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:49:26  381463.5    511.99  512895.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:49:30  381466.9    511.77  512201.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:49:41  381476.5    510.61  511154.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:49:46  381484.1    510.11  510589.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:49:51  381486.2    509.99  510122.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:49:54  381489.6    509.85  509932.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    2:49:56  381498.1    509.64  509200.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:50:03  381502.0    509.20  508480.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    2:50:06  381507.9    508.96  508379.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:50:10  381513.9    508.63  508012.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:50:19  381523.5    508.15  506588.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:50:23  381527.8    507.62  505590.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:50:28  381532.4    507.27  504954.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:50:32  381536.5    506.98  504744.7       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:50:34  381537.9    506.73  504465.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:50:41  381546.1    506.36  503902.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:50:44  381548.5    506.09  502943.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:50:50  381563.5    505.58  501272.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:50:54  381564.8    505.36  500743.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:50:55  381564.8    505.31  500615.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:50:58  381566.3    505.16  500563.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:51:00  381570.8    504.90  499768.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:51:04  381572.9    504.78  499562.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:51:06  381573.0    504.50  498829.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    2:51:11  381574.4    504.46  498773.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    2:51:14  381575.6    504.30  498465.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:51:18  381576.4    504.08  498396.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:51:22  381578.8    503.85  498244.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:51:26  381581.7    503.81  498199.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:51:30  381583.7    503.64  498104.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:51:33  381584.6    503.48  497878.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:51:36  381589.9    503.32  497662.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:51:39  381593.2    503.04  497495.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:51:43  381594.1    502.88  497347.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:51:45  381596.3    502.81  497170.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:51:48  381604.3    502.66  496631.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:51:49  381604.7    502.65  496594.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:51:50  381604.7    502.60  496475.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:51:53  381605.1    502.30  496113.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:52:01  381611.3    501.95  494706.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:52:04  381614.2    501.61  494467.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:52:05  381616.8    501.35  494392.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:52:07  381617.3    501.30  493251.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:52:11  381620.6    501.17  492836.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:52:13  381627.6    501.16  492220.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    2:52:18  381629.6    500.93  491836.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:52:21  381630.0    500.76  491796.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:52:24  381633.9    500.59  491519.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:52:26  381634.1    500.51  491443.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:52:30  381636.4    500.36  491248.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    2:52:33  381636.4    500.22  491152.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    2:52:35  381636.7    500.11  491080.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    2:52:37  381637.4    499.97  490859.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    2:52:40  381640.2    499.76  490424.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    2:52:44  381643.7    499.52  490069.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:52:45  381646.0    499.35  489482.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:52:54  381648.4    499.23  489305.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:52:56  381653.6    499.13  489136.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:52:59  381654.5    499.04  488924.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    2:53:01  381654.5    498.92  488916.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:53:02  381654.6    498.89  488883.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:53:09  381660.2    498.57  488636.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    2:53:15  381662.7    498.29  488347.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:53:17  381665.6    498.27  488196.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:53:18  381666.4    498.24  488065.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:53:19  381666.1    498.14  487691.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:53:20  381669.5    498.06  487115.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:53:21  381670.1    497.76  486801.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:53:24  381669.8    497.70  486759.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:53:27  381669.5    497.39  486150.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:53:30  381670.9    497.17  486116.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    2:53:32  381675.5    497.08  486012.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:53:32  381676.7    497.07  485925.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    2:53:34  381676.8    497.04  485832.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:53:35  381678.7    496.99  485749.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:53:39  381679.7    496.63  485586.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    2:53:41  381682.0    496.38  485371.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:53:43  381688.5    496.13  484690.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:53:44  381688.2    495.98  484634.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:53:49  381693.4    495.80  484509.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:53:51  381692.6    495.66  484252.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    2:53:52  381693.0    495.58  484112.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:53:54  381693.2    495.57  484112.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:53:55  381692.8    495.49  483991.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:54:00  381698.2    495.39  483592.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:54:03  381701.5    495.14  483386.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:54:03  381701.4    495.11  483381.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:54:08  381703.4    494.93  483127.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:54:12  381704.6    494.73  482893.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:54:17  381707.8    494.17  482545.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    2:54:19  381713.4    493.94  482403.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:54:21  381713.8    493.86  482357.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    2:54:23  381715.7    493.50  482220.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:54:23  381716.8    493.48  482083.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:54:26  381720.7    493.27  481539.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG669_S2/D
    2:54:33  381725.7    492.95  481121.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:54:36  381727.6    492.91  480941.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:54:37  381728.0    492.87  480934.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:54:43  381730.7    492.44  480694.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:54:47  381734.2    492.23  480467.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:54:50  381735.0    492.05  480272.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:54:54  381743.4    491.83  479851.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:54:58  381745.3    491.72  479318.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:54:59  381745.8    491.69  479301.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:55:02  381749.8    491.41  479179.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    2:55:08  381749.8    490.84  478684.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    2:55:10  381755.9    490.44  478239.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:55:11  381757.7    490.34  477985.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:55:13  381760.9    490.14  477730.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    2:55:14  381760.1    490.12  477603.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:55:17  381763.1    489.84  477472.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    2:55:21  381765.3    489.58  477419.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:55:22  381769.5    489.50  477302.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:55:28  381773.6    488.98  476752.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    2:55:32  381777.8    488.80  476016.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:55:42  381783.7    488.41  475772.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:55:45  381784.3    488.35  475717.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:55:46  381785.4    488.22  475464.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:55:52  381795.5    487.83  473522.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:55:54  381802.1    487.64  472608.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    2:55:57  381806.4    487.45  471550.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:56:02  381809.3    487.24  471306.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:56:03  381809.3    487.19  471070.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:56:04  381809.6    487.17  470813.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:56:10  381825.6    486.57  468300.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:56:14  381837.1    486.47  467105.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:56:16  381840.2    486.35  466869.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:56:21  381841.8    486.15  466715.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:56:23  381842.2    486.11  466715.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:56:27  381845.0    486.09  466667.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:56:30  381848.7    486.01  466174.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    2:56:32  381848.9    485.96  466065.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:56:35  381851.7    485.87  465884.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:56:39  381851.8    485.83  465802.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    2:56:40  381851.8    485.73  465758.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:56:42  381853.5    485.62  465702.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:56:46  381853.3    485.49  465565.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:56:47  381852.9    485.26  465535.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:56:49  381854.3    485.12  465124.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:56:52  381854.7    484.98  464972.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:56:58  381856.2    484.85  464907.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:57:00  381861.1    484.77  464496.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:57:01  381863.3    484.74  463057.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:57:02  381863.2    484.74  462978.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:57:06  381865.8    484.40  462821.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:57:10  381868.2    484.21  462804.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    2:57:16  381868.3    484.04  462746.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:57:19  381868.3    484.03  462735.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:57:20  381868.6    483.97  462449.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:57:22  381869.0    483.96  462389.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    2:57:25  381869.2    483.82  462211.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:57:26  381871.6    483.77  462138.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:57:28  381875.1    483.70  461067.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    2:57:34  381880.4    483.37  460730.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    2:57:35  381880.3    483.36  460725.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:57:38  381881.3    483.23  460536.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    2:57:39  381880.1    483.17  460379.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    2:57:44  381884.3    482.88  460344.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:57:52  381887.7    482.52  459952.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:57:53  381890.0    482.50  459392.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:57:57  381892.0    482.44  459267.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:58:02  381898.9    481.99  458832.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:58:04  381899.8    481.86  458492.7       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:58:08  381905.1    481.49  458021.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:58:09  381904.9    481.46  457974.3       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    2:58:11  381904.8    481.36  457944.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:58:14  381906.5    481.21  457892.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:58:16  381911.6    481.06  457779.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:58:19  381911.4    480.95  457689.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    2:58:22  381914.7    480.82  457388.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    2:58:25  381917.4    480.65  457008.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:58:26  381918.7    480.63  456534.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:58:28  381921.3    480.44  456365.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:58:31  381927.0    480.22  456146.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:58:33  381928.3    480.21  456091.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    2:58:35  381929.4    480.16  456026.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:58:39  381929.4    480.09  456013.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:58:42  381930.0    479.91  455931.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:58:46  381930.7    479.84  455509.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    2:58:50  381931.1    479.82  455441.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    2:58:52  381931.9    479.74  455384.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:58:55  381933.3    479.58  455172.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    2:59:00  381934.1    479.41  454718.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    2:59:02  381934.4    479.34  454676.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    2:59:08  381934.4    479.34  454574.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    2:59:10  381934.7    479.32  454563.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:59:11  381934.4    479.27  454526.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    2:59:13  381935.2    479.21  454543.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    2:59:15  381935.8    479.16  454424.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    2:59:20  381935.8    478.94  454324.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:59:23  381936.1    478.86  454281.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    2:59:25  381935.7    478.83  454257.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:59:27  381936.3    478.68  454014.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:59:29  381939.0    478.56  453941.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:59:30  381940.6    478.50  453907.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:59:32  381940.8    478.40  453808.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    2:59:36  381940.3    478.30  453481.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    2:59:40  381942.3    478.10  453197.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:59:41  381942.0    478.08  453038.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    2:59:44  381944.9    477.98  452686.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:59:45  381945.8    477.86  452603.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    2:59:48  381951.8    477.83  452196.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    2:59:49  381954.0    477.75  452079.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    2:59:50  381954.0    477.66  451749.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    2:59:54  381958.4    477.33  451387.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    2:59:58  381958.2    477.23  451381.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:00:00  381958.4    477.09  451361.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:00:02  381962.8    477.01  451004.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:00:04  381962.8    476.97  450996.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:00:06  381963.0    476.95  450952.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:00:10  381964.7    476.83  450767.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:00:13  381966.9    476.73  450582.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:00:15  381967.4    476.58  450459.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:00:16  381967.4    476.55  450457.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:00:21  381971.8    476.44  450212.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:00:23  381976.5    476.29  449946.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:00:28  381977.6    476.00  449593.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:00:32  381979.9    475.69  449407.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:00:35  381983.8    475.52  449088.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:00:36  381983.2    475.41  449033.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    3:00:38  381983.2    475.39  449030.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:00:44  381989.2    474.85  448745.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:00:49  381991.4    474.47  448415.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:00:49  381993.0    474.39  448166.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:00:52  381994.4    474.17  447656.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:00:55  381996.7    473.74  447362.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:00:58  382000.6    473.50  446989.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:01:02  382005.1    473.33  446619.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S2/D
    3:01:06  382007.4    473.13  446540.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:01:13  382017.8    472.43  445930.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:01:17  382023.3    472.16  445524.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:01:19  382022.9    472.13  445394.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:01:23  382028.6    471.74  445266.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:01:26  382041.1    471.46  443828.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:01:31  382045.5    471.16  442661.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:01:35  382047.2    470.72  442407.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:01:43  382055.2    470.24  442044.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:01:45  382057.5    470.06  441615.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:01:50  382062.5    469.56  441128.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:01:52  382063.4    469.46  441033.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:01:55  382067.8    469.32  440475.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:02:00  382080.1    468.89  439851.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:02:06  382086.5    468.42  439269.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:02:10  382090.3    468.29  439004.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:02:14  382093.1    468.05  438874.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:02:21  382109.0    467.73  438179.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:02:29  382120.8    467.25  437405.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:02:36  382128.8    466.62  436736.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:02:38  382129.2    466.54  436493.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:02:39  382132.9    466.52  436300.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:02:41  382133.0    466.44  435890.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:02:44  382136.7    466.31  435608.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:02:46  382136.9    466.24  435561.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:02:49  382139.3    466.18  435372.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:02:50  382141.3    466.12  435284.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:02:51  382141.4    466.06  435273.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG723_S2/D
    3:02:54  382142.4    465.93  435093.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:02:56  382143.9    465.84  434970.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:02:58  382142.9    465.74  434909.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:03:00  382144.5    465.65  434858.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:03:03  382148.4    465.51  434706.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:03:06  382149.2    465.43  434665.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:03:07  382151.4    465.36  434577.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:03:10  382153.0    465.27  434523.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:03:10  382153.1    465.24  434434.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:03:14  382155.6    465.17  434341.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:03:16  382155.8    465.07  434144.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:03:19  382157.4    464.87  434023.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:03:21  382171.5    464.74  431302.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:03:26  382172.3    464.65  431294.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:03:29  382174.2    464.53  431275.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:03:31  382175.9    464.41  431225.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:03:38  382177.6    464.27  430787.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:03:42  382181.0    464.17  430423.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:03:43  382181.0    464.14  430418.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:03:47  382181.3    464.13  430341.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:03:50  382182.8    464.12  430118.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:03:51  382182.8    464.06  430122.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:03:53  382184.7    464.02  430112.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:03:56  382184.7    463.84  430064.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:03:59  382185.0    463.75  429982.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:03:59  382189.0    463.71  429245.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:04:01  382193.2    463.67  428978.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:04:06  382195.4    463.66  428626.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:04:09  382195.1    463.65  428606.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:04:12  382196.8    463.44  428416.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:04:15  382197.7    463.29  428339.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:04:18  382201.1    463.20  428170.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:04:22  382202.1    463.08  427574.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:04:23  382200.0    463.05  427546.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:04:26  382200.2    462.97  427545.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:04:31  382203.8    462.78  427407.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:04:35  382205.9    462.66  427267.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:04:38  382207.2    462.62  427184.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:04:41  382207.2    462.58  426946.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:04:42  382210.0    462.56  426581.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:04:45  382210.5    462.50  425891.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:04:47  382210.7    462.44  425695.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:04:48  382210.8    462.38  425690.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:04:51  382211.3    462.37  425603.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:04:52  382213.6    462.34  425317.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:04:55  382214.5    462.17  425075.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:04:58  382217.1    462.13  424250.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:05:00  382220.7    461.99  423530.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:05:04  382223.1    461.72  423002.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:05:05  382222.9    461.69  422956.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:05:07  382223.7    461.66  422734.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:05:12  382227.9    461.52  422579.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:05:15  382229.1    461.33  422495.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:05:17  382227.9    461.21  422381.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:05:19  382229.5    461.12  421483.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:05:21  382230.5    460.94  421369.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:05:27  382233.9    460.74  420934.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:05:30  382234.2    460.47  420443.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:05:32  382237.5    460.21  420050.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:05:34  382239.7    460.02  419919.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:05:37  382242.0    459.77  419838.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:05:39  382241.0    459.60  419750.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG723_S2/D
    3:05:42  382242.1    459.45  419667.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG723_S2/D
    3:05:46  382244.1    459.11  419374.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:05:48  382246.3    459.02  419153.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:05:49  382246.4    458.96  419079.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:05:53  382251.8    458.60  418675.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:05:56  382254.2    458.17  418389.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:05:59  382256.8    458.01  418281.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:06:01  382257.1    457.83  418207.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:06:03  382261.5    457.69  417608.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:06:12  382266.8    457.35  417242.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:06:13  382270.7    457.33  417191.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:06:14  382270.9    457.31  417048.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:06:17  382273.0    457.24  416666.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:06:21  382276.4    457.05  416510.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:06:23  382277.4    456.92  416198.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:06:25  382281.8    456.78  415496.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:06:28  382283.0    456.60  415059.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:06:32  382288.4    456.29  414344.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:06:38  382291.2    455.93  413909.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:06:42  382298.6    455.62  413774.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:06:44  382300.5    455.44  413373.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:06:50  382311.6    454.93  413163.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:06:58  382315.1    454.64  412548.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:07:00  382318.2    454.50  412411.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:07:03  382336.1    454.38  410049.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:07:04  382338.5    454.37  410018.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:07:05  382342.8    454.23  409093.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:07:07  382343.6    454.21  409006.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:07:08  382343.9    454.16  408960.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:07:10  382345.9    454.14  408908.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:07:13  382348.6    453.92  408467.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:07:15  382352.0    453.84  408372.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:07:17  382352.1    453.72  407971.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:07:18  382352.6    453.67  407883.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:07:19  382352.5    453.66  407865.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:07:21  382353.3    453.65  407802.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:07:27  382355.5    453.50  407582.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:07:28  382356.6    453.41  407462.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:07:29  382356.6    453.36  407446.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:07:31  382357.2    453.30  407185.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:07:34  382359.4    453.19  407089.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:07:39  382367.4    452.95  407031.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:07:42  382371.8    452.90  406946.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:07:42  382378.5    452.88  406883.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:07:44  382379.3    452.82  406761.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:07:52  382383.9    452.49  406405.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:07:56  382384.6    452.41  406374.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:07:58  382384.4    452.34  406275.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:08:01  382384.6    452.19  405948.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:08:09  382387.5    451.91  405596.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:08:12  382391.5    451.68  405192.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:08:14  382393.9    451.51  404898.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:08:18  382395.8    451.44  404901.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:08:19  382396.1    451.38  404865.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:08:20  382395.4    451.36  404859.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:08:20  382395.5    451.34  404854.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:08:24  382398.0    451.24  404710.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:08:24  382398.5    451.11  404688.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:08:26  382399.6    451.02  404499.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:08:32  382400.2    450.88  404228.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:08:34  382403.2    450.84  403476.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:08:37  382406.0    450.69  402944.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:08:39  382407.5    450.44  402762.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:08:42  382408.5    450.34  402395.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:08:44  382410.7    450.18  402313.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:08:47  382411.3    450.13  402145.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:08:49  382411.5    450.10  402106.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:08:52  382410.7    449.99  401874.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:09:00  382414.0    449.39  401288.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:09:03  382414.0    449.23  401246.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:09:06  382417.5    449.02  400729.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:09:11  382424.9    448.67  400471.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:09:14  382430.7    448.55  400190.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:09:19  382436.3    448.29  399392.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:09:28  382445.4    447.73  398864.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:09:33  382449.6    447.45  398493.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:09:40  382457.4    447.07  398172.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:09:45  382464.3    446.83  397929.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:09:49  382470.2    446.50  397541.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:09:52  382472.3    446.44  397348.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:09:55  382473.4    446.43  397315.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:09:57  382480.8    446.37  396699.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:09:58  382483.2    446.33  396685.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:09:59  382483.2    446.31  396684.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:10:01  382484.4    446.26  396645.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:10:04  382484.1    446.17  396610.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:10:06  382488.0    446.12  396096.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:10:09  382490.1    446.05  396077.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:10:11  382491.4    445.99  395995.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:10:13  382491.2    445.93  395426.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:10:14  382491.2    445.93  395425.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:10:16  382491.5    445.89  395416.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:10:18  382491.3    445.87  395392.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:10:22  382493.0    445.72  395208.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:10:29  382504.1    445.51  394433.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:10:30  382507.5    445.47  394043.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:10:32  382509.7    445.45  394007.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:10:34  382511.8    445.38  393951.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:10:35  382514.9    445.35  393742.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:10:36  382515.9    445.31  393505.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:10:38  382515.9    445.23  393475.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:10:41  382517.1    445.10  392986.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:10:43  382520.7    445.05  392926.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:10:45  382520.4    444.92  392883.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:10:48  382522.2    444.84  392828.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:10:50  382525.8    444.67  392475.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:10:54  382529.0    444.60  392304.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:10:58  382533.6    444.35  392247.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:11:01  382536.2    444.22  391996.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:11:06  382537.0    444.05  391847.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:11:09  382542.6    443.97  391605.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:11:11  382546.0    443.76  391199.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:11:14  382549.0    443.60  391156.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:11:15  382549.1    443.47  391025.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:11:20  382553.1    443.20  390589.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:11:25  382555.7    442.95  390369.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:11:37  382567.8    442.19  389677.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:11:43  382572.3    441.82  388564.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:11:47  382571.9    441.63  388107.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:11:55  382576.9    441.24  387753.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:11:56  382578.1    441.17  387417.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:12:00  382592.1    440.77  387272.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:12:03  382594.3    440.63  387183.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:12:08  382593.9    440.50  386870.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:12:16  382599.8    440.03  386308.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:12:18  382606.0    439.90  386176.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:12:23  382610.8    439.51  385891.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:12:29  382611.7    439.36  385469.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:12:31  382615.0    439.24  385026.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:12:35  382617.8    439.00  384741.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:12:37  382622.2    438.88  384442.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:12:40  382623.8    438.64  384261.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:12:41  382624.9    438.52  383939.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:12:43  382626.6    438.36  382734.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:12:46  382630.5    438.05  382616.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:12:50  382640.2    437.53  382366.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:12:55  382644.1    437.39  381672.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:13:02  382652.5    437.17  380640.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:13:03  382654.6    437.15  380599.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:13:03  382654.6    437.15  380415.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:13:07  382655.0    437.02  380335.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:13:08  382655.3    437.01  380328.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:13:14  382658.2    436.82  379972.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:13:15  382659.6    436.77  379633.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:13:17  382660.6    436.69  379577.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:13:19  382661.6    436.57  378799.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:13:22  382662.2    436.44  378752.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:13:22  382662.2    436.43  378751.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:13:25  382664.3    436.31  378663.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:13:26  382665.1    436.27  378584.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:13:30  382666.0    436.18  378487.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:13:33  382666.9    436.08  378395.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:13:37  382670.6    435.80  378099.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:13:40  382673.5    435.68  377852.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:13:42  382674.3    435.51  377556.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:13:44  382677.3    435.41  377465.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:13:48  382677.1    435.13  377386.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:13:50  382680.1    435.09  377269.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:13:54  382681.6    434.62  376944.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:13:58  382682.0    434.55  376889.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:13:58  382684.5    434.54  376695.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:14:01  382687.6    434.48  376653.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:14:05  382690.4    434.30  376548.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:14:08  382693.4    434.15  376208.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:14:14  382698.4    433.87  375828.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:14:18  382700.0    433.64  375757.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:14:22  382705.0    433.53  375504.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:14:25  382706.7    433.38  375282.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:14:28  382711.1    433.22  375184.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:14:36  382714.5    432.91  374636.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:14:39  382716.9    432.83  374493.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:14:40  382716.9    432.83  374447.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:14:42  382715.6    432.58  374386.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:14:44  382717.6    432.54  374322.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:14:48  382720.4    432.37  374032.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:14:49  382722.6    432.27  374014.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:14:52  382725.3    431.94  373630.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:14:53  382726.5    431.93  373589.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:14:56  382727.3    431.84  373526.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:15:01  382728.4    431.71  373422.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:15:03  382728.1    431.64  373365.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG739_S2/D
    3:15:06  382728.1    431.60  373348.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:15:09  382728.7    431.36  373179.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:15:13  382733.7    431.25  372728.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:15:14  382734.3    431.17  372642.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:15:16  382734.9    431.09  372538.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:15:20  382735.9    430.90  372163.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:15:24  382738.6    430.71  372011.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:15:26  382738.6    430.66  371990.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:15:27  382738.7    430.59  371958.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:15:29  382740.0    430.57  371887.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:15:30  382743.2    430.55  371825.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:15:31  382743.8    430.46  371793.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:15:33  382745.4    430.38  371689.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:15:33  382745.6    430.32  371670.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:15:38  382750.3    430.19  371106.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:15:41  382751.1    430.11  370937.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:15:44  382758.3    429.94  370871.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:15:47  382762.1    429.80  370044.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:15:54  382767.3    429.57  369911.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:15:58  382768.6    429.47  369766.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:15:59  382766.7    429.39  369695.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:16:02  382769.1    429.22  369614.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:16:04  382771.2    429.18  369585.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:16:05  382773.8    429.14  369290.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:16:10  382776.3    428.97  369111.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:16:12  382775.8    428.94  369095.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:16:14  382776.1    428.89  369083.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:16:15  382776.1    428.82  368956.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:16:18  382777.0    428.74  368814.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:16:20  382778.8    428.69  368643.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:16:24  382779.6    428.52  368605.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:16:26  382779.6    428.48  368565.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:16:27  382782.6    428.38  368605.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:16:31  382785.3    428.26  368306.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:16:36  382787.4    428.22  367941.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:16:38  382786.7    428.14  367959.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:16:39  382789.8    428.05  367885.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:16:43  382792.3    427.79  367661.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:16:46  382793.1    427.71  367566.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:16:47  382793.5    427.69  367506.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:16:48  382793.5    427.68  367501.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:16:51  382793.3    427.65  367423.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:16:56  382794.9    427.54  367184.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:17:01  382796.0    427.32  366872.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:17:03  382795.8    427.30  366729.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:17:05  382795.9    427.18  366697.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:17:06  382795.4    427.13  366639.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:17:07  382795.4    427.13  366606.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:17:14  382806.9    426.72  366239.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:17:17  382808.8    426.51  366084.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:17:22  382814.2    426.30  365978.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:17:23  382816.0    426.25  365649.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:17:25  382816.0    426.24  365635.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:17:28  382818.2    426.06  365451.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:17:29  382818.5    426.04  365364.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG739_S2/D
    3:17:34  382819.7    425.59  365231.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:17:39  382820.7    425.40  364759.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:17:42  382822.1    425.31  364319.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:17:44  382823.0    425.24  364272.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:17:45  382823.6    425.24  364181.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:17:46  382823.8    425.19  364137.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:17:55  382829.0    424.88  363756.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:17:57  382831.4    424.70  363311.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:17:58  382831.9    424.65  363301.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:18:05  382839.1    424.31  362975.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:18:09  382841.1    424.06  362870.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:18:12  382843.3    423.75  362543.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:18:17  382847.5    423.39  362252.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:18:19  382849.6    423.34  362164.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:18:23  382851.9    423.21  361716.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:18:26  382851.8    423.06  361181.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:18:28  382853.9    422.80  360997.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:18:33  382856.2    422.47  360623.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:18:37  382860.6    422.25  360459.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:18:37  382861.2    422.11  360413.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:18:40  382863.2    421.92  360291.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:18:41  382865.2    421.75  359986.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:18:42  382868.0    421.70  359809.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:18:44  382873.3    421.45  359006.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:18:49  382881.8    421.08  358589.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:18:54  382883.5    420.85  358406.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:18:56  382888.6    420.75  358145.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:18:59  382891.5    420.64  358059.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:19:05  382900.7    420.18  357433.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:19:09  382906.1    419.89  356563.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:19:11  382908.0    419.75  356412.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:19:13  382908.6    419.69  356267.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:19:18  382911.1    419.54  355954.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:19:20  382911.5    419.48  355941.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:19:21  382914.4    419.48  355921.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:19:23  382915.0    419.44  355915.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:19:25  382917.7    419.38  355397.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:19:30  382917.7    419.33  355374.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:19:35  382925.7    419.13  355111.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:19:38  382927.4    419.05  354915.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:19:39  382933.1    418.96  354290.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG765_S1/D
    3:19:43  382933.4    418.82  354155.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:19:44  382933.7    418.82  354048.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:19:47  382933.9    418.77  354001.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:19:52  382936.7    418.63  353955.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:19:54  382936.0    418.59  353952.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG739_S2/D
    3:19:55  382936.1    418.59  353878.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:20:00  382932.7    418.36  353835.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:20:03  382935.1    418.16  353576.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:20:07  382935.4    418.03  353536.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:20:08  382936.9    417.91  353131.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:20:09  382937.0    417.88  353128.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:20:11  382940.4    417.81  353014.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:20:15  382945.0    417.69  352828.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:20:19  382946.6    417.39  352703.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:20:23  382949.2    417.21  352511.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:20:25  382950.7    417.00  351596.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:20:28  382951.8    416.90  351543.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:20:33  382955.7    416.62  351421.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:20:34  382955.8    416.59  351358.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:20:34  382956.8    416.58  351274.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:20:36  382959.2    416.41  351125.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG739_S2/D
    3:20:38  382959.9    416.29  351103.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:20:42  382964.0    416.23  350822.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:20:43  382964.3    416.21  350787.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:20:46  382963.9    416.08  350683.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:20:49  382968.5    415.98  350155.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:20:50  382968.3    415.96  350145.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:20:51  382968.7    415.94  350014.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:20:52  382968.6    415.81  349996.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:20:53  382968.5    415.80  349995.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:20:56  382972.6    415.69  349510.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:20:58  382971.8    415.66  349446.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:20:58  382973.5    415.60  348919.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:21:02  382974.2    415.47  348836.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:21:04  382974.9    415.40  348592.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:21:08  382977.5    415.22  348507.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:21:10  382977.5    415.10  348484.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:21:13  382978.7    415.01  348249.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:21:15  382983.1    414.90  347615.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:21:19  382983.7    414.69  347632.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:21:20  382983.8    414.69  347619.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:21:22  382984.7    414.67  347581.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:21:24  382985.3    414.59  347571.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:21:26  382987.1    414.50  347310.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:21:29  382987.6    414.49  347216.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:21:30  382989.0    414.47  347117.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:21:31  382991.6    414.47  347096.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:21:34  382995.1    414.33  346967.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:21:35  382998.6    414.25  346735.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:21:39  383001.0    413.95  346544.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:21:40  383001.3    413.94  346429.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:21:44  383004.4    413.73  346225.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:21:47  383005.5    413.69  346139.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:21:49  383007.9    413.57  345980.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:21:51  383009.3    413.50  345966.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:21:55  383012.8    413.28  345810.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:21:57  383014.7    413.16  345742.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:21:59  383015.7    413.15  345683.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:22:02  383021.8    412.90  345538.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG739_S2/D
    3:22:06  383020.1    412.59  345298.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:22:09  383022.2    412.37  345191.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:22:11  383024.9    412.28  345114.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:22:13  383026.8    412.17  345060.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:22:16  383027.8    412.04  345038.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:22:21  383028.8    411.89  344858.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:22:26  383034.1    411.54  344685.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:22:27  383034.3    411.51  344662.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    3:22:29  383034.8    411.49  344657.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:22:32  383047.5    411.24  344412.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:22:37  383050.3    410.90  344254.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:22:37  383051.9    410.84  344207.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:22:39  383057.4    410.67  344108.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:22:41  383075.6    410.44  343164.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:22:44  383079.1    410.30  342782.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:22:48  383082.5    410.08  342577.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:22:50  383083.3    410.00  342442.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:22:52  383083.1    409.94  341941.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:22:54  383084.0    409.81  341836.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:22:57  383087.7    409.67  341404.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:22:58  383087.6    409.67  341411.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:22:58  383088.0    409.66  341363.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:23:00  383089.7    409.55  341303.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:23:01  383089.9    409.51  341305.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:23:01  383091.1    409.49  341300.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:23:04  383095.9    409.44  341179.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:23:06  383098.2    409.29  341063.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:23:08  383097.9    409.24  340958.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:23:09  383100.2    409.21  340928.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:23:12  383101.1    409.12  340686.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:23:14  383103.3    409.12  340662.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:23:15  383103.3    409.05  340651.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:23:17  383103.6    409.01  340624.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:23:19  383104.2    408.88  340605.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:23:21  383104.7    408.83  340480.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:23:21  383105.2    408.77  340405.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:23:23  383105.6    408.75  340362.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:23:26  383106.6    408.68  340282.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG674_S3/D
    3:23:30  383108.1    408.59  339888.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:23:31  383109.2    408.57  339794.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:23:32  383112.6    408.46  339010.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:23:35  383115.7    408.25  338961.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:23:37  383123.6    408.21  338615.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:23:39  383124.4    408.16  338574.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:23:42  383131.5    408.04  338355.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:23:43  383139.0    407.83  337573.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:23:45  383141.3    407.78  337561.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:23:47  383145.6    407.73  337001.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:23:50  383144.3    407.52  336792.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:23:53  383144.5    407.49  336730.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:23:54  383145.2    407.46  336727.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:23:58  383149.6    407.25  336588.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:24:00  383150.6    407.22  336548.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:24:02  383156.3    406.96  336376.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:24:05  383160.6    406.64  336229.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:24:07  383163.4    406.54  336153.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:24:08  383164.8    406.41  336094.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:24:11  383165.8    406.27  335991.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:24:12  383167.2    406.24  335851.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:24:13  383170.3    406.18  335673.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:24:16  383171.6    406.03  335610.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:24:17  383171.7    405.97  335523.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:24:18  383172.3    405.92  335229.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:24:19  383175.6    405.81  335102.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:24:22  383183.5    405.56  334911.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:24:29  383191.2    405.28  333782.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:24:32  383191.6    405.13  333703.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:24:33  383192.3    405.11  333239.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:24:36  383196.6    404.98  333194.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:24:40  383197.9    404.89  333088.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:24:40  383197.9    404.81  333065.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:24:43  383199.3    404.75  333051.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:24:44  383199.3    404.74  333036.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:24:51  383203.1    404.48  332767.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:24:52  383202.9    404.44  332458.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:24:53  383204.0    404.28  332430.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:24:57  383210.4    404.21  332390.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:24:58  383210.4    404.16  332261.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:25:02  383212.7    403.99  331948.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:25:06  383218.7    403.48  331737.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:25:08  383221.1    403.32  331449.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    3:25:11  383225.9    403.18  331270.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:25:12  383227.3    402.98  331105.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:25:17  383235.6    402.56  330662.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:25:18  383236.2    402.45  330176.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:25:20  383236.2    402.40  330113.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:25:20  383235.8    402.33  330108.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:25:22  383239.8    402.31  330104.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:25:23  383239.4    402.30  330091.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:25:23  383239.6    402.29  330088.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:25:25  383240.1    402.27  330076.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    3:25:28  383243.9    402.15  330017.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:25:31  383244.4    402.05  329879.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:25:33  383247.5    402.03  329747.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:25:34  383249.3    402.03  329128.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:25:36  383251.3    401.98  329107.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:25:38  383251.4    401.95  329096.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:25:38  383251.4    401.94  329094.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:25:40  383251.2    401.91  329068.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:25:44  383249.8    401.84  329039.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:25:46  383249.6    401.78  329024.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:25:47  383249.1    401.69  328869.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:25:48  383249.2    401.67  328814.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:25:51  383253.0    401.51  328407.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:25:53  383253.7    401.45  328371.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:25:55  383254.2    401.36  328371.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:25:55  383254.0    401.35  328174.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:25:56  383253.9    401.33  328129.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:25:57  383254.1    401.32  328127.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:25:59  383253.8    401.25  328020.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:26:03  383256.6    401.14  327829.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:26:05  383261.2    401.04  327650.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:26:08  383263.5    400.86  327537.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:26:12  383266.4    400.45  327356.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:26:14  383267.9    400.35  327008.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:26:17  383270.1    400.21  326962.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:26:20  383273.5    400.08  326676.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:26:24  383277.0    399.93  326607.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:26:27  383279.8    399.62  326006.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:26:30  383279.4    399.61  325952.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:26:30  383279.5    399.51  325929.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:26:33  383281.8    399.41  325657.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:26:35  383282.8    399.25  325359.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:26:37  383283.5    399.25  325338.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:26:37  383283.6    399.22  325333.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:26:40  383284.2    399.04  325275.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:26:43  383283.7    398.95  325245.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:26:45  383283.8    398.90  325242.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:26:46  383285.1    398.86  325220.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:26:48  383287.8    398.61  325181.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:26:50  383288.0    398.52  324837.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:26:51  383292.7    398.50  324660.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:26:53  383292.5    398.48  324657.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:26:55  383292.6    398.44  324648.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:26:57  383293.7    398.40  323865.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:26:59  383298.8    398.27  323067.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:27:01  383299.2    398.22  322983.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:27:02  383299.1    398.16  322977.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:27:04  383299.1    398.13  322988.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:27:06  383300.5    398.05  322934.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:27:08  383300.7    397.94  322806.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:27:09  383299.8    397.74  322777.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:27:10  383300.3    397.71  322650.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:27:13  383302.8    397.46  322489.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:27:14  383302.9    397.42  322482.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:27:16  383303.8    397.30  322330.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:27:20  383299.8    396.84  322170.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:27:22  383300.5    396.84  322067.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:27:24  383300.9    396.81  321947.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:27:26  383303.7    396.64  321397.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:27:28  383306.3    396.58  321339.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:27:32  383309.7    395.95  321051.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:27:37  383314.2    395.53  320507.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:27:39  383323.0    395.16  319756.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:27:40  383324.0    395.15  319740.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:27:46  383327.0    394.93  319593.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:27:46  383329.6    394.90  319540.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:27:48  383336.1    394.61  319009.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:27:51  383338.5    394.36  318777.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:27:54  383343.1    394.11  318617.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:27:56  383345.7    394.05  318570.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:27:59  383347.5    393.89  318194.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:28:04  383349.3    393.56  317985.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:28:05  383349.7    393.51  317993.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:28:08  383351.9    393.44  317848.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:28:11  383352.7    393.39  317804.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:28:14  383356.5    393.23  317498.7       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:28:16  383358.4    393.18  317470.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:28:18  383356.6    393.04  317128.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:28:21  383357.7    392.92  317111.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:28:25  383366.7    392.66  316220.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:28:31  383371.5    392.37  316073.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:28:33  383373.5    392.37  316018.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:28:34  383373.5    392.36  316005.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:28:35  383373.8    392.36  316002.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:28:37  383373.8    392.35  315985.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:28:38  383373.0    392.28  315972.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:28:39  383373.6    392.21  315963.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:28:39  383374.5    392.11  315869.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:28:40  383376.8    392.08  315825.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:28:41  383376.6    392.05  315818.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:28:43  383376.8    392.03  315816.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:28:46  383377.7    392.02  315739.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:28:46  383379.3    392.00  315476.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:28:47  383379.5    391.98  315476.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:28:49  383385.3    391.92  315151.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:28:50  383385.3    391.87  315144.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:28:53  383389.1    391.74  314942.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:28:54  383389.1    391.72  314933.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:28:55  383394.2    391.64  314195.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    3:28:58  383393.4    391.55  314100.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:29:01  383396.1    391.36  314021.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:29:02  383395.9    391.27  313913.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:29:05  383395.7    391.14  313892.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:29:06  383397.8    391.04  313820.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:29:07  383400.3    390.91  313745.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:29:09  383400.9    390.80  313710.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:29:11  383419.1    390.78  312275.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:29:14  383420.0    390.52  312017.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:29:17  383420.7    390.15  311737.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:29:21  383425.1    389.98  311413.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:29:22  383426.3    389.93  310802.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:29:24  383427.5    389.80  310709.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:29:26  383429.0    389.57  310643.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:29:27  383429.1    389.55  310568.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:29:29  383428.8    389.43  310370.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:29:32  383429.1    389.31  310332.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:29:33  383430.6    389.12  310257.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:29:35  383433.4    389.05  309887.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:29:35  383433.2    388.99  309863.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:29:41  383439.4    388.52  309047.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:29:42  383439.8    388.51  308917.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:29:43  383441.8    388.48  308851.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:29:49  383444.0    388.02  308639.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:29:51  383444.4    387.94  308638.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:29:53  383447.0    387.67  308600.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:29:56  383448.8    387.51  308528.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:30:00  383450.4    387.33  308497.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:30:06  383454.3    387.17  308261.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:30:09  383455.8    386.94  308109.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:30:11  383456.0    386.85  308081.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:30:13  383459.3    386.72  308040.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:30:16  383463.3    386.44  307820.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:30:18  383465.5    386.40  307452.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:30:20  383465.8    386.27  307376.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:30:24  383471.0    386.02  307178.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:30:30  383479.6    385.68  306868.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:30:35  383484.0    385.24  306129.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:30:40  383486.6    384.92  305673.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:30:45  383490.1    384.71  305532.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:30:50  383492.2    384.63  305302.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:30:52  383495.7    384.48  304806.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:30:54  383495.4    384.48  304768.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:30:55  383494.8    384.47  304718.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:30:56  383494.6    384.45  304711.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:30:57  383495.0    384.36  304486.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:30:58  383497.6    384.34  304453.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:01  383499.0    384.16  304332.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:31:04  383500.3    384.08  304196.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:31:05  383500.1    384.05  304199.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:07  383502.5    383.77  304101.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:31:10  383502.3    383.62  304065.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:31:11  383501.9    383.54  304058.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:15  383503.6    383.18  303877.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:21  383508.3    382.84  303332.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:22  383508.3    382.68  303317.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:31:27  383510.8    382.38  303204.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:28  383515.3    382.31  302891.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:31  383516.4    382.07  302860.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:31:34  383518.1    381.99  302831.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:31:37  383521.7    381.79  302499.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:31:38  383522.0    381.78  302443.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:31:40  383523.3    381.60  302378.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:31:43  383524.4    381.48  302337.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:31:49  383529.8    381.07  302053.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:31:51  383532.7    381.00  301978.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:31:57  383534.8    380.73  301779.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:59  383535.2    380.72  301739.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:31:59  383536.8    380.70  301782.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:32:00  383538.2    380.69  301529.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:32:03  383542.8    380.62  301385.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:32:04  383543.1    380.57  301365.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:32:08  383544.0    380.45  301321.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:32:10  383544.1    380.43  301294.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:32:12  383544.5    380.28  301204.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:32:14  383546.7    380.19  301177.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:32:15  383546.7    380.08  301151.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:32:17  383546.7    380.08  301143.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:32:19  383547.5    380.06  301110.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:32:21  383548.1    380.03  301066.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:32:24  383548.3    380.00  301013.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:32:27  383549.1    379.97  300946.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:32:27  383549.1    379.93  300930.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:32:30  383550.3    379.71  300649.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:32:32  383551.5    379.67  300600.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:32:36  383552.2    379.62  300361.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:32:37  383552.7    379.52  300270.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:32:39  383553.3    379.51  300232.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:32:41  383554.2    379.36  300175.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:32:45  383554.2    378.95  299870.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:32:48  383557.6    378.83  299428.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:32:51  383558.8    378.72  299380.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:32:56  383561.8    378.48  299148.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:32:57  383561.8    378.34  299140.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:32:58  383561.9    378.20  299094.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:33:00  383568.4    378.13  299052.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:33:02  383568.9    378.01  298999.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:33:04  383569.2    377.82  298911.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:33:06  383569.2    377.76  298870.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:33:09  383574.9    377.55  298709.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:33:12  383576.7    377.33  298868.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:33:14  383578.8    377.10  298683.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:33:19  383582.1    376.72  298418.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:33:24  383586.1    376.48  298282.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:33:28  383589.1    376.31  298076.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:33:28  383589.4    376.27  298035.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:33:29  383589.1    376.25  298019.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:33:31  383591.1    376.15  297870.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:33:33  383592.4    376.04  297756.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:33:40  383595.1    375.85  297535.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG751_S2/D
    3:33:43  383595.4    375.83  297513.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:33:44  383597.7    375.80  297111.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:33:47  383595.6    375.64  297003.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:33:48  383595.8    375.63  296950.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    3:33:49  383596.2    375.57  296936.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:33:51  383596.2    375.52  296909.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:33:54  383597.2    375.50  296890.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:33:55  383596.8    375.47  296812.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:33:57  383600.9    375.41  296720.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:33:58  383600.5    375.41  296692.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:34:00  383601.1    375.36  296632.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:34:05  383602.7    375.28  296624.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:34:07  383604.1    375.20  296445.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:34:11  383614.5    375.05  296214.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:34:13  383614.3    374.94  296200.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:34:18  383619.0    374.84  295606.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:34:18  383618.6    374.80  295602.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:34:20  383619.0    374.77  295556.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:34:24  383620.3    374.77  295531.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:34:25  383620.4    374.69  295329.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:34:28  383621.4    374.47  295298.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:34:29  383622.0    374.45  295281.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:34:31  383622.7    374.43  295205.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:34:33  383628.6    374.38  295067.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:34:34  383628.7    374.36  295069.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:34:36  383628.3    374.27  295040.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:34:39  383628.5    374.26  295018.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:34:40  383628.5    374.19  295015.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:34:41  383628.5    374.14  294953.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:34:45  383629.1    373.90  294781.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:34:46  383629.1    373.86  294728.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:34:47  383632.4    373.80  294625.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:34:51  383634.4    373.67  294485.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:34:55  383637.1    373.40  294346.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:34:57  383636.7    373.32  294221.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:35:00  383641.7    373.24  293296.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:35:02  383641.7    373.19  293280.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:35:03  383642.3    373.16  293138.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:35:04  383642.1    373.09  293136.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:35:05  383645.0    372.98  293022.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:35:06  383645.0    372.96  293017.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:35:15  383650.2    372.72  292600.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:35:16  383652.5    372.65  292544.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:35:18  383656.8    372.45  292296.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:35:21  383657.7    372.35  292227.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:35:22  383658.2    372.27  292194.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:35:27  383658.5    372.21  292045.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:35:30  383660.4    372.03  291852.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:35:32  383661.2    371.97  291767.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:35:35  383661.4    371.86  291635.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:35:37  383661.9    371.81  291603.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:35:41  383666.6    371.65  290951.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:35:43  383666.7    371.62  290944.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:35:48  383668.7    371.46  290685.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:35:53  383671.3    371.30  290283.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:35:58  383672.7    371.09  290224.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:36:00  383676.4    370.95  290094.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:36:02  383676.6    370.88  290075.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:36:03  383677.4    370.87  290034.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:36:05  383677.8    370.83  289980.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:36:07  383678.1    370.76  289923.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:36:09  383678.3    370.72  289907.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:36:11  383682.8    370.66  289807.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:36:15  383681.1    370.55  289782.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:36:20  383682.5    370.30  289700.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:36:22  383684.2    370.27  289685.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:36:23  383684.9    370.17  289651.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:36:25  383686.0    370.07  289601.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:36:27  383690.5    369.96  289494.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:36:28  383691.6    369.93  289286.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:36:30  383694.4    369.75  289146.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:36:31  383694.9    369.71  289138.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:36:34  383696.3    369.59  289043.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:36:36  383698.3    369.48  288917.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:36:39  383703.2    369.29  288216.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:36:42  383704.8    369.17  288039.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:36:47  383709.9    368.89  287787.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:36:50  383710.7    368.76  287641.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:36:52  383711.7    368.72  287623.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:36:55  383713.8    368.72  287567.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:36:57  383718.3    368.59  287511.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:36:59  383718.7    368.58  287385.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:37:01  383719.4    368.49  287312.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:37:06  383721.5    368.28  287236.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:37:07  383720.9    368.22  287217.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:37:09  383721.3    368.16  287212.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:37:10  383722.1    368.16  287209.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:37:12  383721.4    368.06  287046.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:37:13  383721.5    368.02  286958.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:37:17  383726.5    367.83  286831.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:37:19  383728.4    367.62  286691.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:37:24  383734.6    367.30  286491.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:37:30  383741.1    367.07  286240.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:37:34  383742.6    366.99  286217.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:37:38  383744.4    366.80  286048.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:37:43  383759.9    366.44  285902.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:37:50  383762.7    366.12  285526.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:37:54  383765.8    365.90  285434.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:37:56  383767.9    365.82  285377.7       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:37:58  383771.1    365.74  284964.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:38:00  383771.0    365.74  284934.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:38:01  383771.5    365.62  284781.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:38:02  383772.7    365.56  284355.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:38:06  383779.6    365.31  284290.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:38:08  383782.1    365.24  284198.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:38:12  383788.7    365.10  284064.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:38:14  383789.7    365.02  284043.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:38:15  383791.5    364.98  284012.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:38:17  383793.9    364.86  283875.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:38:19  383795.7    364.71  283813.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:38:20  383797.8    364.68  283766.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:38:24  383800.7    364.61  283680.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:38:25  383800.5    364.60  283680.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:38:28  383802.2    364.55  283379.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:38:30  383808.7    364.49  282592.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:38:31  383809.4    364.40  282536.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:38:32  383809.5    364.35  282534.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:38:34  383814.4    364.30  282439.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:38:35  383814.8    364.26  282338.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:38:38  383818.8    364.19  282109.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:38:40  383826.7    364.03  281904.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:38:42  383827.9    363.90  281795.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:38:45  383827.8    363.83  281667.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:38:47  383828.1    363.72  281587.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:38:49  383828.2    363.69  281571.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:38:52  383827.7    363.68  281561.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:38:53  383827.4    363.66  281546.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:38:54  383827.8    363.62  281441.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:38:56  383828.6    363.60  281406.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:38:58  383831.7    363.60  281146.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:39:01  383839.3    363.57  280506.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:39:01  383841.7    363.50  280434.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:39:04  383841.8    363.37  280430.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:39:07  383841.5    363.34  280354.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:39:09  383841.7    363.23  280222.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:39:09  383841.7    363.22  280208.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:39:11  383841.8    363.14  279997.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:39:12  383840.6    363.13  279839.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:39:14  383842.7    363.11  279832.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:39:16  383844.6    363.08  279762.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:39:18  383844.9    362.91  279725.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:39:23  383854.9    362.73  278075.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    3:39:23  383855.3    362.65  278039.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:39:27  383860.3    362.51  277880.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:39:31  383860.9    362.43  277848.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:39:32  383864.6    362.28  277793.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:39:33  383866.6    362.26  277710.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:39:37  383868.3    362.15  277493.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:39:40  383889.4    361.95  275163.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:39:42  383889.6    361.84  275079.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:39:44  383890.3    361.68  274883.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:39:47  383891.5    361.61  274802.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:39:48  383893.5    361.58  274769.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:39:49  383894.4    361.53  274049.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:39:49  383894.4    361.53  274047.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:39:50  383895.3    361.49  274018.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:39:54  383901.2    361.24  273875.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:39:56  383902.5    361.08  273771.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:39:58  383902.8    360.99  273713.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:02  383905.8    360.67  273529.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:03  383911.4    360.57  273395.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:40:05  383911.8    360.52  273362.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:40:06  383912.8    360.44  273227.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:09  383912.1    360.29  273095.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:40:10  383911.7    360.19  273068.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:40:11  383913.6    360.02  272843.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:40:14  383914.6    359.82  272771.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:17  383924.8    359.61  272629.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:40:23  383929.5    359.29  272348.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:40:25  383930.9    359.10  272145.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:40:26  383930.7    359.08  272137.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:27  383932.5    359.07  272108.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:40:29  383936.2    358.98  271996.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:40:32  383940.6    358.55  271717.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:40:34  383943.8    358.34  271514.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:40:35  383943.8    358.32  271497.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:36  383946.0    358.20  271433.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:40:38  383948.4    358.06  271354.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:40:40  383950.4    357.74  271238.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:43  383955.8    357.44  270724.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:40:44  383956.2    357.38  270703.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:40:46  383959.2    357.24  270572.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:40:49  383964.3    357.08  270473.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:40:51  383963.8    356.91  270407.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:40:55  383970.3    356.78  270167.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:40:59  383970.7    356.75  270148.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:41:01  383971.3    356.71  270026.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:41:03  383972.2    356.65  269959.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:41:05  383973.1    356.58  269867.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:41:09  383973.4    356.29  269728.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:41:13  383974.5    356.20  269653.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:41:15  383975.7    356.12  269956.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:41:17  383975.2    356.05  269832.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:41:20  383978.8    355.91  269808.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:41:22  383980.4    355.85  269748.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:41:24  383981.2    355.81  269725.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:41:28  383982.1    355.63  269703.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:41:30  383982.9    355.56  269605.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:41:31  383983.7    355.53  269560.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:41:33  383984.2    355.38  269514.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:41:37  383985.6    355.32  269481.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:41:39  383985.6    355.31  269475.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:41:39  383986.6    355.30  269390.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:41:42  383989.2    355.25  269306.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:41:43  383989.1    355.23  269297.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:41:46  383990.1    355.20  269214.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:41:48  383991.6    355.11  269132.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:41:50  383992.0    355.06  269002.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:41:54  383994.4    354.86  268860.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    3:41:58  383999.5    354.62  268564.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:41:59  383999.1    354.57  268529.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:42:01  383999.3    354.49  268521.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:42:02  384000.1    354.46  268424.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:42:04  384000.9    354.38  268289.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:42:08  384001.0    354.28  268223.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:42:12  384007.6    354.09  267986.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:42:14  384008.5    354.08  267908.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:42:14  384009.5    354.08  267847.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:42:16  384014.0    354.05  267570.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:42:18  384018.4    353.96  266951.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:42:19  384018.7    353.89  266880.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:42:21  384020.2    353.81  266745.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:42:22  384020.6    353.71  266725.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:42:24  384020.8    353.69  266719.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:42:28  384021.2    353.50  266709.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:42:30  384021.5    353.44  266602.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:42:32  384021.6    353.38  266482.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:42:34  384026.2    353.25  266429.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:42:37  384029.0    353.24  266396.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:42:39  384037.9    353.03  266037.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:42:41  384038.4    353.03  266014.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:42:43  384039.7    352.81  265912.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:42:43  384039.8    352.80  265877.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:42:44  384039.9    352.76  265871.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:42:46  384042.9    352.67  265824.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:42:48  384042.7    352.60  265814.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:42:49  384042.7    352.55  265808.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:42:50  384045.0    352.46  265373.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:42:54  384047.1    352.25  265193.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:42:56  384051.4    352.01  264727.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:42:58  384051.5    351.86  264479.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:43:03  384054.3    351.71  264398.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:43:05  384056.0    351.63  264330.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:43:08  384063.7    351.39  264188.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:43:08  384061.4    351.34  264045.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:43:09  384063.0    351.34  263911.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG728_S2/D
    3:43:13  384067.7    351.25  263646.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:43:14  384066.4    351.23  263640.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:43:16  384067.0    351.05  263534.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:43:21  384067.3    350.83  263452.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:43:21  384068.8    350.79  263447.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:43:23  384068.8    350.78  263380.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    3:43:24  384069.4    350.66  263302.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:43:29  384072.8    350.49  263254.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:43:30  384073.4    350.39  263257.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:43:33  384082.2    350.24  263084.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:43:35  384082.3    350.17  263009.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:43:36  384083.6    350.06  262975.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:43:37  384085.2    349.96  262962.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:43:40  384088.7    349.78  262840.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:43:43  384089.6    349.69  262830.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:43:47  384090.5    349.61  262810.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:43:48  384090.6    349.56  262484.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:43:51  384093.6    349.43  262449.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    3:43:54  384096.9    349.35  262418.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:43:56  384098.0    349.28  262139.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:43:59  384101.2    349.11  261952.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:02  384102.5    348.96  261864.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:44:04  384108.4    348.86  261825.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:44:05  384108.4    348.85  261811.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:07  384110.6    348.79  261754.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:44:08  384113.7    348.76  261721.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:44:09  384113.7    348.76  261719.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:44:10  384113.7    348.73  261677.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:44:11  384113.7    348.73  261656.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:12  384113.9    348.70  261615.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:44:16  384117.4    348.64  261459.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:44:17  384116.1    348.64  261444.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:44:19  384118.0    348.41  260810.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:44:20  384118.2    348.40  260765.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:44:21  384119.0    348.38  260784.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:22  384121.5    348.36  260726.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:23  384122.4    348.31  260720.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:23  384133.9    348.24  260134.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    3:44:25  384134.1    348.22  260064.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:44:25  384134.3    348.19  260047.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:44:29  384134.8    348.11  259935.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:44:31  384134.8    348.09  259910.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:44:32  384134.5    347.99  259892.7       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:44:37  384135.3    347.92  259807.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:39  384138.7    347.83  259799.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:44:40  384142.4    347.74  259594.3       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:44:41  384150.7    347.72  258180.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG736_S2/D
    3:44:45  384152.3    347.61  258121.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:44:48  384153.1    347.53  258113.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:44:50  384152.8    347.46  258066.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:44:51  384153.0    347.38  257983.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:44:53  384154.4    347.30  257898.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:44:56  384154.7    347.21  257878.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:45:02  384159.8    346.98  257639.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:45:03  384161.8    346.98  257514.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:45:04  384163.4    346.97  257491.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:45:08  384166.0    346.93  257443.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:45:09  384165.9    346.88  257420.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:45:13  384167.4    346.71  257379.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:45:15  384167.7    346.64  257258.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:45:17  384168.6    346.56  257226.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:45:19  384169.0    346.53  257225.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:45:21  384168.9    346.49  257212.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:45:23  384169.1    346.48  257192.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:45:26  384169.1    346.45  257040.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:45:27  384168.9    346.34  257007.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:45:30  384176.9    346.27  256187.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:45:31  384178.9    346.23  256061.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:45:32  384179.1    346.20  256061.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:45:33  384179.3    346.19  256051.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:45:35  384179.8    346.11  255925.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:45:37  384180.0    346.07  255924.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:45:38  384180.4    346.07  255848.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:45:41  384180.5    346.03  255772.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:45:41  384182.7    346.02  254858.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:45:43  384182.7    346.01  254857.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:45:44  384182.8    345.99  254842.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:45:45  384183.5    345.87  254760.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:45:48  384187.7    345.74  254494.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:45:49  384188.0    345.73  254436.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:45:51  384188.2    345.65  254394.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:45:55  384188.6    345.61  254383.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:45:56  384188.2    345.52  254362.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:45:57  384188.6    345.49  254355.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:45:58  384188.3    345.41  254321.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:45:59  384188.2    345.40  254319.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:46:00  384191.2    345.38  254179.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:46:03  384190.9    345.36  254155.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:46:07  384191.1    345.18  254042.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:46:09  384191.5    345.15  254030.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:46:10  384200.8    345.11  252868.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:46:12  384201.3    345.09  252834.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:46:13  384201.0    345.04  252826.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:46:14  384200.8    345.04  252809.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:46:16  384202.2    345.00  252761.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:46:19  384203.0    344.85  252709.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:46:21  384203.2    344.84  252721.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:46:22  384203.4    344.83  252698.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:46:25  384207.2    344.68  252332.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:46:27  384207.5    344.57  252286.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:46:29  384209.0    344.42  252114.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:46:32  384209.6    344.22  252075.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:46:33  384209.7    344.20  252075.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:46:37  384210.3    344.08  251620.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:46:37  384210.3    344.07  251615.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:46:40  384215.4    344.00  251563.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:46:42  384217.6    343.86  250828.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:46:43  384218.1    343.74  250717.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:46:44  384220.0    343.71  250665.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:46:46  384221.1    343.53  250637.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:46:47  384224.2    343.38  250350.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:46:49  384229.5    343.30  250136.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:46:51  384229.2    343.25  250027.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:46:53  384229.4    343.22  249990.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:46:54  384232.6    343.10  249799.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:46:57  384234.1    342.89  249720.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:47:02  384236.6    342.77  249550.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:47:03  384238.5    342.75  249299.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:47:05  384241.6    342.68  249285.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:47:07  384242.3    342.59  249207.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:47:10  384241.6    342.46  249082.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:47:11  384246.8    342.35  248893.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:47:13  384245.7    342.17  248794.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:47:17  384251.6    341.88  248495.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:47:18  384254.5    341.79  248360.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:47:19  384255.0    341.64  248311.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:47:21  384256.4    341.37  248167.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:47:22  384257.4    341.19  248136.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:47:24  384263.0    340.89  247406.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:47:27  384267.1    340.32  247292.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:47:29  384270.3    340.18  247275.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:47:34  384273.9    339.97  246905.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:47:38  384286.6    339.53  246520.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:47:40  384287.7    339.37  246448.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:47:45  384294.5    338.62  246235.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:47:47  384297.1    338.47  246054.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    3:47:49  384302.9    338.15  245919.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:47:52  384311.9    338.02  245809.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:47:55  384312.5    337.80  245586.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:47:58  384313.6    337.51  245443.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:47:59  384317.6    337.39  245335.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:48:04  384322.4    337.10  245234.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:48:06  384325.3    336.98  245092.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:48:07  384326.3    336.76  245008.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:48:10  384333.3    336.47  244864.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:48:13  384335.0    336.15  244609.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:48:16  384344.1    335.79  244425.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:48:20  384352.5    335.48  244281.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:48:23  384355.6    335.36  244251.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:48:25  384356.4    335.13  244131.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:48:28  384359.2    335.00  244071.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:48:28  384360.5    334.94  243904.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:48:30  384361.1    334.82  243896.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:48:33  384364.2    334.78  243757.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:48:37  384366.6    334.71  243692.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:48:40  384367.1    334.67  243651.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:48:41  384370.3    334.62  243553.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:48:45  384370.7    334.53  243462.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:48:47  384371.7    334.48  243432.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:48:48  384372.3    334.41  243353.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:48:50  384376.0    334.33  243257.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:48:53  384377.3    334.30  242877.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    3:48:55  384382.7    334.11  242799.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:48:57  384382.2    333.98  242739.3       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:48:58  384382.1    333.89  242713.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:49:02  384382.3    333.83  242679.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:49:04  384382.1    333.71  242669.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:49:08  384383.4    333.52  242553.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:49:09  384384.0    333.49  242545.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:49:12  384384.0    333.42  242519.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:49:15  384385.1    333.32  242309.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:49:18  384385.7    333.18  242290.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:49:21  384386.6    332.97  242166.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:49:22  384386.6    332.97  242164.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:49:25  384388.2    332.74  242092.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:49:27  384388.5    332.65  242079.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:49:29  384389.5    332.59  242039.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:49:31  384397.2    332.49  241853.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:49:33  384402.3    332.41  241753.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:49:36  384409.9    332.20  241382.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:49:37  384409.5    332.15  241377.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:49:44  384416.9    331.83  240791.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:49:46  384417.3    331.81  240766.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:49:50  384419.9    331.71  240650.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:49:52  384420.8    331.52  240485.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:49:52  384421.5    331.49  240472.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:49:54  384422.9    331.43  240357.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:49:55  384424.7    331.33  240239.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:50:01  384427.8    331.14  240073.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:50:05  384434.6    330.94  239268.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:50:07  384436.4    330.75  239160.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:50:09  384437.5    330.58  239098.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:50:12  384439.3    330.32  238994.9       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:50:14  384441.7    330.05  238913.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:50:19  384444.4    329.69  238733.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:50:21  384445.8    329.62  238634.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:50:22  384448.9    329.48  238548.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:50:24  384451.3    329.32  238482.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:50:25  384451.9    329.23  238449.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:50:25  384452.4    329.21  238399.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:50:27  384452.8    329.16  238326.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:50:29  384458.2    328.94  238008.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:50:32  384459.5    328.73  237709.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:50:34  384459.7    328.62  237624.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:50:41  384468.0    328.34  236963.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:50:44  384474.9    328.23  236760.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:50:49  384475.9    328.19  236671.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:50:51  384477.4    328.17  236592.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:50:52  384477.6    328.17  236586.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:50:53  384478.9    328.14  236595.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:50:55  384479.6    328.14  236569.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:50:56  384481.2    328.11  236511.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:51:03  384483.2    327.99  236341.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:51:03  384483.2    327.96  236339.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    3:51:05  384483.5    327.90  236248.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:51:06  384483.6    327.84  236206.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:51:09  384484.8    327.82  236197.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:51:09  384484.8    327.81  236144.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:51:12  384486.9    327.81  236110.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:51:14  384493.8    327.67  235817.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    3:51:16  384495.8    327.59  235778.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:51:18  384496.8    327.44  235752.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:51:21  384497.8    327.36  235647.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:51:25  384499.4    327.34  235628.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:51:27  384500.2    327.20  235611.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:51:32  384501.7    327.09  235357.3       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:51:36  384501.1    326.80  235131.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:51:38  384501.6    326.69  234943.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:51:39  384505.2    326.55  234869.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:51:41  384507.3    326.49  234858.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:51:43  384510.7    326.41  234807.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:51:45  384512.7    326.40  234748.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:51:46  384514.6    326.39  234743.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:51:48  384514.8    326.37  234709.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:51:50  384515.8    326.14  234277.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:51:53  384519.9    326.03  234235.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:51:56  384522.7    325.80  234020.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:51:59  384523.8    325.67  233898.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:52:02  384525.0    325.56  233730.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:52:06  384527.6    325.16  233495.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:52:10  384530.8    324.85  232870.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    3:52:11  384533.0    324.82  232828.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:52:16  384534.4    324.82  232696.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:52:18  384534.8    324.80  232686.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:52:22  384534.1    324.71  232660.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:52:24  384534.4    324.68  232581.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:52:28  384534.4    324.68  232572.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:52:30  384534.2    324.67  232547.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:52:32  384534.6    324.67  232486.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:52:34  384535.6    324.59  232484.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:52:36  384536.2    324.57  232477.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:52:39  384536.0    324.56  232472.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:52:40  384536.2    324.53  232443.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:52:42  384535.4    324.40  232412.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:52:43  384539.4    324.35  232148.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:52:45  384541.1    324.27  231993.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:52:47  384541.3    324.25  231963.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:52:49  384542.1    324.10  231908.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:52:52  384542.0    324.03  231726.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:52:55  384541.6    323.96  231526.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:52:55  384541.6    323.92  231526.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:52:57  384542.6    323.75  231437.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:53:00  384543.2    323.73  231430.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:53:01  384542.5    323.73  231424.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:53:02  384542.9    323.56  231274.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:53:05  384543.9    323.41  231151.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:53:06  384544.1    323.38  231035.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:53:08  384544.8    323.35  231021.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:53:09  384545.1    323.32  231009.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:53:11  384544.7    323.28  230991.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:53:14  384545.7    323.12  230904.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:53:15  384544.9    323.09  230892.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:53:17  384546.9    323.05  230836.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:53:19  384547.1    323.02  230810.9       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:53:20  384547.3    322.95  230804.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:53:27  384554.5    322.75  230391.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:53:29  384554.9    322.62  230339.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:53:32  384555.6    322.58  230270.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:53:33  384555.6    322.54  230251.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:53:35  384556.5    322.46  230104.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:53:39  384560.7    322.32  230049.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:53:43  384563.6    322.11  230013.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:53:46  384566.7    321.97  229830.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:53:48  384570.9    321.96  229777.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:53:50  384572.2    321.86  229629.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:53:50  384574.0    321.86  229611.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:53:52  384574.0    321.85  229611.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:53:54  384580.6    321.67  229369.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:53:57  384582.1    321.53  229279.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:53:58  384583.1    321.49  229228.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:53:58  384583.3    321.42  229202.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:01  384587.3    321.30  229333.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:54:02  384589.1    321.18  229253.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:05  384589.5    320.99  229224.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:05  384591.5    320.98  229153.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:54:06  384591.6    320.97  229148.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:54:07  384591.7    320.71  229105.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:54:10  384596.9    320.63  228919.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:54:10  384597.8    320.61  228687.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:54:15  384599.1    320.50  228527.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:16  384599.9    320.45  228508.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:54:17  384599.8    320.43  228463.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:54:18  384601.2    320.33  228218.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:54:20  384607.5    319.96  228016.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:54:24  384610.4    319.61  227944.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:54:25  384612.0    319.46  227890.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:26  384613.1    319.44  227888.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:54:27  384612.8    319.43  227878.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:54:28  384614.4    319.35  227778.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:31  384614.9    319.31  227625.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:54:35  384617.4    319.16  227596.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:54:38  384623.1    318.87  227466.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:54:40  384633.3    318.71  227296.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:54:42  384635.8    318.65  227233.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:54:44  384635.9    318.50  227110.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:54:45  384636.9    318.36  226898.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:48  384640.1    318.27  226682.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:54:49  384640.7    318.18  226663.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:54:51  384641.1    318.01  226618.2       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:54:55  384645.4    317.62  226123.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:54:56  384648.1    317.52  226093.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:54:59  384652.6    317.30  225836.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:55:01  384653.5    317.24  225803.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    3:55:02  384656.4    317.11  225397.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:55:05  384660.0    316.97  225338.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:55:08  384660.8    316.60  225182.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    3:55:09  384660.8    316.33  225108.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:55:11  384662.2    316.18  225017.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:55:14  384666.2    316.11  224958.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:55:15  384666.2    316.08  224953.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:55:17  384666.9    316.04  224914.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:55:18  384667.4    315.97  224863.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:55:21  384669.3    315.89  224778.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:55:23  384670.9    315.83  224772.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:55:25  384671.7    315.81  224760.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:55:27  384671.5    315.78  224731.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    3:55:28  384671.9    315.74  224725.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:55:34  384675.0    315.63  224119.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:55:38  384676.4    315.52  224092.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:55:39  384676.4    315.51  224076.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:55:40  384676.3    315.45  224071.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:55:46  384676.5    315.44  224066.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:55:47  384676.9    315.38  223990.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:55:50  384676.7    315.30  223820.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:55:51  384677.1    315.20  223755.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:55:54  384677.5    315.16  223724.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:55:55  384679.1    315.16  223304.4       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:55:58  384679.7    315.15  223308.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    3:55:59  384681.3    315.07  223158.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:56:00  384682.9    315.06  222866.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:56:01  384682.9    315.05  222852.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:56:02  384683.1    315.04  222851.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:56:03  384683.0    315.03  222851.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:56:04  384683.0    315.02  222846.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:56:07  384683.7    314.98  222733.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:56:09  384683.1    314.97  222700.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:56:10  384685.0    314.97  222670.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:56:13  384685.0    314.87  222665.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:56:15  384685.0    314.86  222318.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    3:56:16  384685.6    314.81  222265.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:56:21  384689.0    314.66  222208.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:56:22  384689.5    314.63  222162.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:56:25  384689.0    314.56  222150.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:56:26  384689.0    314.56  222136.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:56:28  384689.1    314.55  222120.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:56:30  384689.9    314.53  222112.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:56:30  384689.9    314.50  222109.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:56:32  384691.9    314.47  221951.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:56:33  384692.2    314.41  221913.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:56:36  384693.1    314.39  221909.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:56:39  384695.4    314.38  221816.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:56:40  384695.6    314.38  221546.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:56:42  384698.6    314.27  221470.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:56:44  384699.0    314.19  221480.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:56:45  384699.2    314.18  221478.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:56:45  384699.8    314.13  221460.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:56:47  384699.6    314.12  221438.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:56:49  384699.6    313.98  221344.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:56:51  384700.4    313.92  221255.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:56:54  384699.9    313.89  221240.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:56:55  384703.4    313.78  221101.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:56:57  384704.7    313.72  221020.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    3:57:01  384705.9    313.61  220888.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:57:03  384706.2    313.44  220853.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:57:05  384733.8    313.40  218186.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:57:06  384733.2    313.35  218112.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:57:07  384737.0    313.08  218021.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:57:09  384737.1    312.99  217977.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:57:11  384760.5    312.98  215893.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    3:57:15  384762.9    312.78  215885.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:57:16  384763.5    312.76  215795.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    3:57:19  384763.8    312.46  215741.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:57:21  384763.9    312.22  215688.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:57:21  384764.2    312.19  215640.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:57:24  384765.7    312.04  215603.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:57:28  384769.1    311.67  215219.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:57:30  384769.7    311.58  215182.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:57:32  384773.8    311.50  215094.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:57:35  384774.8    311.39  214998.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:57:36  384775.5    311.26  214947.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:57:37  384775.4    311.25  214946.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:57:40  384777.6    311.16  214782.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:57:41  384781.0    311.08  214684.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:57:44  384788.0    310.99  214655.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:57:46  384790.1    310.88  214611.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:57:50  384799.0    310.72  214271.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    3:57:52  384799.0    310.69  214263.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:57:54  384798.7    310.69  214263.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    3:57:55  384798.7    310.65  214214.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:57:56  384798.7    310.62  214210.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:57:58  384800.5    310.61  214187.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:57:59  384801.1    310.59  214115.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:58:01  384800.1    310.50  214071.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:03  384800.5    310.44  214047.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:58:03  384800.7    310.38  214021.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:58:04  384801.0    310.34  214026.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:07  384805.3    310.32  213729.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    3:58:08  384805.6    310.22  213722.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:10  384806.9    310.17  213611.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:58:12  384807.9    310.14  213581.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG757_S1/D
    3:58:14  384810.2    310.00  213557.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:16  384810.8    309.83  213502.6       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    3:58:18  384811.9    309.75  213402.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:58:18  384812.1    309.73  213400.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:58:19  384815.1    309.62  213361.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:58:21  384815.6    309.49  213264.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:58:22  384819.0    309.36  213146.4       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:58:24  384819.9    309.33  213128.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:58:27  384818.2    309.08  213067.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:58:28  384825.7    308.95  212671.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:58:31  384828.8    308.71  212531.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:58:32  384831.1    308.69  212092.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:58:35  384830.8    308.61  212059.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    3:58:36  384831.9    308.49  212052.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:38  384832.2    308.48  212041.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:58:39  384832.1    308.45  212023.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    3:58:40  384831.9    308.45  212007.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:58:41  384832.3    308.43  212000.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:58:42  384832.4    308.43  211997.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:44  384833.4    308.35  211901.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:58:44  384833.4    308.32  211900.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:58:46  384838.2    308.07  211636.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:58:47  384840.5    308.05  211317.4       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:58:48  384840.7    307.97  211314.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:50  384841.7    307.73  211251.4       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:58:52  384842.1    307.71  211230.3       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:58:54  384842.8    307.62  211081.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:58:58  384848.0    307.17  210793.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:59:01  384847.9    307.07  210753.2       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    3:59:03  384848.9    306.98  210697.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:59:04  384851.0    306.91  210667.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:59:05  384851.0    306.88  210664.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:59:07  384850.7    306.73  210628.6       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:59:08  384852.1    306.70  210532.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    3:59:09  384852.1    306.68  210529.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    3:59:11  384854.6    306.57  210526.5       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:59:13  384855.0    306.50  210476.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:59:16  384857.0    306.36  210321.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:59:17  384857.0    306.33  210221.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:59:17  384857.4    306.32  210149.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    3:59:18  384859.4    306.28  209840.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    3:59:19  384861.3    306.24  209825.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:59:19  384861.3    306.20  209784.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    3:59:22  384862.0    305.92  209683.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:59:23  384865.4    305.72  209286.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:59:26  384868.2    305.45  208701.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:59:27  384868.0    305.38  208668.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:59:27  384870.2    305.31  208418.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    3:59:29  384871.1    305.26  208323.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:59:29  384875.9    305.14  207991.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG667_S3/D
    3:59:30  384875.9    305.10  207976.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:59:32  384875.8    304.89  207934.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    3:59:33  384876.2    304.62  207866.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    3:59:35  384878.5    304.38  207735.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    3:59:39  384878.3    304.14  207630.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    3:59:41  384878.9    303.93  207143.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    3:59:42  384880.7    303.90  207044.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    3:59:43  384884.0    303.70  206972.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    3:59:46  384888.1    303.58  206917.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    3:59:50  384889.4    303.39  206876.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    3:59:54  384894.3    303.29  206797.3       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    3:59:58  384898.8    303.10  206612.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:00:01  384899.4    302.84  206548.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:00:06  384899.7    302.61  206431.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    4:00:10  384905.2    302.35  206328.3       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:00:12  384905.4    302.32  206268.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    4:00:13  384905.4    302.25  206258.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:00:16  384907.1    302.23  206222.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:00:17  384913.9    302.21  206036.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:00:18  384913.9    302.19  206008.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:00:21  384916.5    302.10  205984.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:00:23  384919.5    302.03  205918.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:00:25  384921.4    302.02  205865.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:00:26  384921.5    302.00  205853.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:00:28  384921.5    301.88  205842.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:00:28  384921.5    301.83  205837.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:00:29  384924.5    301.83  205773.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:00:32  384924.8    301.71  205583.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:00:33  384926.5    301.65  205499.8       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:00:34  384926.7    301.65  205494.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    4:00:36  384927.4    301.58  205437.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:00:40  384930.5    301.32  205374.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    4:00:44  384932.1    301.19  205357.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:00:45  384933.4    301.16  205027.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:00:49  384934.4    301.14  204893.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:00:53  384937.7    300.97  204799.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:00:54  384937.5    300.92  204796.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:00:57  384938.0    300.80  204718.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    4:00:59  384940.1    300.75  204702.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:01:03  384942.6    300.53  204317.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:01:05  384942.6    300.51  204319.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:01:08  384944.6    300.45  204307.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:01:09  384944.7    300.45  204314.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:01:13  384944.6    300.26  204101.8       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:01:16  384945.8    300.06  204062.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    4:01:22  384947.0    299.76  203945.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:01:23  384950.2    299.63  203547.7       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    4:01:24  384954.0    299.60  203477.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    4:01:27  384956.1    299.56  203183.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:01:30  384959.5    299.49  202911.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:01:32  384960.1    299.33  202785.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:01:33  384961.9    299.20  202756.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:01:39  384965.3    298.85  202606.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:01:40  384965.1    298.73  202557.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:01:41  384965.1    298.68  202506.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    4:01:41  384965.6    298.51  202503.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    4:01:43  384965.5    298.43  202469.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:01:50  384970.1    297.72  202282.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:01:53  384972.2    297.53  202210.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:01:54  384972.4    297.52  202207.5       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:01:56  384974.5    297.43  202040.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:01:59  384975.3    297.36  201973.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:02:01  384978.3    297.25  201933.8       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:02:03  384979.3    297.03  201881.7       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:02:04  384980.4    296.95  201713.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:02:09  384983.3    296.79  201633.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:02:11  384985.3    296.73  201588.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:02:14  384987.0    296.43  201511.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:02:19  384988.6    296.30  201454.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:02:20  384991.2    296.27  201452.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:02:21  384991.8    296.24  201351.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    4:02:29  384992.6    296.23  201346.3       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    4:02:31  384993.3    296.15  201336.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:02:33  384994.2    296.02  201317.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:02:34  384999.1    296.02  200835.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    4:02:36  384999.5    295.98  200798.4       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:02:39  385001.5    295.91  200673.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:02:40  385001.7    295.80  200652.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:02:42  385002.4    295.78  200581.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:02:45  385004.9    295.58  200506.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:02:47  385004.9    295.56  200506.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:02:52  385007.3    295.42  200017.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:02:54  385007.6    295.33  199975.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:02:58  385008.9    295.27  199952.0       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:03:02  385011.0    295.17  199540.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:03:04  385014.2    295.07  199443.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:03:05  385014.5    294.93  199264.0       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:03:07  385014.3    294.88  199161.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:03:09  385013.7    294.83  199130.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:03:10  385013.6    294.80  199124.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:03:13  385015.7    294.74  199073.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    4:03:16  385016.3    294.61  199044.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    4:03:18  385017.4    294.57  198987.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:03:22  385016.1    294.43  198964.9       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    4:03:25  385014.0    294.30  198904.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:03:28  385014.1    294.19  198802.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    4:03:30  385012.5    294.03  198585.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:03:31  385013.5    294.01  198548.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:03:35  385019.2    293.87  198290.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    4:03:37  385036.8    293.83  197558.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    4:03:39  385040.5    293.70  197205.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:03:40  385044.9    293.64  196800.2       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:03:43  385049.7    293.47  196610.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:03:47  385054.4    293.14  196430.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:03:48  385056.7    293.12  196294.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:03:49  385056.1    293.11  196065.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    4:03:54  385060.6    292.51  195974.3       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:03:58  385062.4    292.35  195934.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:04:03  385064.0    292.05  195597.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:04:04  385064.1    291.95  195576.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:04:06  385065.4    291.79  195474.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:08  385067.4    291.63  195443.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:04:11  385067.8    291.55  195272.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:04:12  385069.3    291.54  194818.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:04:14  385070.4    291.48  194795.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:04:16  385070.2    291.45  194764.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG720_S2/D
    4:04:16  385070.4    291.42  194754.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:04:18  385070.0    291.38  194729.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:23  385071.8    291.16  194573.5       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:04:25  385072.4    291.11  194530.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:04:26  385073.4    291.06  194513.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:27  385074.6    291.01  194490.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:04:29  385076.6    290.97  194482.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:04:31  385081.3    290.87  194391.1       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:04:35  385081.5    290.62  194339.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:37  385083.0    290.58  194240.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:04:39  385083.1    290.47  194184.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:41  385087.4    290.35  194063.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:04:42  385087.9    290.27  194010.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    4:04:43  385088.3    290.19  193962.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:04:45  385088.9    290.00  193864.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:04:49  385089.6    289.64  193870.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:04:51  385090.2    289.60  193859.8       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:04:53  385090.5    289.54  193841.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:55  385090.5    289.51  193790.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:04:58  385090.7    289.50  193776.8       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:04:59  385090.5    289.41  193766.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:05:00  385090.7    289.38  193741.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:05:03  385090.3    289.28  193672.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:05:05  385090.7    289.17  193756.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:05:05  385091.6    289.17  193749.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:05:07  385091.7    289.09  193695.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:05:09  385091.6    289.09  193678.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:05:10  385092.3    289.07  193675.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:05:11  385092.7    289.02  193578.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:05:12  385092.6    289.00  193568.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:05:15  385092.9    288.98  193554.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:05:16  385093.2    288.96  193517.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    4:05:18  385093.7    288.83  193408.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:05:20  385094.0    288.64  193387.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:05:21  385094.5    288.63  193361.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:05:23  385094.9    288.53  193391.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    4:05:27  385096.6    288.49  193362.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:05:30  385102.6    288.35  192343.1       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:05:30  385102.5    288.21  192284.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:05:31  385102.7    288.20  192284.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:05:32  385104.2    288.15  192229.5       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:05:34  385106.6    288.08  192210.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:05:36  385106.5    288.05  192180.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:05:39  385108.3    288.01  192001.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:05:43  385111.1    287.88  191905.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:05:45  385113.4    287.79  191893.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:05:47  385117.4    287.72  191848.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:05:50  385117.6    287.71  191830.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:05:53  385119.8    287.58  191802.6       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:05:54  385120.0    287.50  191734.4       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:05:57  385119.6    287.42  191711.6       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    4:05:59  385119.7    287.41  191654.2       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:06:01  385119.6    287.30  191650.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:06:02  385119.6    287.30  191647.1       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:06:05  385121.5    287.20  191618.3       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    4:06:06  385121.9    287.16  191612.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:06:10  385123.3    287.09  191544.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:06:11  385123.4    287.07  191506.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:06:12  385123.1    287.00  191491.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:06:14  385124.2    286.90  191421.4       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:06:17  385124.1    286.86  191328.5       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:06:19  385124.1    286.85  191327.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:06:24  385125.2    286.72  191273.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    4:06:25  385125.3    286.71  191280.1       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG681_S3/D
    4:06:25  385130.1    286.68  191242.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:06:27  385130.1    286.63  191164.1       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:06:29  385130.4    286.54  191131.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:06:29  385130.8    286.53  191014.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG726_S2/D
    4:06:34  385131.6    286.45  191008.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:06:35  385131.7    286.44  191005.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:06:36  385132.3    286.44  190926.2       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:06:38  385132.3    286.41  190908.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:06:39  385132.5    286.39  190838.8       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:06:40  385132.7    286.37  190837.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:06:43  385133.1    286.32  190831.1       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:06:44  385133.1    286.27  190829.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:06:45  385132.3    286.24  190779.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    4:06:49  385131.8    286.08  190724.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:06:52  385130.0    285.97  190668.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:06:53  385129.0    285.92  190657.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:06:55  385131.0    285.85  190624.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:06:59  385131.0    285.51  190612.7       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:07:02  385131.4    285.49  190602.4       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:07:05  385132.0    285.44  190485.2       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG730_S2/D
    4:07:07  385132.1    285.43  190482.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:07:08  385133.0    285.42  190420.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG718_S2/D
    4:07:10  385135.6    285.28  190407.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:07:14  385139.5    285.13  190194.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    4:07:14  385139.9    285.09  190150.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:07:16  385139.7    285.05  190140.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:07:17  385139.7    285.03  190135.7       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:07:18  385139.7    284.99  190107.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:07:22  385146.4    284.77  190065.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:07:24  385148.4    284.72  190048.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:07:27  385151.1    284.64  189790.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:07:29  385153.4    284.35  189585.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:07:31  385153.4    284.34  189594.0       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    4:07:35  385154.4    284.30  189584.4       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:07:36  385154.6    284.23  189312.0       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:07:37  385155.6    284.20  189292.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:07:43  385157.4    284.09  189227.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG733_S2/D
    4:07:46  385158.0    283.95  189127.7       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:07:48  385158.0    283.84  189106.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:07:49  385158.3    283.82  189040.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:07:51  385160.8    283.68  188753.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:07:58  385164.6    283.47  188609.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    4:08:02  385171.0    283.19  188541.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:08:11  385172.9    283.17  188491.5       0.0                          
    4:08:13  385172.5    283.11  188458.0       0.0                          
    4:08:14  385173.6    283.03  188404.6       0.0                          
    4:08:16  385175.7    282.86  188350.3       0.0                          
    4:08:17  385176.8    282.72  188282.5       0.0                          
    4:08:19  385177.3    282.69  188245.7       0.0                          
    4:08:20  385180.0    282.62  188131.6       0.0                          
    4:08:23  385182.3    282.54  188024.1       0.0                          
    4:08:25  385185.4    282.24  187848.8       0.0                          
    4:08:28  385185.6    282.23  187847.1       0.0                          
    4:08:29  385185.8    282.23  187611.5       0.0                          
    4:08:30  385188.0    282.23  187319.1       0.0                          
    4:08:32  385188.7    282.23  187191.4       0.0                          
    4:08:32  385190.7    282.23  187080.3       0.0                          
    4:08:33  385191.1    282.23  187050.2       0.0                          
    4:08:35  385191.6    282.23  187022.9       0.0                          
    4:08:37  385192.4    282.23  186723.7       0.0                          
    4:08:37  385195.4    282.23  186599.5       0.0                          
    4:08:39  385196.2    282.23  186297.0       0.0                          
    4:08:40  385202.6    282.23  186198.2       0.0                          
    4:08:42  385203.3    282.23  186098.3       0.0                          
    4:08:43  385204.8    282.23  185949.3       0.0                          
    4:08:44  385206.7    282.23  185699.9       0.0                          
    4:08:45  385210.2    282.23  185392.0       0.0                          
    4:08:45  385209.9    282.23  185243.1       0.0                          
    4:08:46  385211.2    282.23  185206.0       0.0                          
    4:08:46  385213.3    282.23  185070.2       0.0                          
    4:08:49  385213.7    282.23  184992.2       0.0                          
    4:08:49  385213.9    282.23  184837.7       0.0                          
    4:08:50  385215.6    282.23  184806.2       0.0                          
    4:08:50  385215.9    282.23  184760.2       0.0                          
    4:08:52  385217.5    282.23  184718.7       0.0                          
    4:08:53  385217.5    282.23  184650.3       0.0                          
    4:08:54  385217.9    282.23  184537.9       0.0                          
    4:08:55  385218.3    282.23  184523.8       0.0                          
    4:08:55  385218.5    282.23  184398.7       0.0                          
    4:08:57  385221.0    282.23  184151.2       0.0                          
    4:08:59  385221.9    282.23  184047.4       0.0                          
    4:09:00  385222.8    282.23  183965.7       0.0                          
    4:09:00  385224.2    282.23  183667.0       0.0                          
    4:09:01  385224.1    282.23  183609.1       0.0                          
    4:09:02  385224.5    282.23  183588.9       0.0                          
    4:09:08  385224.4    282.23  183474.6       0.0                          
    4:09:09  385226.0    282.23  183438.0       0.0                          
    4:09:09  385227.0    282.23  183267.1       0.0                          
    4:09:10  385227.7    282.23  183118.7       0.0                          
    4:09:13  385228.4    282.23  183105.0       0.0                          
    4:09:14  385230.2    282.23  182870.3       0.0                          
    4:09:15  385232.0    282.23  182793.2       0.0                          
    4:09:15  385234.3    282.23  182412.9       0.0                          
    4:09:15  385231.8    282.23  182281.8       0.0                          
    4:09:16  385233.6    282.23  182200.3       0.0                          
    4:09:17  385235.2    282.23  181978.3       0.0                          
    4:09:20  385235.2    282.23  181975.6       0.0                          
    4:09:21  385237.3    282.23  181496.6       0.0                          
    4:09:23  385238.3    282.23  181412.6       0.0                          
    4:09:24  385241.2    282.23  181313.2       0.0                          
    4:09:25  385243.2    282.23  181177.6       0.0                          
    4:09:25  385247.7    282.23  181090.6       0.0                          
    4:09:31  385248.7    282.23  181073.0       0.0                          
    4:09:32  385248.0    282.23  180879.6       0.0                          
    4:09:33  385249.7    282.23  180768.5       0.0                          
    4:09:36  385250.3    282.23  180727.1       0.0                          
    4:09:36  385252.3    282.23  180582.8       0.0                          
    4:09:37  385252.6    282.23  180453.5       0.0                          
    4:09:38  385254.4    282.23  180299.5       0.0                          
    4:09:39  385257.5    282.23  180255.4       0.0                          
    4:09:39  385258.6    282.23  179933.7       0.0                          
    4:09:41  385260.5    282.23  179758.0       0.0                          
    4:09:41  385261.1    282.23  179410.0       0.0                          
    4:09:42  385262.2    282.23  179298.6       0.0                          
    4:09:45  385263.1    282.23  179249.5       0.0                          
    4:09:46  385263.7    282.23  178762.2       0.0                          
    4:09:47  385263.3    282.23  178732.0       0.0                          
    4:09:47  385265.7    282.23  178614.4       0.0                          
    4:09:48  385265.8    282.23  178568.7       0.0                          
    4:09:49  385269.4    282.23  178296.2       0.0                          
    4:09:50  385271.9    282.23  178191.1       0.0                          
    4:09:51  385273.6    282.23  178002.0       0.0                          
    4:09:51  385275.7    282.23  177880.2       0.0                          
    4:09:52  385278.8    282.23  177649.4       0.0                          
    4:09:53  385280.6    282.23  177524.0       0.0                          
    4:09:54  385281.0    282.23  177303.1       0.0                          
    4:09:55  385281.4    282.23  177258.1       0.0                          
    4:09:56  385281.9    282.23  177132.2       0.0                          
    4:09:56  385282.8    282.23  176998.8       0.0                          
    4:09:57  385284.3    282.23  176918.9       0.0                          
    4:10:00  385285.0    282.23  176793.9       0.0                          
    4:10:01  385288.3    282.23  176577.5       0.0                          
    4:10:02  385287.8    282.23  176524.1       0.0                          
    4:10:03  385289.9    282.23  176145.7       0.0                          
    4:10:04  385294.1    282.23  175930.9       0.0                          
    4:10:05  385294.5    282.23  175925.3       0.0                          
    4:10:06  385296.1    282.23  175449.4       0.0                          
    4:10:08  385296.5    282.23  175279.4       0.0                          
    4:10:09  385298.9    282.23  175163.5       0.0                          
    4:10:10  385300.0    282.23  174821.8       0.0                          
    4:10:11  385300.9    282.23  174612.6       0.0                          
    4:10:12  385303.3    282.23  174575.5       0.0                          
    4:10:13  385306.1    282.23  174527.9       0.0                          
    4:10:14  385307.7    282.23  174360.3       0.0                          
    4:10:17  385307.9    282.23  174237.4       0.0                          
    4:10:18  385310.7    282.23  173974.1       0.0                          
    4:10:20  385311.2    282.23  173858.6       0.0                          
    4:10:21  385311.4    282.23  173470.6       0.0                          
    4:10:22  385312.1    282.23  173225.4       0.0                          
    4:10:23  385314.3    282.23  173069.9       0.0                          
    4:10:24  385313.7    282.23  172839.5       0.0                          
    4:10:25  385317.8    282.23  172539.0       0.0                          
    4:10:27  385318.6    282.23  172344.9       0.0                          
    4:10:29  385319.8    282.23  172041.6       0.0                          
    4:10:30  385320.0    282.23  171945.0       0.0                          
    4:10:31  385322.8    282.23  171687.9       0.0                          
    4:10:33  385322.0    282.23  171532.2       0.0                          
    4:10:34  385323.2    282.23  171326.5       0.0                          
    4:10:35  385327.7    282.23  171044.1       0.0                          
    4:10:36  385328.6    282.23  170765.2       0.0                          
    4:10:37  385328.6    282.23  170469.6       0.0                          
    4:10:37  385331.3    282.23  170346.6       0.0                          
    4:10:40  385331.7    282.23  170174.6       0.0                          
    4:10:41  385335.1    282.23  170006.3       0.0                          
    4:10:43  385339.2    282.23  169745.5       0.0                          
    4:10:44  385346.0    282.23  169209.4       0.0                          
    4:10:45  385347.3    282.23  169072.7       0.0                          
    4:10:46  385349.1    282.23  168963.3       0.0                          
    4:10:48  385352.0    282.23  168936.7       0.0                          
    4:10:50  385354.1    282.23  168544.5       0.0                          
    4:10:52  385356.1    282.23  168150.5       0.0                          
    4:10:55  385357.2    282.23  168044.6       0.0                          
    4:10:56  385360.6    282.23  167992.0       0.0                          
    4:10:57  385360.6    282.23  167864.8       0.0                          
    4:10:57  385364.2    282.23  167539.0       0.0                          
    4:10:58  385364.7    282.23  167461.4       0.0                          
    4:11:00  385364.8    282.23  167417.8       0.0                          
    4:11:02  385365.9    282.23  167270.3       0.0                          
    4:11:03  385366.8    282.23  167072.2       0.0                          
    4:11:05  385371.7    282.23  166905.0       0.0                          
    4:11:05  385372.9    282.23  166795.2       0.0                          
    4:11:07  385372.5    282.23  166674.2       0.0                          
    4:11:08  385375.1    282.23  166516.3       0.0                          
    4:11:09  385375.9    282.23  166435.0       0.0                          
    4:11:09  385377.1    282.23  166218.2       0.0                          
    4:11:10  385381.1    282.23  166055.4       0.0                          
    4:11:11  385381.3    282.23  165894.7       0.0                          
    4:11:12  385382.0    282.23  165739.8       0.0                          
    4:11:13  385385.3    282.23  165496.3       0.0                          
    4:11:15  385386.9    282.23  165366.9       0.0                          
    4:11:16  385388.1    282.23  165259.6       0.0                          
    4:11:17  385391.0    282.23  165131.2       0.0                          
    4:11:19  385391.6    282.23  164973.4       0.0                          
    4:11:21  385392.0    282.23  164855.5       0.0                          
    4:11:23  385392.4    282.23  164645.3       0.0                          
    4:11:24  385393.7    282.23  164436.7       0.0                          
    4:11:25  385393.8    282.23  164428.2       0.0                          
    4:11:29  385393.8    282.23  164407.0       0.0                          
    4:11:30  385393.4    282.23  164262.8       0.0                          
    4:11:33  385393.4    282.23  164213.5       0.0                          
    4:11:34  385394.4    282.23  163795.9       0.0                          
    4:11:36  385397.7    282.23  163590.2       0.0                          
    4:11:38  385398.0    282.23  163368.4       0.0                          
    4:11:40  385399.4    282.23  163321.9       0.0                          
    4:11:42  385399.6    282.23  163007.7       0.0                          
    4:11:43  385404.8    282.23  162748.1       0.0                          
    4:11:45  385406.2    282.23  162456.0       0.0                          
    4:11:48  385408.5    282.23  162217.3       0.0                          
    4:11:49  385408.4    282.23  162161.5       0.0                          
    4:11:50  385411.2    282.23  161817.3       0.0                          
    4:11:51  385412.3    282.23  161809.1       0.0                          
    4:11:52  385412.2    282.23  161740.1       0.0                          
    4:11:53  385413.5    282.23  161562.3       0.0                          
    4:11:54  385414.9    282.23  161404.0       0.0                          
    4:11:55  385415.3    282.23  161103.8       0.0                          
    4:11:57  385417.3    282.23  161046.9       0.0                          
    4:11:58  385420.3    282.23  160834.5       0.0                          
    4:11:59  385421.3    282.23  160774.1       0.0                          
    4:12:01  385421.6    282.23  160647.2       0.0                          
    4:12:02  385424.9    282.23  160353.5       0.0                          
    4:12:03  385424.6    282.23  160304.6       0.0                          
    4:12:04  385426.7    282.23  160112.7       0.0                          
    4:12:05  385427.3    282.23  159926.3       0.0                          
    4:12:07  385430.3    282.23  159696.9       0.0                          
    4:12:11  385430.3    282.23  159691.5       0.0                          
    4:12:13  385433.1    282.23  159530.2       0.0                          
    4:12:14  385436.8    282.23  159273.9       0.0                          
    4:12:15  385439.3    282.23  159105.3       0.0                          
    4:12:16  385439.4    282.23  159015.8       0.0                          
    4:12:17  385443.6    282.23  158669.5       0.0                          
    4:12:19  385448.1    282.23  158581.6       0.0                          
    4:12:24  385449.7    282.23  158441.9       0.0                          
    4:12:25  385450.4    282.23  158167.6       0.0                          
    4:12:26  385451.6    282.23  158123.0       0.0                          
    4:12:28  385452.4    282.23  158035.8       0.0                          
    4:12:31  385457.7    282.23  157693.4       0.0                          
    4:12:33  385457.1    282.23  157656.5       0.0                          
    4:12:34  385462.3    282.23  157460.5       0.0                          
    4:12:37  385461.3    282.23  157372.6       0.0                          
    4:12:39  385463.3    282.23  157091.1       0.0                          
    4:12:40  385468.5    282.23  156972.4       0.0                          
    4:12:41  385471.5    282.23  156926.6       0.0                          
    4:12:42  385471.9    282.23  156915.3       0.0                          
    4:12:43  385474.2    282.23  156501.9       0.0                          
    4:12:45  385476.0    282.23  156411.1       0.0                          
    4:12:47  385476.6    282.23  156319.8       0.0                          
    4:12:53  385477.6    282.23  156287.9       0.0                          
    4:12:54  385480.4    282.23  156096.2       0.0                          
    4:12:55  385481.1    282.23  155825.9       0.0                          
    4:12:57  385482.0    282.23  155762.7       0.0                          
    4:12:58  385487.5    282.23  155461.7       0.0                          
    4:12:59  385487.8    282.23  155312.8       0.0                          
    4:13:01  385490.5    282.23  155238.1       0.0                          
    4:13:02  385492.7    282.23  155016.6       0.0                          
    4:13:04  385492.6    282.23  154981.5       0.0                          
    4:13:05  385493.6    282.23  154878.7       0.0                          
    4:13:06  385493.2    282.23  154769.2       0.0                          
    4:13:09  385494.3    282.23  154646.8       0.0                          
    4:13:10  385495.8    282.23  154512.4       0.0                          
    4:13:12  385496.4    282.23  154455.5       0.0                          
    4:13:14  385494.2    282.23  154399.4       0.0                          
    4:13:14  385494.5    282.23  154230.4       0.0                          
    4:13:16  385495.7    282.23  153870.9       0.0                          
    4:13:22  385498.0    282.23  153746.0       0.0                          
    4:13:24  385498.3    282.23  153555.8       0.0                          
    4:13:24  385501.5    282.23  153244.0       0.0                          
    4:13:25  385502.2    282.23  153051.9       0.0                          
    4:13:27  385506.1    282.23  152926.4       0.0                          
    4:13:28  385507.7    282.23  152651.4       0.0                          
    4:13:30  385509.9    282.23  152520.8       0.0                          
    4:13:31  385509.5    282.23  152458.4       0.0                          
    4:13:33  385516.2    282.23  152137.3       0.0                          
    4:13:36  385517.5    282.23  152035.3       0.0                          
    4:13:37  385518.9    282.23  151816.1       0.0                          
    4:13:40  385520.6    282.23  151744.2       0.0                          
    4:13:41  385520.8    282.23  151584.9       0.0                          
    4:13:43  385523.0    282.23  151386.8       0.0                          
    4:13:46  385525.5    282.23  151344.3       0.0                          
    4:13:46  385526.4    282.23  151257.3       0.0                          
    4:13:48  385527.3    282.23  151152.2       0.0                          
    4:13:48  385526.2    282.23  150974.3       0.0                          
    4:13:48  385527.6    282.23  150688.2       0.0                          
    4:13:51  385527.8    282.23  150611.0       0.0                          
    4:13:53  385528.2    282.23  150365.2       0.0                          
    4:13:55  385528.7    282.23  150259.7       0.0                          
    4:13:58  385534.1    282.23  150072.2       0.0                          
    4:13:59  385534.4    282.23  149841.8       0.0                          
    4:14:01  385534.4    282.23  149835.4       0.0                          
    4:14:02  385536.8    282.23  149413.6       0.0                          
    4:14:03  385539.7    282.23  149204.8       0.0                          
    4:14:08  385546.3    282.23  148976.9       0.0                          
    4:14:09  385546.9    282.23  148910.7       0.0                          
    4:14:11  385547.8    282.23  148828.8       0.0                          
    4:14:12  385550.0    282.23  148796.5       0.0                          
    4:14:16  385550.0    282.23  148774.7       0.0                          
    4:14:16  385551.0    282.23  148484.3       0.0                          
    4:14:19  385555.3    282.23  148086.6       0.0                          
    4:14:21  385555.4    282.23  147996.1       0.0                          
    4:14:22  385558.0    282.23  147863.8       0.0                          
    4:14:23  385563.4    282.23  147688.7       0.0                          
    4:14:24  385568.2    282.23  147549.0       0.0                          
    4:14:25  385568.7    282.23  147230.7       0.0                          
    4:14:26  385568.0    282.23  146765.6       0.0                          
    4:14:28  385569.7    282.23  146542.3       0.0                          
    4:14:29  385570.2    282.23  146469.5       0.0                          
    4:14:30  385571.2    282.23  146343.0       0.0                          
    4:14:32  385572.6    282.23  146179.9       0.0                          
    4:14:35  385575.1    282.23  145722.5       0.0                          
    4:14:37  385575.7    282.23  145666.4       0.0                          
    4:14:38  385576.8    282.23  145515.5       0.0                          
    4:14:39  385577.0    282.23  145436.5       0.0                          
    4:14:41  385580.9    282.23  145268.6       0.0                          
    4:14:42  385584.8    282.23  144992.5       0.0                          
    4:14:43  385584.9    282.23  144919.2       0.0                          
    4:14:44  385584.9    282.23  144519.1       0.0                          
    4:14:46  385586.7    282.23  144404.1       0.0                          
    4:14:46  385589.8    282.23  144200.3       0.0                          
    4:14:47  385590.6    282.23  144011.2       0.0                          
    4:14:51  385592.0    282.23  144001.1       0.0                          
    4:14:53  385592.5    282.23  143954.9       0.0                          
    4:14:54  385595.2    282.23  143729.5       0.0                          
    4:14:56  385599.1    282.23  143476.5       0.0                          
    4:15:00  385601.6    282.23  143293.1       0.0                          
    4:15:01  385602.7    282.23  143212.5       0.0                          
    4:15:09  385603.4    282.23  142990.8       0.0                          
    4:15:10  385602.5    282.23  142944.9       0.0                          
    4:15:12  385602.8    282.23  142807.6       0.0                          
    4:15:13  385609.6    282.23  142541.3       0.0                          
    4:15:15  385615.2    282.23  142392.6       0.0                          
    4:15:18  385617.4    282.23  142362.9       0.0                          
    4:15:20  385618.9    282.23  142168.5       0.0                          
    4:15:22  385621.7    282.23  142142.2       0.0                          
    4:15:24  385621.9    282.23  142123.1       0.0                          
    4:15:25  385623.6    282.23  142054.8       0.0                          
    4:15:26  385624.0    282.23  141982.4       0.0                          
    4:15:31  385626.8    282.23  141826.7       0.0                          
    4:15:34  385629.3    257.99  141394.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:15:35  385630.6    253.01  141370.5       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:15:36  385635.5    238.27  141137.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:15:37  385639.8    232.86  140814.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:15:41  385641.7    229.97  140704.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:15:54  385650.2    227.29  140682.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:15:59  385658.0    226.62  140677.0       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:16:04  385660.0    226.34  140684.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:16:07  385663.0    225.83  140617.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:16:11  385664.7    225.54  140606.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:16:17  385669.3    225.36  140544.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:16:19  385673.9    225.33  140535.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:16:20  385674.0    225.32  140528.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:16:22  385676.5    225.28  140518.1       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:16:34  385676.4    225.20  140476.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:16:40  385676.3    225.16  140440.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:16:41  385683.7    225.13  140391.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:16:44  385683.7    225.09  140387.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    4:16:45  385685.0    225.00  140349.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:16:49  385686.3    224.92  140329.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    4:16:56  385687.3    224.84  140265.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:16:57  385686.8    224.83  140260.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:17:06  385687.5    224.59  140246.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:17:10  385687.6    224.42  140206.9       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG683_S3/D
    4:17:14  385693.4    224.33  140124.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:17:19  385695.9    224.27  140105.3       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    4:17:21  385696.0    224.14  140112.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:17:23  385695.2    224.10  140056.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:17:25  385697.6    224.07  140034.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:17:28  385701.0    223.96  139767.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    4:17:34  385701.6    223.69  139655.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:17:37  385702.4    223.64  139614.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:17:39  385702.8    223.58  139577.5       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG735_S2/D
    4:17:39  385704.7    223.55  139551.3       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:17:40  385706.2    223.48  139318.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG759_S2/D
    4:17:43  385705.5    223.42  139227.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:17:46  385706.9    223.25  139155.6       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:17:48  385706.9    223.23  139150.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:17:51  385706.9    223.19  139095.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:17:52  385706.8    223.12  139094.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:17:52  385707.0    223.11  139073.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:17:57  385707.2    223.05  139064.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:17:58  385708.9    223.04  138965.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:18:02  385714.3    222.90  138655.1       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:18:05  385715.5    222.78  138623.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:18:07  385715.7    222.77  138617.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:18:09  385716.8    222.65  138511.1       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:18:13  385721.3    222.57  138286.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:18:14  385724.2    222.50  138044.5       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:18:17  385726.3    222.41  137885.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:18:19  385727.6    222.29  137864.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:18:22  385730.1    222.17  137665.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:18:24  385730.2    222.15  137661.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:18:25  385730.2    222.15  137652.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:18:27  385731.6    222.10  137586.9       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:18:30  385733.9    222.05  137555.3       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:18:34  385739.1    221.80  137420.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:18:38  385738.8    221.77  137235.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:18:39  385739.2    221.73  137233.3       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:18:45  385739.7    221.55  137157.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:18:48  385741.0    221.46  137108.2       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:18:51  385738.6    221.42  136874.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:18:53  385739.5    221.24  136697.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:18:59  385740.2    221.10  136551.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:19:04  385743.6    220.84  136429.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:19:08  385748.1    220.66  136285.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:19:09  385751.1    220.57  136066.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    4:19:14  385754.8    220.34  135962.7       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:19:18  385755.1    220.22  135856.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:19:21  385758.2    220.09  135759.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:19:26  385760.2    219.97  135686.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:19:28  385760.7    219.96  135675.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    4:19:29  385760.3    219.87  135643.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:19:32  385764.1    219.73  135558.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    4:19:33  385768.3    219.62  135406.2       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:19:36  385769.8    219.48  135391.9       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    4:19:38  385776.4    219.43  135285.8       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:19:43  385788.7    219.20  135174.4       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:19:46  385791.5    219.14  135149.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:19:49  385794.0    218.94  134963.6       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:19:50  385795.0    218.89  134873.0       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:19:58  385798.4    218.65  134805.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:19:59  385798.5    218.64  134803.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:20:05  385799.7    218.51  134791.0       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:20:06  385804.1    218.48  134767.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:20:10  385808.6    218.36  134662.6       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:20:10  385808.6    218.36  134651.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    4:20:11  385808.8    218.35  134646.2       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:20:15  385808.0    218.25  134621.2       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:20:17  385807.5    218.21  134602.0       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:20:18  385807.6    218.21  134598.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:20:19  385807.5    218.19  134590.8       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:20:23  385809.9    218.11  134559.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:20:26  385810.1    218.10  134557.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S2/D
    4:20:29  385811.5    218.06  134493.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    4:20:33  385811.6    217.98  134474.1       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:20:34  385814.1    217.97  134467.4       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:20:36  385816.2    217.89  134465.5       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:20:39  385818.8    217.89  134453.5       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:20:40  385818.6    217.88  134450.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:20:45  385819.6    217.67  134261.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:20:46  385822.2    217.61  134258.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    4:20:47  385821.9    217.60  134254.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    4:20:50  385825.8    217.46  134127.7       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    4:20:52  385826.4    217.39  134101.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    4:20:57  385827.4    217.24  134032.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:21:01  385827.6    217.13  134005.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:21:01  385829.0    217.11  133945.7       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:21:05  385851.0    217.04  133380.8       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG702_S3/D
    4:21:06  385851.1    216.98  133359.9       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:21:10  385852.2    216.83  133332.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:21:17  385855.6    216.58  133157.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:21:18  385857.0    216.58  132872.4       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:21:23  385859.5    216.47  132745.8       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:21:27  385863.2    216.42  132637.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:21:27  385862.8    216.38  132625.4       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:21:31  385867.0    216.27  132552.9       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:21:34  385871.8    216.13  132524.7       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:21:35  385873.8    216.11  132452.6       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:21:37  385875.4    216.02  132163.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:21:41  385878.6    215.90  132110.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:21:46  385883.9    215.62  131686.0       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:21:49  385887.7    215.47  131528.3       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:21:53  385894.2    215.34  131497.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG721_S2/D
    4:22:00  385894.4    215.13  131433.2       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG717_S2/D
    4:22:03  385898.3    215.04  131390.6       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG741_S2/D
    4:22:06  385898.6    214.88  131233.8       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:22:11  385899.7    214.67  131028.3       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:22:14  385902.2    214.57  130926.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:22:14  385906.0    214.51  130753.9       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG737_S2/D
    4:22:16  385908.0    214.39  130637.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:22:19  385908.4    214.27  130398.1       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:22:20  385908.2    214.17  130379.3       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:22:26  385914.5    213.99  130321.5       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:22:32  385919.7    213.81  130210.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:22:34  385924.6    213.70  130164.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:22:38  385926.0    213.59  130031.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    4:22:40  385925.9    213.56  129982.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG719_S2/D
    4:22:44  385928.8    213.49  129959.6       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    4:22:46  385929.6    213.48  129959.4       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:22:49  385929.7    213.44  129955.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:22:51  385929.7    213.43  129942.0       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:22:53  385930.8    213.32  129892.8       0.0 Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG768_S1/D
    4:22:55  385930.7    213.25  129885.6       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:22:56  385930.5    213.24  129857.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    4:23:02  385931.1    213.12  129829.7       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:23:05  385932.7    212.99  129781.7       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:23:07  385932.8    212.96  129760.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:23:11  385933.4    212.83  129748.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:23:16  385935.8    212.77  129736.3       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:23:18  385937.6    212.74  129699.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:23:22  385939.3    212.62  129644.7       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:23:26  385942.7    212.52  129603.6       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:23:28  385945.2    212.39  129525.1       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:23:31  385946.7    212.38  129475.2       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:23:40  385950.9    212.27  129282.6       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG762_S1/D
    4:23:47  385952.1    212.20  129277.9       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG766_S1/D
    4:23:49  385952.1    212.19  129273.4       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:23:51  385955.4    212.15  129221.3       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:23:52  385957.0    212.12  129186.1       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG777_S1/D
    4:23:54  385957.4    212.11  129185.8       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:23:57  385960.9    212.04  129158.5       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:24:01  385963.7    212.02  129022.9       0.0 Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:24:03  385964.3    212.01  128989.1       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG715_S2/D
    4:24:08  385965.3    211.90  128984.5       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    4:24:13  385968.9    211.80  128958.5       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:24:16  385969.5    211.79  128945.0       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    4:24:17  385976.9    211.79  128740.6       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:24:19  385979.0    211.72  128667.2       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:24:25  385979.7    211.72  128569.0       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG764_S1/D
    4:24:30  385981.0    211.63  128536.2       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG738_S2/D
    4:24:32  385981.0    211.62  128536.7       0.0 Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG666_S3/D
    4:24:33  385981.2    211.59  128528.9       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:24:38  385983.4    211.49  128425.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:24:39  385983.4    211.40  128429.1       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:24:43  385984.7    211.29  128372.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG731_S2/D
    4:24:45  385985.9    211.10  128307.5       0.0 Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:24:48  385986.2    211.04  128289.2       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:24:49  385988.1    211.03  128279.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:24:51  385987.8    211.03  128277.7       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:24:54  385986.4    210.96  128248.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG722_S2/D
    4:24:55  385986.6    210.96  128231.8       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:24:59  385992.0    210.81  128044.8       0.0 Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:25:00  385993.6    210.79  127778.6       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:25:02  385993.6    210.72  127747.2       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG751_S2/D
    4:25:03  385994.6    210.57  127729.0       0.0 Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG779_S1/D
    4:25:05  385994.7    210.57  127726.0       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG680_S3/D
    4:25:06  385994.7    210.44  127701.1       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:25:08  385996.0    210.35  127668.8       0.0 Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG665_S3/D
    4:25:09  385996.0    210.34  127658.6       0.0 Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:25:10  385999.5    210.24  127603.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG732_S2/D
    4:25:14  386003.4    210.12  127542.9       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/acc_out_reg[31]/D
    4:25:14  386003.6    210.11  127533.5       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:25:16  386003.7    210.06  127503.9       0.0 Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG685_S3/D
    4:25:18  386003.7    210.05  127485.9       0.0 Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG716_S2/D
    4:25:20  386003.7    209.92  127380.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG684_S3/D
    4:25:21  386004.8    209.91  127312.9       0.0 Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG734_S2/D
    4:25:22  386006.5    209.84  127229.7       0.0 Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG761_S1/D
    4:25:28  386009.9    209.60  127193.4       0.0 Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG756_S1/D
    4:25:30  386012.4    209.46  127165.0       0.0 Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG672_S3/D
    4:25:31  386015.6    209.46  127092.0       0.0 Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG763_S1/D
    4:25:32  386014.9    209.46  127091.7       0.0 Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV/clk_r_REG760_S1/D
    4:26:43  386011.5    209.41  127062.6       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'drra_wrapper' contains 6 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Silago_top_l_corner_inst_0_0/SILEGO_cell/rst_n': 1267 load(s), 1 driver(s)
     Net 'Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_1/inputs_dpu[0][1][0]': 2304 load(s), 1 driver(s)
     Net 'Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_1/inputs_dpu[1][1][0]': 2309 load(s), 1 driver(s)
     Net 'Silago_bot_r_corner_inst_7_1/u_addres_assign/start_col': 2306 load(s), 1 driver(s)
     Net 'Silago_top_r_corner_inst_7_0/u_addres_assign/start_col': 2306 load(s), 1 driver(s)
     Net 'Silago_top_inst_1_0/u_addres_assign/clk': 79407 load(s), 1 driver(s)
CPU Load: 201%, Ram Free: 1392 GB, Swap Free: 7 GB, Work Disk Free: 5377 GB, Tmp Disk Free: 2 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Error: could not open output redirect file "../db/task3_tutorial_style/pass1/drra_wrapper_qor.rpt" (CMD-015)
# -----------------------------
# Final outputs (from last pass)
# -----------------------------
current_design $TOP_NAME
Current design is 'drra_wrapper'.
{drra_wrapper}
report_area        > "${REPORT_DIR}/${TOP_NAME}_area.txt"
report_timing      > "${REPORT_DIR}/${TOP_NAME}_timing.txt"
report_power       > "${REPORT_DIR}/${TOP_NAME}_power.txt"
report_constraints > "${REPORT_DIR}/${TOP_NAME}_constraints.txt"
report_cell        > "${REPORT_DIR}/${TOP_NAME}_cell.txt"
write_file -hierarchy -format ddc     -output "${OUT_DIR}/${TOP_NAME}.ddc"
Error: Unable to open DDC file '../db/task3_tutorial_style/drra_wrapper.ddc' for writing. (DDC-1)
Error: Write command failed. (UID-25)
0
write_file -hierarchy -format verilog -output "${OUT_DIR}/${TOP_NAME}.v"
Error: Can't open export file '/home/jinyeg/IL2225_project/SiLagoNN/syn/db/task3_tutorial_style/drra_wrapper.v'. (EXPT-4)
Error: Write command failed. (UID-25)
0
write_sdc  "${OUT_DIR}/${TOP_NAME}.sdc"
Error: Cannot write the '../db/task3_tutorial_style/drra_wrapper.sdc' script file. (UID-270)
0
write_sdf  "${OUT_DIR}/${TOP_NAME}.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/home/jinyeg/IL2225_project/SiLagoNN/syn/db/task3_tutorial_style/drra_wrapper.sdf' file. (UID-29)
0
puts "\n=========================================="

==========================================
puts "Tutorial-style bottom-up complete!"
Tutorial-style bottom-up complete!
puts "Reports: ${REPORT_DIR}"
Reports: ../rpt/task3_tutorial_style
puts "Outputs: ${OUT_DIR}"
Outputs: ../db/task3_tutorial_style
puts "WSCR   : ${WSCR_DIR}"
WSCR   : ../db/task3_tutorial_style/wscr
puts "==========================================\n"
==========================================

quit

Memory usage for this session 7838 Mbytes.
Memory usage for this session including child processes 7838 Mbytes.
CPU usage for this session 16069 seconds ( 4.46 hours ).
Elapsed time for this session 17850 seconds ( 4.96 hours ).

Thank you...
