
*** Running vivado
    with args -log floating_point_Multiplication.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_Multiplication.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_Multiplication.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 374.359 ; gain = 80.793
INFO: [Synth 8-638] synthesizing module 'floating_point_Multiplication' [c:/Users/Matthew/Desktop/LQR_Vivado/LQR_Hardware/LQR_Hardware.srcs/sources_1/ip/floating_point_Multiplication_1/synth/floating_point_Multiplication.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'floating_point_Multiplication' (21#1) [c:/Users/Matthew/Desktop/LQR_Vivado/LQR_Hardware/LQR_Hardware.srcs/sources_1/ip/floating_point_Multiplication_1/synth/floating_point_Multiplication.vhd:75]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 465.539 ; gain = 171.973
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 465.539 ; gain = 171.973
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 648.250 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 648.250 ; gain = 354.684
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 648.250 ; gain = 354.684
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 648.250 ; gain = 354.684
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 648.250 ; gain = 354.684
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 648.250 ; gain = 354.684
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 725.375 ; gain = 431.809
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 727.379 ; gain = 433.813
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 745.660 ; gain = 452.094
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |LUT1      |     4|
|4     |LUT2      |    22|
|5     |LUT3      |   118|
|6     |LUT4      |    18|
|7     |LUT5      |    12|
|8     |LUT6      |    21|
|9     |MUXCY     |    50|
|10    |SRL16E    |    16|
|11    |XORCY     |    43|
|12    |FDE       |     5|
|13    |FDRE      |   303|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 745.660 ; gain = 452.094
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 745.660 ; gain = 452.094
