--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/data/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf otmb2019.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_q4_clk1_refclk_i = PERIOD TIMEGRP "q1_clk1_refclk_i" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_q4_clk1_refclk_i = PERIOD TIMEGRP "q1_clk1_refclk_i" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y4.MGTREFCLKRX1
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: gtx4_Fiber_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y4.MGTREFCLKTX1
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: gtx11_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: gtx11_Fiber_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y11.NORTHREFCLKRX0
  Clock network: q1_clk1_refclk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.354ns.
--------------------------------------------------------------------------------

Paths for end point gtx0_Fiber_i/gtxe1_i (GTXE1_X0Y0.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx0_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      5.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.379ns (1.768 - 1.389)
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx0_Fiber_i/gtxe1_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X130Y44.DQ        Tcko                  0.322   ttc_bxreset_sync
                                                          ttc_bxreset_sync
    SLICE_X131Y66.D4        net (fanout=1)        0.949   ttc_bxreset_sync
    SLICE_X131Y66.DMUX      Tilo                  0.168   PRBS_counter_reset
                                                          PRBS_reset1
    GTXE1_X0Y0.PRBSCNTRESET net (fanout=11)       3.999   PRBS_reset
    GTXE1_X0Y0.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx0_Fiber_i/gtxe1_i
                                                          gtx0_Fiber_i/gtxe1_i
    ----------------------------------------------------  ---------------------------
    Total                                         5.698ns (0.750ns logic, 4.948ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point gtx1_Fiber_i/gtxe1_i (GTXE1_X0Y1.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx1_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      5.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.373ns (1.762 - 1.389)
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx1_Fiber_i/gtxe1_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X130Y44.DQ        Tcko                  0.322   ttc_bxreset_sync
                                                          ttc_bxreset_sync
    SLICE_X131Y66.D4        net (fanout=1)        0.949   ttc_bxreset_sync
    SLICE_X131Y66.DMUX      Tilo                  0.168   PRBS_counter_reset
                                                          PRBS_reset1
    GTXE1_X0Y1.PRBSCNTRESET net (fanout=11)       3.655   PRBS_reset
    GTXE1_X0Y1.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx1_Fiber_i/gtxe1_i
                                                          gtx1_Fiber_i/gtxe1_i
    ----------------------------------------------------  ---------------------------
    Total                                         5.354ns (0.750ns logic, 4.604ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point gtx2_Fiber_i/gtxe1_i (GTXE1_X0Y2.PRBSCNTRESET), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc_bxreset_sync (FF)
  Destination:          gtx2_Fiber_i/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      4.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.366ns (1.755 - 1.389)
  Source Clock:         txusrclk2 rising at 0.000ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ttc_bxreset_sync to gtx2_Fiber_i/gtxe1_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X130Y44.DQ        Tcko                  0.322   ttc_bxreset_sync
                                                          ttc_bxreset_sync
    SLICE_X131Y66.D4        net (fanout=1)        0.949   ttc_bxreset_sync
    SLICE_X131Y66.DMUX      Tilo                  0.168   PRBS_counter_reset
                                                          PRBS_reset1
    GTXE1_X0Y2.PRBSCNTRESET net (fanout=11)       3.273   PRBS_reset
    GTXE1_X0Y2.RXUSRCLK2    Tgtxcck_PRBS          0.260   gtx2_Fiber_i/gtxe1_i
                                                          gtx2_Fiber_i/gtxe1_i
    ----------------------------------------------------  ---------------------------
    Total                                         4.972ns (0.750ns logic, 4.222ns route)
                                                          (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_noover_1/out_1 (SLICE_X112Y88.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_noover_1/out_0 (FF)
  Destination:          counter_noover_1/out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_noover_1/out_0 to counter_noover_1/out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y88.CQ     Tcko                  0.115   counter_noover_1/out<0>
                                                       counter_noover_1/out_0
    SLICE_X112Y88.C5     net (fanout=2)        0.072   counter_noover_1/out<0>
    SLICE_X112Y88.CLK    Tah         (-Th)     0.101   counter_noover_1/out<0>
                                                       counter_noover_1/Mmux_out[1]_PWR_6_o_mux_2_OUT21
                                                       counter_noover_1/out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point dut/out (SLICE_X99Y76.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dut/in_prev (FF)
  Destination:          dut/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dut/in_prev to dut/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y76.AQ      Tcko                  0.098   dut/out
                                                       dut/in_prev
    SLICE_X99Y76.D5      net (fanout=1)        0.067   dut/in_prev
    SLICE_X99Y76.CLK     Tah         (-Th)     0.057   dut/out
                                                       dut/out_rstpot
                                                       dut/out
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.041ns logic, 0.067ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point latched_error_4 (SLICE_X113Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               latched_error_4 (FF)
  Destination:          latched_error_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         txusrclk2 rising at 6.250ns
  Destination Clock:    txusrclk2 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: latched_error_4 to latched_error_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y92.AQ     Tcko                  0.098   latched_error<7>
                                                       latched_error_4
    SLICE_X113Y92.A5     net (fanout=2)        0.066   latched_error<4>
    SLICE_X113Y92.CLK    Tah         (-Th)     0.055   latched_error<7>
                                                       PRBS_error[0]_latched_error[0]_or_114_OUT<3>1
                                                       latched_error_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txusrclk2 = PERIOD TIMEGRP "txusrclk2" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx4_Fiber_i/gtxe1_i/RXUSRCLK2
  Logical resource: gtx4_Fiber_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y4.RXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx4_Fiber_i/gtxe1_i/TXUSRCLK2
  Logical resource: gtx4_Fiber_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y4.TXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------
Slack: 3.826ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.424ns (412.541MHz) (Tgtxper_USRCLK)
  Physical resource: gtx11_Fiber_i/gtxe1_i/RXUSRCLK2
  Logical resource: gtx11_Fiber_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y11.RXUSRCLK2
  Clock network: txusrclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1066 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.712ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X93Y77.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y77.BQ      Tcko                  0.322   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X149Y77.A2     net (fanout=11)       2.738   state_FSM_FFd1
    SLICE_X149Y77.A      Tilo                  0.061   state_FSM_FFd4-In4
                                                       state_FSM_FFd4-In5
    SLICE_X93Y77.A6      net (fanout=1)        1.477   state_FSM_FFd4-In5
    SLICE_X93Y77.CLK     Tas                   0.060   state_FSM_FFd4
                                                       state_FSM_FFd4-In6
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.443ns logic, 4.215ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.936 - 0.993)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.CQ      Tcko                  0.283   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X149Y77.A6     net (fanout=15)       1.537   state_FSM_FFd3
    SLICE_X149Y77.A      Tilo                  0.061   state_FSM_FFd4-In4
                                                       state_FSM_FFd4-In5
    SLICE_X93Y77.A6      net (fanout=1)        1.477   state_FSM_FFd4-In5
    SLICE_X93Y77.CLK     Tas                   0.060   state_FSM_FFd4
                                                       state_FSM_FFd4-In6
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (0.404ns logic, 3.014ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point clk40_display/clock_out (SLICE_X99Y117.A4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_8 (FF)
  Destination:          clk40_display/clock_out (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.504ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.933 - 0.948)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_8 to clk40_display/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y119.AQ    Tcko                  0.322   clk40_display/counter<11>
                                                       clk40_display/counter_8
    SLICE_X113Y121.A2    net (fanout=3)        0.638   clk40_display/counter<8>
    SLICE_X113Y121.COUT  Topcya                0.356   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_lut<0>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
    SLICE_X113Y122.CIN   net (fanout=1)        0.000   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
    SLICE_X113Y122.AMUX  Tcina                 0.210   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
    SLICE_X99Y117.A4     net (fanout=1)        0.918   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
    SLICE_X99Y117.CLK    Tas                   0.060   clk40_display/clock_out
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>_inv1_INV_0
                                                       clk40_display/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.948ns logic, 1.556ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_11 (FF)
  Destination:          clk40_display/clock_out (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.933 - 0.948)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_11 to clk40_display/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y119.DQ    Tcko                  0.322   clk40_display/counter<11>
                                                       clk40_display/counter_11
    SLICE_X113Y121.A1    net (fanout=3)        0.636   clk40_display/counter<11>
    SLICE_X113Y121.COUT  Topcya                0.356   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_lut<0>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
    SLICE_X113Y122.CIN   net (fanout=1)        0.000   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
    SLICE_X113Y122.AMUX  Tcina                 0.210   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
    SLICE_X99Y117.A4     net (fanout=1)        0.918   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
    SLICE_X99Y117.CLK    Tas                   0.060   clk40_display/clock_out
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>_inv1_INV_0
                                                       clk40_display/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.948ns logic, 1.554ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk40_display/counter_8 (FF)
  Destination:          clk40_display/clock_out (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.933 - 0.948)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk40_display/counter_8 to clk40_display/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y119.AQ    Tcko                  0.322   clk40_display/counter<11>
                                                       clk40_display/counter_8
    SLICE_X113Y121.A2    net (fanout=3)        0.638   clk40_display/counter<8>
    SLICE_X113Y121.COUT  Topcya                0.331   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_lutdi
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
    SLICE_X113Y122.CIN   net (fanout=1)        0.000   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>
    SLICE_X113Y122.AMUX  Tcina                 0.210   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
    SLICE_X99Y117.A4     net (fanout=1)        0.918   clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>
    SLICE_X99Y117.CLK    Tas                   0.060   clk40_display/clock_out
                                                       clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>_inv1_INV_0
                                                       clk40_display/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.923ns logic, 1.556ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point ccb_cmd_dec_0 (SLICE_X3Y36.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ccb_rx_iobff_a_7 (FF)
  Destination:          ccb_cmd_dec_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.929 - 1.044)
  Source Clock:         clk40_BUFG rising at 0.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ccb_rx_iobff_a_7 to ccb_cmd_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y0.Q1       Tickq                 0.595   ccb_rx_iobff_a<7>
                                                       ccb_rx_iobff_a_7
    SLICE_X3Y36.B1       net (fanout=2)        1.647   ccb_rx_iobff_a<7>
    SLICE_X3Y36.CLK      Tas                   0.057   ccb_cmd_dec<2>
                                                       GND_1_o_ccb_cmd_strobe_AND_2_o1
                                                       ccb_cmd_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.652ns logic, 1.647ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd3 (SLICE_X95Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.CQ      Tcko                  0.098   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X95Y77.CX      net (fanout=15)       0.061   state_FSM_FFd3
    SLICE_X95Y77.CLK     Tckdi       (-Th)     0.048   state_FSM_FFd3
                                                       state_FSM_FFd3-In3
                                                       state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.050ns logic, 0.061ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X92Y77.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd3 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.513 - 0.475)
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd3 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.CQ      Tcko                  0.098   state_FSM_FFd3
                                                       state_FSM_FFd3
    SLICE_X92Y77.B5      net (fanout=15)       0.140   state_FSM_FFd3
    SLICE_X92Y77.CLK     Tah         (-Th)     0.077   state_FSM_FFd2
                                                       state_FSM_FFd1-In1
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.021ns logic, 0.140ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point clk40_display/counter_0 (SLICE_X114Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk40_display/counter_0 (FF)
  Destination:          clk40_display/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk40_BUFG rising at 25.000ns
  Destination Clock:    clk40_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk40_display/counter_0 to clk40_display/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y117.AQ    Tcko                  0.115   clk40_display/counter<3>
                                                       clk40_display/counter_0
    SLICE_X114Y117.A5    net (fanout=2)        0.071   clk40_display/counter<0>
    SLICE_X114Y117.CLK   Tah         (-Th)     0.039   clk40_display/counter<3>
                                                       clk40_display/Mcount_counter_lut<0>_INV_0
                                                       clk40_display/Mcount_counter_cy<3>
                                                       clk40_display/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.076ns logic, 0.071ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40 = PERIOD TIMEGRP "clk40" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.667ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.333ns (750.188MHz) (Tbcper_I)
  Physical resource: clk40_BUFG/I0
  Logical resource: clk40_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.686ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.314ns (761.035MHz) (Tickper)
  Physical resource: ccb_rx_iobff_a<10>/CLK
  Logical resource: ccb_rx_iobff_a_10/CK
  Location pin: ILOGIC_X0Y37.CLK
  Clock network: clk40_BUFG
--------------------------------------------------------------------------------
Slack: 23.686ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.314ns (761.035MHz) (Tickper)
  Physical resource: ccb_rx_iobff_a<2>/CLK
  Logical resource: ccb_rx_iobff_a_2/CK
  Location pin: ILOGIC_X0Y5.CLK
  Clock network: clk40_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk40n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    4.712|         |         |         |
clk40p         |    4.712|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40n         |    4.712|         |         |         |
clk40p         |    4.712|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1123 paths, 0 nets, and 187 connections

Design statistics:
   Minimum period:   5.354ns{1}   (Maximum frequency: 186.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 25 12:43:19 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 815 MB



