Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 02:37:24 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.326        0.000                      0                  854        0.067        0.000                      0                  854        3.750        0.000                       0                   339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.326        0.000                      0                  854        0.067        0.000                      0                  854        3.750        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/FSM_sequential_D_fsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.182ns (21.766%)  route 4.249ns (78.234%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y94         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_tick_counter_q_reg[4]/Q
                         net (fo=2, routed)           1.194     6.860    player_mode/ram/rng/D_tick_counter_q_reg[4]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.984 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_4/O
                         net (fo=1, routed)           1.039     8.023    player_mode/ram/rng/D_dot_y_pos_q[2]_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          1.081     9.228    player_mode/ram/D_tick_counter_q_reg[4]_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I0_O)        0.152     9.380 r  player_mode/ram/FSM_sequential_D_fsm_q[3]_i_6/O
                         net (fo=1, routed)           0.450     9.830    player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q_reg[0]_3
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.326    10.156 r  player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.485    10.641    player_mode/ram/start_button_cond_n_26
    SLICE_X60Y97         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.913    player_mode/ram/clk
    SLICE_X60Y97         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169    14.967    player_mode/ram/FSM_sequential_D_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/FSM_sequential_D_fsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.182ns (21.987%)  route 4.194ns (78.013%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y94         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_tick_counter_q_reg[4]/Q
                         net (fo=2, routed)           1.194     6.860    player_mode/ram/rng/D_tick_counter_q_reg[4]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.984 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_4/O
                         net (fo=1, routed)           1.039     8.023    player_mode/ram/rng/D_dot_y_pos_q[2]_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          1.081     9.228    player_mode/ram/D_tick_counter_q_reg[4]_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I0_O)        0.152     9.380 r  player_mode/ram/FSM_sequential_D_fsm_q[3]_i_6/O
                         net (fo=1, routed)           0.450     9.830    player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q_reg[0]_3
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.326    10.156 r  player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.430    10.586    player_mode/ram/start_button_cond_n_26
    SLICE_X61Y98         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.913    player_mode/ram/clk
    SLICE_X61Y98         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[2]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.931    player_mode/ram/FSM_sequential_D_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/FSM_sequential_D_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.182ns (22.147%)  route 4.155ns (77.853%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y94         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_tick_counter_q_reg[4]/Q
                         net (fo=2, routed)           1.194     6.860    player_mode/ram/rng/D_tick_counter_q_reg[4]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.984 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_4/O
                         net (fo=1, routed)           1.039     8.023    player_mode/ram/rng/D_dot_y_pos_q[2]_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          1.081     9.228    player_mode/ram/D_tick_counter_q_reg[4]_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I0_O)        0.152     9.380 r  player_mode/ram/FSM_sequential_D_fsm_q[3]_i_6/O
                         net (fo=1, routed)           0.450     9.830    player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q_reg[0]_3
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.326    10.156 r  player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.391    10.547    player_mode/ram/start_button_cond_n_26
    SLICE_X60Y98         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.913    player_mode/ram/clk
    SLICE_X60Y98         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[0]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.169    14.967    player_mode/ram/FSM_sequential_D_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/FSM_sequential_D_fsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.182ns (22.147%)  route 4.155ns (77.853%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y94         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_tick_counter_q_reg[4]/Q
                         net (fo=2, routed)           1.194     6.860    player_mode/ram/rng/D_tick_counter_q_reg[4]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.984 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_4/O
                         net (fo=1, routed)           1.039     8.023    player_mode/ram/rng/D_dot_y_pos_q[2]_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          1.081     9.228    player_mode/ram/D_tick_counter_q_reg[4]_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I0_O)        0.152     9.380 r  player_mode/ram/FSM_sequential_D_fsm_q[3]_i_6/O
                         net (fo=1, routed)           0.450     9.830    player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q_reg[0]_3
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.326    10.156 r  player_mode/ram/start_button_cond/FSM_sequential_D_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.391    10.547    player_mode/ram/start_button_cond_n_26
    SLICE_X60Y98         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.509    14.913    player_mode/ram/clk
    SLICE_X60Y98         FDRE                                         r  player_mode/ram/FSM_sequential_D_fsm_q_reg[1]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y98         FDRE (Setup_fdre_C_CE)      -0.169    14.967    player_mode/ram/FSM_sequential_D_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.644ns (30.173%)  route 3.805ns (69.827%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X59Y97         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_prev_player_x_q_reg[0]/Q
                         net (fo=8, routed)           0.968     6.634    player_mode/ram/ram/D_prev_player_x_q[0]
    SLICE_X59Y95         LUT3 (Prop_lut3_I1_O)        0.150     6.784 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_17/O
                         net (fo=2, routed)           0.625     7.409    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.352     7.761 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.682     8.444    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.360     8.804 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_18/O
                         net (fo=3, routed)           0.557     9.361    player_mode/ram/ram/mem_reg_0_63_0_1_i_18_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.326     9.687 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           0.972    10.659    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.443    14.847    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.130    player_mode/ram/ram/mem_reg_0_63_0_1/RAMA
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.644ns (30.173%)  route 3.805ns (69.827%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X59Y97         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_prev_player_x_q_reg[0]/Q
                         net (fo=8, routed)           0.968     6.634    player_mode/ram/ram/D_prev_player_x_q[0]
    SLICE_X59Y95         LUT3 (Prop_lut3_I1_O)        0.150     6.784 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_17/O
                         net (fo=2, routed)           0.625     7.409    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.352     7.761 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.682     8.444    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.360     8.804 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_18/O
                         net (fo=3, routed)           0.557     9.361    player_mode/ram/ram/mem_reg_0_63_0_1_i_18_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.326     9.687 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           0.972    10.659    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.443    14.847    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.130    player_mode/ram/ram/mem_reg_0_63_0_1/RAMB
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.644ns (30.173%)  route 3.805ns (69.827%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X59Y97         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_prev_player_x_q_reg[0]/Q
                         net (fo=8, routed)           0.968     6.634    player_mode/ram/ram/D_prev_player_x_q[0]
    SLICE_X59Y95         LUT3 (Prop_lut3_I1_O)        0.150     6.784 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_17/O
                         net (fo=2, routed)           0.625     7.409    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.352     7.761 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.682     8.444    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.360     8.804 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_18/O
                         net (fo=3, routed)           0.557     9.361    player_mode/ram/ram/mem_reg_0_63_0_1_i_18_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.326     9.687 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           0.972    10.659    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.443    14.847    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.130    player_mode/ram/ram/mem_reg_0_63_0_1/RAMC
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.644ns (30.173%)  route 3.805ns (69.827%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X59Y97         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_prev_player_x_q_reg[0]/Q
                         net (fo=8, routed)           0.968     6.634    player_mode/ram/ram/D_prev_player_x_q[0]
    SLICE_X59Y95         LUT3 (Prop_lut3_I1_O)        0.150     6.784 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_17/O
                         net (fo=2, routed)           0.625     7.409    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I2_O)        0.352     7.761 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.682     8.444    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.360     8.804 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_18/O
                         net (fo=3, routed)           0.557     9.361    player_mode/ram/ram/mem_reg_0_63_0_1_i_18_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.326     9.687 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           0.972    10.659    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.443    14.847    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X56Y93         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.130    player_mode/ram/ram/mem_reg_0_63_0_1/RAMD
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_x_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.952ns (18.633%)  route 4.157ns (81.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y94         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_tick_counter_q_reg[4]/Q
                         net (fo=2, routed)           1.194     6.860    player_mode/ram/rng/D_tick_counter_q_reg[4]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.984 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_4/O
                         net (fo=1, routed)           1.039     8.023    player_mode/ram/rng/D_dot_y_pos_q[2]_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          0.664     8.811    player_mode/ram/rng/D_tick_counter_q_reg_4_sn_1
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.935 r  player_mode/ram/rng/D_w_q[31]_i_3/O
                         net (fo=2, routed)           0.275     9.210    player_mode/ram/start_button_cond/D_w_q_reg[31]_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.334 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          0.985    10.319    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X53Y96         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.442    14.846    player_mode/ram/rng/clk
    SLICE_X53Y96         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.864    player_mode/ram/rng/D_x_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 player_mode/ram/D_tick_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_x_q_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.952ns (18.633%)  route 4.157ns (81.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.626     5.210    player_mode/ram/clk
    SLICE_X63Y94         FDRE                                         r  player_mode/ram/D_tick_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_mode/ram/D_tick_counter_q_reg[4]/Q
                         net (fo=2, routed)           1.194     6.860    player_mode/ram/rng/D_tick_counter_q_reg[4]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.984 f  player_mode/ram/rng/D_dot_y_pos_q[2]_i_4/O
                         net (fo=1, routed)           1.039     8.023    player_mode/ram/rng/D_dot_y_pos_q[2]_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  player_mode/ram/rng/D_dot_y_pos_q[2]_i_3/O
                         net (fo=13, routed)          0.664     8.811    player_mode/ram/rng/D_tick_counter_q_reg_4_sn_1
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.935 r  player_mode/ram/rng/D_w_q[31]_i_3/O
                         net (fo=2, routed)           0.275     9.210    player_mode/ram/start_button_cond/D_w_q_reg[31]_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.334 r  player_mode/ram/start_button_cond/D_z_q[31]_i_1/O
                         net (fo=96, routed)          0.985    10.319    player_mode/ram/rng/D_z_q_reg[31]_0[0]
    SLICE_X53Y96         FDSE                                         r  player_mode/ram/rng/D_x_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.442    14.846    player_mode/ram/rng/clk
    SLICE_X53Y96         FDSE                                         r  player_mode/ram/rng/D_x_q_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X53Y96         FDSE (Setup_fdse_C_CE)      -0.205    14.864    player_mode/ram/rng/D_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.100%)  route 0.133ns (38.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/rng/clk
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164     1.755 r  player_mode/ram/rng/D_x_q_reg[7]/Q
                         net (fo=3, routed)           0.133     1.888    player_mode/ram/rng/D_x_q[7]
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.933 r  player_mode/ram/rng/D_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.933    player_mode/ram/rng/D_w_d[18]
    SLICE_X55Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X55Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[18]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.092     1.867    player_mode/ram/rng/D_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.733%)  route 0.212ns (53.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/rng/clk
    SLICE_X57Y100        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  player_mode/ram/rng/D_x_q_reg[18]/Q
                         net (fo=4, routed)           0.212     1.944    player_mode/ram/rng/D_x_q[18]
    SLICE_X56Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.989 r  player_mode/ram/rng/D_w_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.989    player_mode/ram/rng/D_w_d[29]
    SLICE_X56Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X56Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[29]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121     1.896    player_mode/ram/rng/D_w_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/rng/clk
    SLICE_X56Y100        FDRE                                         r  player_mode/ram/rng/D_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164     1.755 r  player_mode/ram/rng/D_x_q_reg[17]/Q
                         net (fo=4, routed)           0.166     1.921    player_mode/ram/rng/D_x_q[17]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.966 r  player_mode/ram/rng/D_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.966    player_mode/ram/rng/D_w_d[17]
    SLICE_X55Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X55Y99         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[17]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.091     1.866    player_mode/ram/rng/D_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.939%)  route 0.183ns (31.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.509    player_mode/ram/clk
    SLICE_X54Y99         FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  player_mode/ram/D_seed_q_reg[20]/Q
                         net (fo=2, routed)           0.183     1.855    player_mode/ram/D_seed_q_reg[20]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.045 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.099 r  player_mode/ram/i_/i_/i___73_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.099    player_mode/ram/i_/i_/i___73_carry__5_n_7
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[24]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.640%)  route 0.204ns (49.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     1.755 r  player_mode/ram/D_seed_q_reg[27]/Q
                         net (fo=2, routed)           0.204     1.959    player_mode/ram/rng/D_seed_q_reg[27]
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  player_mode/ram/rng/D_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.004    player_mode/ram/rng/D_w_d[27]
    SLICE_X52Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X52Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[27]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.121     1.896    player_mode/ram/rng/D_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.608%)  route 0.183ns (30.392%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.509    player_mode/ram/clk
    SLICE_X54Y99         FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  player_mode/ram/D_seed_q_reg[20]/Q
                         net (fo=2, routed)           0.183     1.855    player_mode/ram/D_seed_q_reg[20]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.045 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.112 r  player_mode/ram/i_/i_/i___73_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.112    player_mode/ram/i_/i_/i___73_carry__5_n_5
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[26]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.462%)  route 0.222ns (51.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.647     1.591    player_mode/ram/clk
    SLICE_X54Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164     1.755 r  player_mode/ram/D_seed_q_reg[30]/Q
                         net (fo=2, routed)           0.222     1.977    player_mode/ram/rng/D_seed_q_reg[30]
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.045     2.022 r  player_mode/ram/rng/D_w_q[30]_i_1/O
                         net (fo=1, routed)           0.000     2.022    player_mode/ram/rng/D_w_d[30]
    SLICE_X52Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.835     2.025    player_mode/ram/rng/clk
    SLICE_X52Y98         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[30]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.121     1.896    player_mode/ram/rng/D_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.724%)  route 0.183ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.509    player_mode/ram/clk
    SLICE_X54Y99         FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  player_mode/ram/D_seed_q_reg[20]/Q
                         net (fo=2, routed)           0.183     1.855    player_mode/ram/D_seed_q_reg[20]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.045 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.135 r  player_mode/ram/i_/i_/i___73_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.135    player_mode/ram/i_/i_/i___73_carry__5_n_6
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[25]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.445ns (70.817%)  route 0.183ns (29.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.509    player_mode/ram/clk
    SLICE_X54Y99         FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  player_mode/ram/D_seed_q_reg[20]/Q
                         net (fo=2, routed)           0.183     1.855    player_mode/ram/D_seed_q_reg[20]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.045 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.137 r  player_mode/ram/i_/i_/i___73_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.137    player_mode/ram/i_/i_/i___73_carry__5_n_4
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X54Y100        FDRE                                         r  player_mode/ram/D_seed_q_reg[27]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_seed_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.447ns (70.910%)  route 0.183ns (29.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.565     1.509    player_mode/ram/clk
    SLICE_X54Y99         FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  player_mode/ram/D_seed_q_reg[20]/Q
                         net (fo=2, routed)           0.183     1.855    player_mode/ram/D_seed_q_reg[20]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.045 r  player_mode/ram/i_/i_/i___73_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.046    player_mode/ram/i_/i_/i___73_carry__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.086 r  player_mode/ram/i_/i_/i___73_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.086    player_mode/ram/i_/i_/i___73_carry__5_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.139 r  player_mode/ram/i_/i_/i___73_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.139    player_mode/ram/i_/i_/i___73_carry__6_n_7
    SLICE_X54Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.920     2.110    player_mode/ram/clk
    SLICE_X54Y101        FDRE                                         r  player_mode/ram/D_seed_q_reg[28]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    player_mode/ram/D_seed_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X64Y94   player_mode/D_player_x_pos_q_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X65Y95   player_mode/D_player_x_pos_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y95   player_mode/D_player_x_pos_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y91   player_mode/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y91   player_mode/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y91   player_mode/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y91   player_mode/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y91   player_mode/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X58Y91   player_mode/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X64Y94   player_mode/D_player_x_pos_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X64Y94   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y93   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X64Y94   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X64Y94   player_mode/D_player_x_pos_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.040ns  (logic 4.360ns (43.428%)  route 5.680ns (56.572%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.624     5.208    player_mode/driver/clk
    SLICE_X58Y91         FDRE                                         r  player_mode/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_mode/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=15, routed)          0.811     6.475    player_mode/driver/D_state_q[0]
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.599 f  player_mode/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.526     7.125    player_mode/driver/data_OBUF_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.249 r  player_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.799     8.049    player_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X55Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.173 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.543    11.716    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.248 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.248    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 4.067ns (68.281%)  route 1.889ns (31.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.627     5.211    player_mode/ram/clk
    SLICE_X64Y97         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDSE (Prop_fdse_C_Q)         0.518     5.729 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=7, routed)           1.889     7.619    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    11.168 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.168    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 4.069ns (68.635%)  route 1.859ns (31.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.627     5.211    player_mode/ram/clk
    SLICE_X64Y97         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDSE (Prop_fdse_C_Q)         0.518     5.729 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=8, routed)           1.859     7.588    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.139 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.139    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.415ns (76.850%)  route 0.426ns (23.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.594     1.538    player_mode/ram/clk
    SLICE_X64Y97         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDSE (Prop_fdse_C_Q)         0.164     1.702 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=8, routed)           0.426     2.128    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.380 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.380    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.414ns (76.746%)  route 0.428ns (23.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.594     1.538    player_mode/ram/clk
    SLICE_X64Y97         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDSE (Prop_fdse_C_Q)         0.164     1.702 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=7, routed)           0.428     2.130    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.380 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.380    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.419ns (51.218%)  route 1.352ns (48.782%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.562     1.506    player_mode/driver/clk
    SLICE_X55Y88         FDRE                                         r  player_mode/driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  player_mode/driver/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.156     1.803    player_mode/driver/D_ctr_q[6]
    SLICE_X55Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.195     3.043    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.277 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     4.277    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 1.634ns (21.733%)  route 5.884ns (78.267%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.254     6.763    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.887 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.630     7.518    reset_cond/M_reset_cond_in
    SLICE_X57Y90         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.441     4.845    reset_cond/clk
    SLICE_X57Y90         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.634ns (22.002%)  route 5.792ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.254     6.763    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.887 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     7.426    reset_cond/M_reset_cond_in
    SLICE_X56Y88         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.440     4.844    reset_cond/clk
    SLICE_X56Y88         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.634ns (22.002%)  route 5.792ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.254     6.763    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.887 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     7.426    reset_cond/M_reset_cond_in
    SLICE_X56Y88         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.440     4.844    reset_cond/clk
    SLICE_X56Y88         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.634ns (22.002%)  route 5.792ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.254     6.763    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.887 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     7.426    reset_cond/M_reset_cond_in
    SLICE_X56Y88         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.440     4.844    reset_cond/clk
    SLICE_X56Y88         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.746ns  (logic 1.501ns (54.649%)  route 1.245ns (45.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.245     2.746    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X62Y90         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.507     4.911    player_mode/start_cond/sync/clk
    SLICE_X62Y90         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 1.489ns (57.689%)  route 1.092ns (42.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.092     2.581    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X61Y85         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.503     4.907    player_mode/left_cond/sync/clk
    SLICE_X61Y85         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.403ns  (logic 1.492ns (62.088%)  route 0.911ns (37.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.911     2.403    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X62Y90         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.507     4.911    player_mode/right_cond/sync/clk
    SLICE_X62Y90         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.260ns (42.953%)  route 0.345ns (57.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.345     0.605    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X62Y90         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.862     2.052    player_mode/right_cond/sync/clk
    SLICE_X62Y90         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.257ns (37.376%)  route 0.430ns (62.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.430     0.687    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X61Y85         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.856     2.046    player_mode/left_cond/sync/clk
    SLICE_X61Y85         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.268ns (35.699%)  route 0.483ns (64.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.483     0.752    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X62Y90         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.862     2.052    player_mode/start_cond/sync/clk
    SLICE_X62Y90         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.322ns (11.350%)  route 2.518ns (88.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.335     2.612    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.841    reset_cond/M_reset_cond_in
    SLICE_X56Y88         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.832     2.022    reset_cond/clk
    SLICE_X56Y88         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.322ns (11.350%)  route 2.518ns (88.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.335     2.612    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.841    reset_cond/M_reset_cond_in
    SLICE_X56Y88         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.832     2.022    reset_cond/clk
    SLICE_X56Y88         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.841ns  (logic 0.322ns (11.350%)  route 2.518ns (88.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.335     2.612    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.841    reset_cond/M_reset_cond_in
    SLICE_X56Y88         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.832     2.022    reset_cond/clk
    SLICE_X56Y88         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.889ns  (logic 0.322ns (11.158%)  route 2.567ns (88.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.335     2.612    reset_cond/rst_n_IBUF
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.657 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     2.889    reset_cond/M_reset_cond_in
    SLICE_X57Y90         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     2.023    reset_cond/clk
    SLICE_X57Y90         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





