
---------- Begin Simulation Statistics ----------
final_tick                               1350356329000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285785                       # Simulator instruction rate (inst/s)
host_mem_usage                                4541384                       # Number of bytes of host memory used
host_op_rate                                   484209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4548.87                       # Real time elapsed on the host
host_tick_rate                               46772429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2202605300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.212762                       # Number of seconds simulated
sim_ticks                                212761739250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       577531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1154926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8252625                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84599324                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29495369                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     50963796                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21468427                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92022675                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2627766                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4769171                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259253957                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226083176                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8252983                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490397                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23071831                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    331560861                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666921                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    376474532                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.120041                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.168793                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    244360995     64.91%     64.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     53986437     14.34%     79.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17410467      4.62%     83.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19148617      5.09%     88.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10095216      2.68%     91.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2945461      0.78%     92.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2457674      0.65%     93.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2997834      0.80%     93.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23071831      6.13%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    376474532                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582587                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288658                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739108                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378162      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830191     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739108     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719260      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666921                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458368                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.702094                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.702094                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    243858196                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    872958333                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50209258                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100100257                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8276448                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23070200                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115459064                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248402                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30025504                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362978                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92022675                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        63732752                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           348227773                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1884918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            576518237                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         6230                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16552896                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.216258                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69003567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32123135                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.354845                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    425514370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.246055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.311595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      270973536     63.68%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8675366      2.04%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12902613      3.03%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9038706      2.12%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8446629      1.99%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14056585      3.30%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6766649      1.59%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7771830      1.83%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       86882456     20.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    425514370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          122232                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78842                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  9108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9909752                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52140399                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.470076                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148670680                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30022507                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      64929260                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142031365                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       706410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44279791                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    753115521                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118648173                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20183124                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    625551661                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       625658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29566708                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8276448                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30776858                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       998723                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8280013                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43092                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        29584                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53834                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62292253                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21560529                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        29584                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8859220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1050532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       704347064                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           609168344                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666369                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       469355089                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.431574                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            613184598                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      976212034                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     528754337                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.587512                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.587512                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1628171      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    487724356     75.53%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           84      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          138      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6183      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105206      0.02%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40211      0.01%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124577925     19.29%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31652512      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    645734786                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        151602                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       306870                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84571                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       806056                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6384174                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009887                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4525668     70.89%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1830324     28.67%     99.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        28180      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    650339187                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1724569517                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    609083773                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1083785757                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        753115521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       645734786                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    331448581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1508272                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    477620950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    425514370                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.517539                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.108542                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    228956985     53.81%     53.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45973254     10.80%     64.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39016193      9.17%     73.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29622087      6.96%     80.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27174758      6.39%     87.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22837672      5.37%     92.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     18004027      4.23%     96.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9483821      2.23%     98.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4445573      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    425514370                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.517507                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          63733227                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 489                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20942277                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13720773                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142031365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44279791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     267814641                       # number of misc regfile reads
system.switch_cpus_1.numCycles              425523478                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     143899606                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265411                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33159764                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62130606                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14143270                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4192391                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2139139605                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    830214832                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1005450282                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109126919                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47884448                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8276448                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    102080781                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      475184834                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2245471                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1376944125                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       107945776                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1106630483                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1556198381                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9172126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4551                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4010350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        69479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7991487                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          69479                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             337720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       313787                       # Transaction distribution
system.membus.trans_dist::CleanEvict           263742                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            239675                       # Transaction distribution
system.membus.trans_dist::ReadExResp           239675                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        337720                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1732321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1732321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1732321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     57035648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     57035648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57035648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            577397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  577397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              577397                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2580604500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3128722250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1350356329000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1350356329000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3702948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1574004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3643984                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128556                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           818837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          818837                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3702948                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13822008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13822467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350009216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350028800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          696356                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40111488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5346697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029163                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5342146     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4551      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5346697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5533478000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6846726000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            229500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       540637                       # number of demand (read+write) hits
system.l2.demand_hits::total                   540648                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           11                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       540637                       # number of overall hits
system.l2.overall_hits::total                  540648                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3980995                       # number of demand (read+write) misses
system.l2.demand_misses::total                3981137                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3980995                       # number of overall misses
system.l2.overall_misses::total               3981137                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 158339012500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     158352783000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13770500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 158339012500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    158352783000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4521632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4521785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4521632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4521785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96975.352113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 39773.728050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39775.768329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96975.352113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 39773.728050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39775.768329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626736                       # number of writebacks
system.l2.writebacks::total                    626736                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3980995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3981137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3980995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3981137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 118529062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 118541413000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 118529062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 118541413000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86975.352113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29773.728050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29775.768329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86975.352113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29773.728050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29775.768329                       # average overall mshr miss latency
system.l2.replacements                         626877                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3354689                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3354689                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99772                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99772                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28784                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28784                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.223902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.223902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28784                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28784                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    477449500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    477449500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.223902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.223902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16587.322818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16587.322818                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       220828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                220828                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       598009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              598009                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  36145548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36145548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       818837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            818837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.730315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.730315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 60443.151357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60443.151357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       598009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         598009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30165458500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30165458500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.730315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 50443.151357                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50443.151357                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       319809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3382986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3383128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13770500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 122193464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 122207234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3702795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3702948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96975.352113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 36120.002861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 36122.557142                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3382986                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3383128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  88363604000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  88375954500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86975.352113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 26120.002861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 26122.557142                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4064.300573                       # Cycle average of tags in use
system.l2.tags.total_refs                     1812636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4064.300573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992261                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980957                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74324423                       # Number of tag accesses
system.l2.tags.data_accesses                 74324423                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3403742                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3403742                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3403742                       # number of overall hits
system.l3.overall_hits::total                 3403742                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       577253                       # number of demand (read+write) misses
system.l3.demand_misses::total                 577395                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       577253                       # number of overall misses
system.l3.overall_misses::total                577395                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     11493500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  51721212000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      51732705500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     11493500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  51721212000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     51732705500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          142                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3980995                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3981137                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          142                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3980995                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3981137                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.145002                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.145033                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.145002                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.145033                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 80940.140845                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89598.862197                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89596.732739                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 80940.140845                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89598.862197                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89596.732739                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              313787                       # number of writebacks
system.l3.writebacks::total                    313787                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       577253                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            577395                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       577253                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           577395                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      9789500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  44794176000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  44803965500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      9789500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  44794176000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  44803965500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.145002                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.145033                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.145002                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.145033                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68940.140845                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77598.862197                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77596.732739                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68940.140845                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77598.862197                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77596.732739                       # average overall mshr miss latency
system.l3.replacements                         644190                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626736                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626736                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626736                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626736                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2812                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2812                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28782                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28782                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            2                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28784                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28784                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000069                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000069                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        38000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        38000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000069                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19000                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       358334                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                358334                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       239675                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              239675                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  22094430500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22094430500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       598009                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            598009                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.400788                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.400788                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92184.960885                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92184.960885                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       239675                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         239675                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19218330500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19218330500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.400788                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.400788                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80184.960885                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80184.960885                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3045408                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3045408                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       337578                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           337720                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11493500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  29626781500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  29638275000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          142                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3382986                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3383128                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.099787                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.099825                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 80940.140845                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87762.773344                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 87759.904655                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       337578                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       337720                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      9789500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  25575845500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  25585635000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.099787                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.099825                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68940.140845                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75762.773344                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 75759.904655                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8596370                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    676958                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     12.698528                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2004.033063                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       345.445698                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1661.621213                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     2.126773                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28754.773253                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.061158                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.010542                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.050709                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000065                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.877526                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32640                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 128507982                       # Number of tag accesses
system.l3.tags.data_accesses                128507982                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3383128                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       940523                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3685233                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28784                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28784                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           598009                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          598009                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3383128                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12001408                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294903872                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          644190                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20082368                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4654111                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014929                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.121267                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4584632     98.51%     98.51% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  69479      1.49%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4654111                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4622479500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5986097500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     36944192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36953280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20082368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20082368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       577253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              577395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       313787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             313787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        42714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    173641145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173683859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        42714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94389001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94389001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94389001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        42714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    173641145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            268072860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    313787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    576614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032836176750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18577                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18577                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1493129                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             295705                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      577395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     313787                       # Number of write requests accepted
system.mem_ctrls.readBursts                    577395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   313787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19590                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10185430000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2883780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20999605000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17659.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36409.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   276035                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                577395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               313787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  517751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       550527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.525647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.181941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   123.387996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       423341     76.90%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93408     16.97%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15427      2.80%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5793      1.05%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3671      0.67%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2010      0.37%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1377      0.25%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1087      0.20%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4413      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       550527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.046025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.750021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         18347     98.76%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          106      0.57%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           45      0.24%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           31      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           11      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18577                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.890241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.856055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.087752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10692     57.56%     57.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              510      2.75%     60.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6224     33.50%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1042      5.61%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               96      0.52%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18577                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36912384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20081280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36953280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20082368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       173.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  212455809000                       # Total gap between requests
system.mem_ctrls.avgGap                     238397.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     36903296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20081280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 42714.446836333613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 173448929.916096270084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94383887.210115477443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       577253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       313787                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3955250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  20995649750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4908614994000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27853.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36371.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15643143.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1967983920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1046008260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2082438120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          822995640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16795038000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56908444890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33777607200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113400516030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.992992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87258581500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7104500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 118398657750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1962778860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1043241705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2035599720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          814883760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16795038000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57751453230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33067705440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113470700715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.322867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85399676000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7104500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 120257563250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     63732360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489342976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     63732360                       # number of overall hits
system.cpu.icache.overall_hits::total      1489342976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          392                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2446                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          392                       # number of overall misses
system.cpu.icache.overall_misses::total          2446                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     27196000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27196000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     27196000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27196000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     63732752                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489345422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     63732752                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489345422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69377.551020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11118.560916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69377.551020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11118.560916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1695                       # number of writebacks
system.cpu.icache.writebacks::total              1695                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          239                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          239                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14117500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14117500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92271.241830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92271.241830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92271.241830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92271.241830                       # average overall mshr miss latency
system.cpu.icache.replacements                   1695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     63732360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489342976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          392                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2446                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     27196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     63732752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489345422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69377.551020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11118.560916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14117500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14117500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92271.241830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92271.241830                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.289963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489345183                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674827.903489                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.818910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.471052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957383895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957383895                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122708685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562293949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122708685                       # number of overall hits
system.cpu.dcache.overall_hits::total       562293949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7080791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22771060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7080791                       # number of overall misses
system.cpu.dcache.overall_misses::total      22771060                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23072979000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 295663943777                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 318736922777                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23072979000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 295663943777                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 318736922777                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129789476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585065009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129789476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585065009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.054556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.054556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038921                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38803.680744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 41755.778949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13997.456543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38803.680744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 41755.778949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13997.456543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21774893                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          853                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1118568                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.466758                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5575571                       # number of writebacks
system.cpu.dcache.writebacks::total           5575571                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2430612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2430612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2430612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2430612                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5244787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5244787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22478371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 172726455777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195204826777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22478371000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 172726455777                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195204826777                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37803.680744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 37144.044515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37218.828291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37803.680744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 37144.044515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37218.828291                       # average overall mshr miss latency
system.cpu.dcache.replacements               18715914                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100933824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429795512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6133398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17195335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16348101500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 253189440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 269537542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107067222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    446990847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.057285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36208.098932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41280.451798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15675.038724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2430603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2430603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3702795                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15896597500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 131199345500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 147095943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35208.098932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 35432.516653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35408.126136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132498437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5575725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6724877500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  42474503277                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49199380777                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46992.938702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 44833.034735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8823.853540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6581773500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  41527110277                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48108883777                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45992.938702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 43833.451142                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44116.839229                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995647                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582764852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18716426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.136546                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.156233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.173205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.666209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082370                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.157551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2358976462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2358976462                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350356329000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 324245540500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
