# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:20:09 on Dec 01,2022
# vlog -reportprogress 300 -work work trabalho_03.sv 
# -- Compiling module trabalho_03
# 
# Top level modules:
# 	trabalho_03
# End time: 21:20:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:20:10 on Dec 01,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:20:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:20:11 on Dec 01,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.trabalho_03(fast)
run
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:25:44 on Dec 01,2022
# vlog -reportprogress 300 -work work trabalho_03.sv 
# -- Compiling module trabalho_03
# 
# Top level modules:
# 	trabalho_03
# End time: 21:25:45 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:25:45 on Dec 01,2022
# vlog -reportprogress 300 -work work testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:25:45 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:25:47 on Dec 01,2022, Elapsed time: 0:05:36
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 21:25:47 on Dec 01,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.trabalho_03(fast)
run
add wave -position end  sim:/testbench/mod_exe/tref_i
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.testbench(fast)
# Loading work.trabalho_03(fast)
run
# End time: 22:07:04 on Dec 01,2022, Elapsed time: 0:41:17
# Errors: 0, Warnings: 0
