[ CacheGeometry l1 ]
Sets = 32
Assoc = 8
BlockSize = 64
Latency = 1
LowNetworks = 1


[ CacheGeometry l2 ]
Sets = 256
Assoc = 16
BlockSize = 64
Latency = 6
LowNetworks = 1
TaglistSharers = 4


#
# Level 1 Caches
#
[ Module dl1-0 ]
Type = Cache
Geometry = l1
LowNetwork = net-0
LowModules = l2-0 
TaglistSharer = 1

[ Module il1-0 ]
Type = Cache
Geometry = l1
LowNetwork = net-0
LowModules = l2-0 

[ Module dl1-1 ]
Type = Cache
Geometry = l1
LowNetwork = net-1
LowModules = l2-1
TaglistSharer = 1 

[ Module il1-1 ]
Type = Cache
Geometry = l1
LowNetwork = net-1
LowModules = l2-1 

[ Module dl1-2 ]
Type = Cache
Geometry = l1
LowNetwork = net-2
LowModules = l2-2 
TaglistSharer = 1

[ Module il1-2 ]
Type = Cache
Geometry = l1
LowNetwork = net-2
LowModules = l2-2 

[ Module dl1-3 ]
Type = Cache
Geometry = l1
LowNetwork = net-3
LowModules = l2-3
TaglistSharer = 1 

[ Module il1-3 ]
Type = Cache
Geometry = l1
LowNetwork = net-3
LowModules = l2-3 


#
# Level 2 Caches
#
[ Module l2-0 ]
Type = Cache
Geometry = l2
HighNetwork = net-0
LowNetwork = mesh
LowNetworkNode = n0
LowModules = mod-mm-0 mod-mm-1
Core = 0
Active = 1

[ Module l2-1 ]
Type = Cache
Geometry = l2
HighNetwork = net-1
LowNetwork = mesh
LowNetworkNode = n2
LowModules = mod-mm-0 mod-mm-1 
Core = 1
Active = 1

[ Module l2-2 ]
Type = Cache
Geometry = l2
HighNetwork = net-2
LowNetwork = mesh
LowNetworkNode = n3
LowModules = mod-mm-0 mod-mm-1
Core = 2
Active = 1

[ Module l2-3 ]
Type = Cache
Geometry = l2
HighNetwork = net-3
LowNetwork = mesh
LowNetworkNode = n5
LowModules = mod-mm-0 mod-mm-1 
Core = 3
Active = 1



#
# DRAM System
#
[ DRAMSystem mms-0 ]
SystemDescription = /nfs/gap/jopucla/multi2sim/src/configuraciones-cooperativecach/dramsim/system.ini
DeviceDescription = /nfs/gap/jopucla/multi2sim/src/configuraciones-cooperativecach/dramsim/DDR3_micron_8M_8B_x16_sg125.ini
MB = 4096


#
# Main memory
#
[ Module mod-mm-0 ]
Type = MainMemory
DRAMSystem = mms-0
HighNetwork = mesh
HighNetworkNode = n1
Latency = 1
BlockSize = 64
DirectorySize = 65536
DirectoryAssoc = 65536
AddressRange = ADDR DIV 4096 MOD 2 EQ 0

[ Module mod-mm-1 ]
Type = MainMemory
DRAMSystem = mms-0
HighNetwork = mesh
HighNetworkNode = n4
Latency = 1
BlockSize = 64
DirectorySize = 65536
DirectoryAssoc = 65536
AddressRange = ADDR DIV 4096 MOD 2 EQ 1


#
# Nodes
#
[ Entry core-0 ]
Arch = x86
Core = 0
Thread = 0
InstModule = il1-0
DataModule = dl1-0

[ Entry core-1 ]
Arch = x86
Core = 1
Thread = 0
InstModule = il1-1
DataModule = dl1-1

[ Entry core-2 ]
Arch = x86
Core = 2
Thread = 0
InstModule = il1-2
DataModule = dl1-2

[ Entry core-3 ]
Arch = x86
Core = 3
Thread = 0
InstModule = il1-3
DataModule = dl1-3

# Interconnects

[ Network net-0 ]
DefaultBandWidth = 512
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

[ Network net-1 ]
DefaultBandWidth = 512
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

[ Network net-2 ]
DefaultBandWidth = 512 
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

[ Network net-3 ]
DefaultBandWidth = 512
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

