
INFO (TDA-005): Command Line Invocation: 
            build_model stepid=pd__build_model_120717135816-194782000 workdir=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan designsource=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/testresults,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/JTAG.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/Makefile,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/TAP.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ir_tb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/primitives.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ref_tb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_BSR.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_comb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_inscan.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/top_tb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ucli.key  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 15.11 Jun 25, 2015 (linux26_64 ET151)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2015 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Dec 07 13:58:16 2017  EST
            Host machine is ece-gui-001.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 28857.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan

            logfile=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/testresults/logs/log_build_model_120717135816-194782000
            stepid=pd__build_model
            DESIGNSOURCE=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/testresults,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/JTAG.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/Makefile,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/TAP.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ir_tb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/primitives.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ref_tb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_BSR.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_comb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_inscan.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/top_tb.v,/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ucli.key
[end TDA_009]
INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 


Search Order  1:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v"
Search Order  2:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/testresults"
Search Order  3:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/JTAG.v"
Search Order  4:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/Makefile"
Search Order  5:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/TAP.v"
Search Order  6:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ir_tb.v"
Search Order  7:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/primitives.v"
Search Order  8:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ref_tb.v"
Search Order  9:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234.v"
Search Order 10:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_BSR.v"
Search Order 11:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_comb.v"
Search Order 12:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_inscan.v"
Search Order 13:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/top_tb.v"
Search Order 14:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ucli.key"



Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v

endmodule;
         |
ncvlog: *E,EXPMPA (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v,66|9): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
WARNING (TEI-813): [Severe] Build Model NC (IEEE 2001 Standard) Verilog Parser: 
           return code of 1 received from ncvlog process.  It is recommended  
           to check for ncvlog messages in the Build Model log.  [end TEI_813] 
NC Verilog Parser complete - 1 modules, 8 gates, 0 user defined primitives.

INFO (TEI-003): The 'cell s9234_JTAG_TOP' was selected as the top cell.   [end TEI_003] 

Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/JTAG.v

NC Verilog Parser complete - 5 modules, 1 gates, 0 user defined primitives.


Reading Verilog file /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/Makefile

all:
  |
ncvlog: *E,EXPMPA (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/Makefile,1|2): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
	vcs -debug primitives.v TAP.v JTAG.v s9234_JTAG_TOP.v s9234_JTAG_BSR.v \
	                                                                        |
ncvlog: *E,NULLEI (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/Makefile,5|73): zero length escaped identifier [2.7.1(IEEE)].
WARNING (TEI-813): [Severe] Build Model NC (IEEE 2001 Standard) Verilog Parser: 
           return code of 1 received from ncvlog process.  It is recommended  
           to check for ncvlog messages in the Build Model log.  [end TEI_813] 
NC Verilog Parser complete - 0 modules, 0 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/TAP.v

NC Verilog Parser complete - 1 modules, 41 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ir_tb.v

        reset_fsm();
                  |
ncvlog: *W,TMTPAR (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ir_tb.v,58|18): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
NC Verilog Parser complete - 1 modules, 0 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/primitives.v

NC Verilog Parser complete - 3 modules, 4 gates, 2 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ref_tb.v

NC Verilog Parser complete - 1 modules, 0 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234.v

NC Verilog Parser complete - 1 modules, 5597 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_BSR.v

endmodule;
         |
ncvlog: *E,EXPMPA (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_BSR.v,147|9): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
WARNING (TEI-813): [Severe] Build Model NC (IEEE 2001 Standard) Verilog Parser: 
           return code of 1 received from ncvlog process.  It is recommended  
           to check for ncvlog messages in the Build Model log.  [end TEI_813] 
NC Verilog Parser complete - 1 modules, 18 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_comb.v

NC Verilog Parser complete - 1 modules, 5597 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_inscan.v

NC Verilog Parser complete - 1 modules, 5597 gates, 0 user defined primitives.


Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/top_tb.v

    endtask;
           |
ncvlog: *W,UEXPSC (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/top_tb.v,352|11): Ignored unexpected semicolon following SystemVerilog description keyword (endtask).
    endtask;
           |
ncvlog: *W,UEXPSC (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/top_tb.v,382|11): Ignored unexpected semicolon following SystemVerilog description keyword (endtask).
NC Verilog Parser complete - 1 modules, 0 gates, 0 user defined primitives.


Reading Verilog file /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/ucli.key

NC Verilog Parser complete - 0 modules, 0 gates, 0 user defined primitives.



INFO (TEI-196): Build Model - Hierarchical Model Build starting: [end TEI_196] 



Number of blocks in the hierarchical model is: 12657.



INFO (TEI-197): Build Model - Hierarchical Model Build completed. [end TEI_197] 



INFO (TEI-198): Build Model - Flat Model Build starting: [end TEI_198] 

 defaultTIE = X
 defaultDFN = T


Circuit Summary
---------------

Hierarchical Model:                  Flattened Model:
    12657  Blocks                         10404  Blocks
    35278  Pins                           10404  Nodes
    19569  Nets

Primary Inputs:                      Primary Outputs:
       41  Input Only                        40  Output Only
        0  Input/Output                       0  Input/Output
       41  Total Inputs                      40  Total Outputs

Tied Nets:                           Dotted Nets:
        7  Tied to 0                          0  Two-State
        1  Tied to 1                          0  Three-State
        1  Tied to X                          0  Total Dotted Nets
        9  Total Tied Nets

Selected Primitive Functions:
        0  Clock Chopper (CHOP) primitives 
        0  RAMs
        0  ROMs
        0  TSDs
        0  Resistors
        0  Transistors
        2  MUX2s
        0  Latches

      583  Flip-Flops



INFO (TEI-199): Build Model - Flat Model Build completed.  [end TEI_199] 


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =          218,358,816  bytes

                      CPU Time =    0:00:00.77
                  Elapsed Time =    0:00:05.56                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TEI-003): The 'cell s9234_JTAG_TOP' was selected as the top cell.    
      1 INFO (TEI-195): Build Model - Controller starting:  
      1 INFO (TEI-196): Build Model - Hierarchical Model Build starting:  
      1 INFO (TEI-197): Build Model - Hierarchical Model Build completed.  
      1 INFO (TEI-198): Build Model - Flat Model Build starting:  
      1 INFO (TEI-199): Build Model - Flat Model Build completed.   
      1 INFO (TEI-200): Build Model - Controller completed.  

  WARNING [Severe] Messages...
      3 WARNING (TEI-813): [Severe] Build Model NC (IEEE 2001 Standard) Verilog Parser: 

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

*******************************************************************************
