// Seed: 1874139901
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_2 modCall_1 ();
  wire id_4;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    id_5,
    input  uwire id_2,
    output tri   id_3
);
  assign id_3 = id_0;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  wire id_7;
  wire id_8;
endmodule
module module_2 ();
  bit id_2, id_3, id_4;
  always id_3 <= id_4;
  wire id_5;
  assign id_2 = -1;
  wire id_6;
  wire id_7;
endmodule
