library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Datapath is
 port (
 E : in std_logic_vector(3 downto 0);
 RESET : in std_logic;
 
 Subindo : out std_logic_vector(0 downto 0);
 Descendo : out std_logic_vector(0 downto 0);
 Media_DSP_7Seg : out std_logic_vector(6 downto 0)
 );
end Datapath;
architecture Arch of Sinalizadora is
 component Controladora is
 port (
  CLOCK : in std_logic; -- clock input
  RESET : in std_logic; -- reset input
  MAIOR : in std_logic; -- control input
  IGUAL : in std_logic; -- data inputs
  MENOR : in std_logic;
 
  LOAD_E : out std_logic; -- data output
  RESET_MA : out std_logic;
  SUBINDO : out std_logic;
  DESCENDO : out std_logic;
  ATUALIZE : out std_logic
);
 end component;
 component Datapath is
 port (
 Entrada : in std_logic_vector(3 downto 0);
 Fio_Load_E : in std_logic;
 Fio_Reset_MA : in std_logic;
 Fio_Descendo : in std_logic_vector(0 downto 0);
 Fio_Subindo : in std_logic_vector(0 downto 0);
 Fio_Atualizar : in std_logic;
 Fio_Clock : in std_logic;
 
 Fio_Maior : out std_logic;
 Fio_Igual : out std_logic;
 Fio_Menor : out std_logic;
 Subindo : out std_logic_vector(0 downto 0);
 Descendo : out std_logic_vector(0 downto 0);
 Media_DSP_7Seg : out std_logic_vector(6 downto 0)
 );
 end component;
 signal lo_clk : std_logic;
 signal Sai_a, Sai_b : std_logic_vector(3 downto 0); 
 begin
 Sinal1: Controladora port map( lo_clk, RESET,Fio_Maior, Fio_Igual, Fio_Menor, Fio_load_E,Fio_Reset_MA,Fio_Subindo,Fio_Descendo, Fio_Atualizar)
 Sinal2: Datapaht port map(E, LOAD_E, RESET_MA, DESCENDO, SUBINDO, ATUALIZE, lo_clk, MAIOR, IGUAL, MENOR,subindo, descendo,Media_DSP_7Seg)
 end Arch;
 
 