{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 22:56:30 2018 " "Info: Processing started: Mon Oct 08 22:56:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst21 " "Warning: Node \"inst21\" is a latch" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 1104 -728 -648 1168 "inst21" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "RAM/ROM " "Info: Assuming node \"RAM/ROM\" is an undefined clock" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 560 -1048 -880 576 "RAM/ROM" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM/ROM" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\] " "Info: Detected gated clock \"test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 31 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\] " "Info: Detected gated clock \"test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\]\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 34 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode24w\[2\] " "Info: Detected gated clock \"test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode24w\[2\]\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode24w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\] " "Info: Detected gated clock \"test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\]\" as buffer" {  } { { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 32 11 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux:inst13\|inst10 " "Info: Detected gated clock \"demux:inst13\|inst10\" as buffer" {  } { { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 232 776 840 280 "inst10" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux:inst13\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "demux:inst13\|inst11 " "Info: Detected gated clock \"demux:inst13\|inst11\" as buffer" {  } { { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "demux:inst13\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/lab3/db/cntr_q3i.tdf" 55 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_q3i.tdf" "" { Text "D:/lab3/db/cntr_q3i.tdf" 55 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst31~0 " "Info: Detected gated clock \"inst31~0\" as buffer" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst31~1 " "Info: Detected gated clock \"inst31~1\" as buffer" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 1016 -160 -56 1128 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\] memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg7 171.76 MHz 5.822 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 171.76 MHz between source register \"lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\]\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg7\" (period= 5.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.128 ns + Longest register memory " "Info: + Longest register to memory delay is 2.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\] 1 REG LCFF_X13_Y9_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N19; Fanout = 4; REG Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.350 ns) 0.649 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~10 2 COMB LCCOMB_X14_Y9_N4 2 " "Info: 2: + IC(0.299 ns) + CELL(0.350 ns) = 0.649 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.684 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~14 3 COMB LCCOMB_X14_Y9_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.684 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~10 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.719 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~18 4 COMB LCCOMB_X14_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.719 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.754 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~22 5 COMB LCCOMB_X14_Y9_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.754 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.789 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~26 6 COMB LCCOMB_X14_Y9_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.789 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.885 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~30 7 COMB LCCOMB_X14_Y9_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 0.885 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 1; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~26 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.010 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~33 8 COMB LCCOMB_X14_Y9_N16 3 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.010 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 3; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~30 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.103 ns) 2.128 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg7 9 MEM M4K_X20_Y10 6 " "Info: 9: + IC(1.015 ns) + CELL(0.103 ns) = 2.128 ns; Loc. = M4K_X20_Y10; Fanout = 6; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~33 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.814 ns ( 38.25 % ) " "Info: Total cell delay = 0.814 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 61.75 % ) " "Info: Total interconnect delay = 1.314 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~10 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~26 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~30 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~33 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.128 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~10 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~26 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~30 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~33 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.015ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.667 ns - Smallest " "Info: - Smallest clock skew is -0.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.367 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 7.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_AA18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(0.228 ns) 4.152 ns demux:inst13\|inst11 2 COMB LCCOMB_X10_Y4_N22 1 " "Info: 2: + IC(3.067 ns) + CELL(0.228 ns) = 4.152 ns; Loc. = LCCOMB_X10_Y4_N22; Fanout = 1; COMB Node = 'demux:inst13\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.295 ns" { CLK demux:inst13|inst11 } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.000 ns) 6.230 ns demux:inst13\|inst11~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(2.078 ns) + CELL(0.000 ns) = 6.230 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'demux:inst13\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { demux:inst13|inst11 demux:inst13|inst11~clkctrl } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.481 ns) 7.367 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg7 4 MEM M4K_X20_Y10 6 " "Info: 4: + IC(0.656 ns) + CELL(0.481 ns) = 7.367 ns; Loc. = M4K_X20_Y10; Fanout = 6; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 21.26 % ) " "Info: Total cell delay = 1.566 ns ( 21.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.801 ns ( 78.74 % ) " "Info: Total interconnect delay = 5.801 ns ( 78.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { CLK demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { CLK {} CLK~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 3.067ns 2.078ns 0.656ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.034 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_AA18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.712 ns) 2.468 ns lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X11_Y4_N1 8 " "Info: 2: + IC(0.899 ns) + CELL(0.712 ns) = 2.468 ns; Loc. = LCFF_X11_Y4_N1; Fanout = 8; REG Node = 'lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.225 ns) 3.023 ns inst31~0 3 COMB LCCOMB_X10_Y4_N26 1 " "Info: 3: + IC(0.330 ns) + CELL(0.225 ns) = 3.023 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 1; COMB Node = 'inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 3.499 ns inst31~1 4 COMB LCCOMB_X10_Y4_N12 1 " "Info: 4: + IC(0.248 ns) + CELL(0.228 ns) = 3.499 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 1; COMB Node = 'inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { inst31~0 inst31~1 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 3.914 ns inst31 5 COMB LCCOMB_X10_Y4_N30 4 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 3.914 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 4; COMB Node = 'inst31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { inst31~1 inst31 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.228 ns) 4.399 ns inst36 6 COMB LCCOMB_X10_Y4_N28 1 " "Info: 6: + IC(0.257 ns) + CELL(0.228 ns) = 4.399 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { inst31 inst36 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 896 240 304 944 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.000 ns) 6.778 ns inst36~clkctrl 7 COMB CLKCTRL_G14 8 " "Info: 7: + IC(2.379 ns) + CELL(0.000 ns) = 6.778 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 896 240 304 944 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 8.034 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\] 8 REG LCFF_X13_Y9_N19 4 " "Info: 8: + IC(0.638 ns) + CELL(0.618 ns) = 8.034 ns; Loc. = LCFF_X13_Y9_N19; Fanout = 4; REG Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 36.36 % ) " "Info: Total cell delay = 2.921 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.113 ns ( 63.64 % ) " "Info: Total interconnect delay = 5.113 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.257ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { CLK demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { CLK {} CLK~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 3.067ns 2.078ns 0.656ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.257ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~10 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~26 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~30 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~33 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.128 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~10 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~26 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~30 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~33 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.299ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.015ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { CLK demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { CLK {} CLK~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 3.067ns 2.078ns 0.656ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.257ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RAM/ROM memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg0 memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|q_a\[0\] 279.33 MHz 3.58 ns Internal " "Info: Clock \"RAM/ROM\" has Internal fmax of 279.33 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|q_a\[0\]\" (period= 3.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y10; Fanout = 6; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|q_a\[0\] 2 MEM M4K_X20_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RAM/ROM destination 5.542 ns + Shortest memory " "Info: + Shortest clock path from clock \"RAM/ROM\" to destination memory is 5.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns RAM/ROM 1 CLK PIN_U5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 8; CLK Node = 'RAM/ROM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM/ROM } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 560 -1048 -880 576 "RAM/ROM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.053 ns) 2.336 ns demux:inst13\|inst11 2 COMB LCCOMB_X10_Y4_N22 1 " "Info: 2: + IC(1.473 ns) + CELL(0.053 ns) = 2.336 ns; Loc. = LCCOMB_X10_Y4_N22; Fanout = 1; COMB Node = 'demux:inst13\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { RAM/ROM demux:inst13|inst11 } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.000 ns) 4.414 ns demux:inst13\|inst11~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(2.078 ns) + CELL(0.000 ns) = 4.414 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'demux:inst13\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { demux:inst13|inst11 demux:inst13|inst11~clkctrl } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.472 ns) 5.542 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|q_a\[0\] 4 MEM M4K_X20_Y10 1 " "Info: 4: + IC(0.656 ns) + CELL(0.472 ns) = 5.542 ns; Loc. = M4K_X20_Y10; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 24.09 % ) " "Info: Total cell delay = 1.335 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.207 ns ( 75.91 % ) " "Info: Total interconnect delay = 4.207 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.542 ns" { RAM/ROM demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.542 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.473ns 2.078ns 0.656ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RAM/ROM source 5.551 ns - Longest memory " "Info: - Longest clock path from clock \"RAM/ROM\" to source memory is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns RAM/ROM 1 CLK PIN_U5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 8; CLK Node = 'RAM/ROM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM/ROM } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 560 -1048 -880 576 "RAM/ROM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.053 ns) 2.336 ns demux:inst13\|inst11 2 COMB LCCOMB_X10_Y4_N22 1 " "Info: 2: + IC(1.473 ns) + CELL(0.053 ns) = 2.336 ns; Loc. = LCCOMB_X10_Y4_N22; Fanout = 1; COMB Node = 'demux:inst13\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { RAM/ROM demux:inst13|inst11 } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(0.000 ns) 4.414 ns demux:inst13\|inst11~clkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(2.078 ns) + CELL(0.000 ns) = 4.414 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'demux:inst13\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { demux:inst13|inst11 demux:inst13|inst11~clkctrl } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 328 776 840 376 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.481 ns) 5.551 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X20_Y10 6 " "Info: 4: + IC(0.656 ns) + CELL(0.481 ns) = 5.551 ns; Loc. = M4K_X20_Y10; Fanout = 6; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4751:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 24.21 % ) " "Info: Total cell delay = 1.344 ns ( 24.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.207 ns ( 75.79 % ) " "Info: Total interconnect delay = 4.207 ns ( 75.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { RAM/ROM demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.473ns 2.078ns 0.656ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.542 ns" { RAM/ROM demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.542 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.473ns 2.078ns 0.656ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { RAM/ROM demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.473ns 2.078ns 0.656ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 35 2 0 } } { "db/altsyncram_4751.tdf" "" { Text "D:/lab3/db/altsyncram_4751.tdf" 32 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.542 ns" { RAM/ROM demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.542 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 1.473ns 2.078ns 0.656ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { RAM/ROM demux:inst13|inst11 demux:inst13|inst11~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst11 {} demux:inst13|inst11~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4751:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.473ns 2.078ns 0.656ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 59 " "Warning: Circuit may not operate. Detected 59 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] CLK 1.742 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]\" and destination pin or register \"lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]\" for clock \"CLK\" (Hold time is 1.742 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.296 ns + Largest " "Info: + Largest clock skew is 2.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.034 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_AA18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.712 ns) 2.468 ns lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X11_Y4_N1 8 " "Info: 2: + IC(0.899 ns) + CELL(0.712 ns) = 2.468 ns; Loc. = LCFF_X11_Y4_N1; Fanout = 8; REG Node = 'lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.225 ns) 3.023 ns inst31~0 3 COMB LCCOMB_X10_Y4_N26 1 " "Info: 3: + IC(0.330 ns) + CELL(0.225 ns) = 3.023 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 1; COMB Node = 'inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 3.499 ns inst31~1 4 COMB LCCOMB_X10_Y4_N12 1 " "Info: 4: + IC(0.248 ns) + CELL(0.228 ns) = 3.499 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 1; COMB Node = 'inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { inst31~0 inst31~1 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 3.914 ns inst31 5 COMB LCCOMB_X10_Y4_N30 4 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 3.914 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 4; COMB Node = 'inst31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { inst31~1 inst31 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.228 ns) 4.399 ns inst36 6 COMB LCCOMB_X10_Y4_N28 1 " "Info: 6: + IC(0.257 ns) + CELL(0.228 ns) = 4.399 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { inst31 inst36 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 896 240 304 944 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.000 ns) 6.778 ns inst36~clkctrl 7 COMB CLKCTRL_G14 8 " "Info: 7: + IC(2.379 ns) + CELL(0.000 ns) = 6.778 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 896 240 304 944 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 8.034 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] 8 REG LCFF_X13_Y9_N31 2 " "Info: 8: + IC(0.638 ns) + CELL(0.618 ns) = 8.034 ns; Loc. = LCFF_X13_Y9_N31; Fanout = 2; REG Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 36.36 % ) " "Info: Total cell delay = 2.921 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.113 ns ( 63.64 % ) " "Info: Total interconnect delay = 5.113 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.257ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.738 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 5.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_AA18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.053 ns) 1.834 ns inst2 2 COMB LCCOMB_X10_Y4_N14 6 " "Info: 2: + IC(0.924 ns) + CELL(0.053 ns) = 1.834 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 6; COMB Node = 'inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { CLK inst2 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 1016 -160 -56 1128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.103 ns inst36 3 COMB LCCOMB_X10_Y4_N28 1 " "Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 2.103 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 1; COMB Node = 'inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { inst2 inst36 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 896 240 304 944 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.000 ns) 4.482 ns inst36~clkctrl 4 COMB CLKCTRL_G14 8 " "Info: 4: + IC(2.379 ns) + CELL(0.000 ns) = 4.482 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst36~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst36 inst36~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 896 240 304 944 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 5.738 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] 5 REG LCFF_X13_Y9_N31 2 " "Info: 5: + IC(0.638 ns) + CELL(0.618 ns) = 5.738 ns; Loc. = LCFF_X13_Y9_N31; Fanout = 2; REG Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 27.55 % ) " "Info: Total cell delay = 1.581 ns ( 27.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 72.45 % ) " "Info: Total interconnect delay = 4.157 ns ( 72.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { CLK inst2 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.738 ns" { CLK {} CLK~combout {} inst2 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.924ns 0.216ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.257ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { CLK inst2 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.738 ns" { CLK {} CLK~combout {} inst2 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.924ns 0.216ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] 1 REG LCFF_X13_Y9_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N31; Fanout = 2; REG Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_comb_bita7 2 COMB LCCOMB_X13_Y9_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X13_Y9_N30; Fanout = 1; COMB Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_comb_bita7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\] 3 REG LCFF_X13_Y9_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X13_Y9_N31; Fanout = 2; REG Node = 'lpm_counter0:inst18\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7 lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7 lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7 {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_04i.tdf" "" { Text "D:/lab3/db/cntr_04i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.034 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.257ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { CLK inst2 inst36 inst36~clkctrl lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.738 ns" { CLK {} CLK~combout {} inst2 {} inst36 {} inst36~clkctrl {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.924ns 0.216ns 2.379ns 0.638ns } { 0.000ns 0.857ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7 lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7 {} lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:inst37\|altsyncram:altsyncram_component\|altsyncram_nkc1:auto_generated\|ram_block1a0~porta_address_reg7 AD\[2\] RAM/ROM 2.344 ns memory " "Info: tsu for memory \"lpm_ram_dq0:inst37\|altsyncram:altsyncram_component\|altsyncram_nkc1:auto_generated\|ram_block1a0~porta_address_reg7\" (data pin = \"AD\[2\]\", clock pin = \"RAM/ROM\") is 2.344 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.569 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns AD\[2\] 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'AD\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[2] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 792 -1048 -880 808 "AD\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.266 ns) + CELL(0.545 ns) 5.648 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~14 2 COMB LCCOMB_X14_Y9_N6 2 " "Info: 2: + IC(4.266 ns) + CELL(0.545 ns) = 5.648 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.811 ns" { AD[2] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.683 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~18 3 COMB LCCOMB_X14_Y9_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.683 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.718 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~22 4 COMB LCCOMB_X14_Y9_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.718 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.843 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~25 5 COMB LCCOMB_X14_Y9_N12 4 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 5.843 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 4; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.309 ns) 6.670 ns lpm_add_sub1:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|op_1~26 6 COMB LCCOMB_X18_Y9_N12 2 " "Info: 6: + IC(0.518 ns) + CELL(0.309 ns) = 6.670 ns; Loc. = LCCOMB_X18_Y9_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|op_1~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~25 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.794 ns lpm_add_sub1:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|op_1~30 7 COMB LCCOMB_X18_Y9_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 6.794 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'lpm_add_sub1:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|op_1~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.919 ns lpm_add_sub1:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|op_1~33 8 COMB LCCOMB_X18_Y9_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.919 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 1; COMB Node = 'lpm_add_sub1:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_fmh:auto_generated\|op_1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.103 ns) 7.569 ns lpm_ram_dq0:inst37\|altsyncram:altsyncram_component\|altsyncram_nkc1:auto_generated\|ram_block1a0~porta_address_reg7 9 MEM M4K_X20_Y9 6 " "Info: 9: + IC(0.547 ns) + CELL(0.103 ns) = 7.569 ns; Loc. = M4K_X20_Y9; Fanout = 6; MEM Node = 'lpm_ram_dq0:inst37\|altsyncram:altsyncram_component\|altsyncram_nkc1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33 lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_nkc1.tdf" "" { Text "D:/lab3/db/altsyncram_nkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.238 ns ( 29.57 % ) " "Info: Total cell delay = 2.238 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.331 ns ( 70.43 % ) " "Info: Total interconnect delay = 5.331 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.569 ns" { AD[2] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~25 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33 lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.569 ns" { AD[2] {} AD[2]~combout {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~25 {} lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26 {} lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30 {} lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33 {} lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 4.266ns 0.000ns 0.000ns 0.000ns 0.518ns 0.000ns 0.000ns 0.547ns } { 0.000ns 0.837ns 0.545ns 0.035ns 0.035ns 0.125ns 0.309ns 0.124ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_nkc1.tdf" "" { Text "D:/lab3/db/altsyncram_nkc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RAM/ROM destination 5.247 ns - Shortest memory " "Info: - Shortest clock path from clock \"RAM/ROM\" to destination memory is 5.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns RAM/ROM 1 CLK PIN_U5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 8; CLK Node = 'RAM/ROM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM/ROM } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 560 -1048 -880 576 "RAM/ROM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.228 ns) 2.457 ns demux:inst13\|inst10 2 COMB LCCOMB_X11_Y4_N22 1 " "Info: 2: + IC(1.419 ns) + CELL(0.228 ns) = 2.457 ns; Loc. = LCCOMB_X11_Y4_N22; Fanout = 1; COMB Node = 'demux:inst13\|inst10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { RAM/ROM demux:inst13|inst10 } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 232 776 840 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.000 ns) 4.115 ns demux:inst13\|inst10~clkctrl 3 COMB CLKCTRL_G4 21 " "Info: 3: + IC(1.658 ns) + CELL(0.000 ns) = 4.115 ns; Loc. = CLKCTRL_G4; Fanout = 21; COMB Node = 'demux:inst13\|inst10~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { demux:inst13|inst10 demux:inst13|inst10~clkctrl } "NODE_NAME" } } { "demux.bdf" "" { Schematic "D:/lab3/demux.bdf" { { 232 776 840 280 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.481 ns) 5.247 ns lpm_ram_dq0:inst37\|altsyncram:altsyncram_component\|altsyncram_nkc1:auto_generated\|ram_block1a0~porta_address_reg7 4 MEM M4K_X20_Y9 6 " "Info: 4: + IC(0.651 ns) + CELL(0.481 ns) = 5.247 ns; Loc. = M4K_X20_Y9; Fanout = 6; MEM Node = 'lpm_ram_dq0:inst37\|altsyncram:altsyncram_component\|altsyncram_nkc1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { demux:inst13|inst10~clkctrl lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_nkc1.tdf" "" { Text "D:/lab3/db/altsyncram_nkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 28.95 % ) " "Info: Total cell delay = 1.519 ns ( 28.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.728 ns ( 71.05 % ) " "Info: Total interconnect delay = 3.728 ns ( 71.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { RAM/ROM demux:inst13|inst10 demux:inst13|inst10~clkctrl lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst10 {} demux:inst13|inst10~clkctrl {} lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.419ns 1.658ns 0.651ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.569 ns" { AD[2] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~25 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30 lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33 lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.569 ns" { AD[2] {} AD[2]~combout {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~18 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~22 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~25 {} lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26 {} lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30 {} lpm_add_sub1:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33 {} lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 4.266ns 0.000ns 0.000ns 0.000ns 0.518ns 0.000ns 0.000ns 0.547ns } { 0.000ns 0.837ns 0.545ns 0.035ns 0.035ns 0.125ns 0.309ns 0.124ns 0.125ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.247 ns" { RAM/ROM demux:inst13|inst10 demux:inst13|inst10~clkctrl lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.247 ns" { RAM/ROM {} RAM/ROM~combout {} demux:inst13|inst10 {} demux:inst13|inst10~clkctrl {} lpm_ram_dq0:inst37|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.419ns 1.658ns 0.651ns } { 0.000ns 0.810ns 0.228ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK data3\[2\] test:inst40\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\] 13.417 ns register " "Info: tco from clock \"CLK\" to destination pin \"data3\[2\]\" through register \"test:inst40\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 13.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.980 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_AA18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.712 ns) 2.468 ns lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X11_Y4_N1 8 " "Info: 2: + IC(0.899 ns) + CELL(0.712 ns) = 2.468 ns; Loc. = LCFF_X11_Y4_N1; Fanout = 8; REG Node = 'lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.225 ns) 3.023 ns inst31~0 3 COMB LCCOMB_X10_Y4_N26 1 " "Info: 3: + IC(0.330 ns) + CELL(0.225 ns) = 3.023 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 1; COMB Node = 'inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 3.499 ns inst31~1 4 COMB LCCOMB_X10_Y4_N12 1 " "Info: 4: + IC(0.248 ns) + CELL(0.228 ns) = 3.499 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 1; COMB Node = 'inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { inst31~0 inst31~1 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 3.914 ns inst31 5 COMB LCCOMB_X10_Y4_N30 4 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 3.914 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 4; COMB Node = 'inst31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { inst31~1 inst31 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 4.862 ns test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 6 REG LCFF_X10_Y4_N3 6 " "Info: 6: + IC(0.236 ns) + CELL(0.712 ns) = 4.862 ns; Loc. = LCFF_X10_Y4_N3; Fanout = 6; REG Node = 'test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst31 test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/lab3/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.225 ns) 5.327 ns test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\] 7 COMB LCCOMB_X10_Y4_N6 1 " "Info: 7: + IC(0.240 ns) + CELL(0.225 ns) = 5.327 ns; Loc. = LCCOMB_X10_Y4_N6; Fanout = 1; COMB Node = 'test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.376 ns) + CELL(0.000 ns) 7.703 ns test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\]~clkctrl 8 COMB CLKCTRL_G15 6 " "Info: 8: + IC(2.376 ns) + CELL(0.000 ns) = 7.703 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode33w\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.376 ns" { test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]~clkctrl } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 8.980 ns test:inst40\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\] 9 REG LCFF_X10_Y9_N29 2 " "Info: 9: + IC(0.659 ns) + CELL(0.618 ns) = 8.980 ns; Loc. = LCFF_X10_Y9_N29; Fanout = 2; REG Node = 'test:inst40\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]~clkctrl test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 40.42 % ) " "Info: Total cell delay = 3.630 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.350 ns ( 59.58 % ) " "Info: Total interconnect delay = 5.350 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]~clkctrl test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]~clkctrl {} test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.236ns 0.240ns 2.376ns 0.659ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.343 ns + Longest register pin " "Info: + Longest register to pin delay is 4.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test:inst40\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X10_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N29; Fanout = 2; REG Node = 'test:inst40\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(2.144 ns) 4.343 ns data3\[2\] 2 PIN PIN_G20 0 " "Info: 2: + IC(2.199 ns) + CELL(2.144 ns) = 4.343 ns; Loc. = PIN_G20; Fanout = 0; PIN Node = 'data3\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] data3[2] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 1120 1120 1296 1136 "data3\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 49.37 % ) " "Info: Total cell delay = 2.144 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.199 ns ( 50.63 % ) " "Info: Total interconnect delay = 2.199 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] data3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.343 ns" { test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] {} data3[2] {} } { 0.000ns 2.199ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]~clkctrl test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]~clkctrl {} test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.236ns 0.240ns 2.376ns 0.659ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] data3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.343 ns" { test:inst40|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] {} data3[2] {} } { 0.000ns 2.199ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AD\[2\] ab\[3\] 9.662 ns Longest " "Info: Longest tpd from source pin \"AD\[2\]\" to destination pin \"ab\[3\]\" is 9.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns AD\[2\] 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'AD\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[2] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 792 -1048 -880 808 "AD\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.266 ns) + CELL(0.545 ns) 5.648 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~14 2 COMB LCCOMB_X14_Y9_N6 2 " "Info: 2: + IC(4.266 ns) + CELL(0.545 ns) = 5.648 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.811 ns" { AD[2] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.773 ns lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~17 3 COMB LCCOMB_X14_Y9_N8 4 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.773 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 4; COMB Node = 'lpm_add_sub0:inst17\|lpm_add_sub:lpm_add_sub_component\|add_sub_beh:auto_generated\|op_1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(2.144 ns) 9.662 ns ab\[3\] 4 PIN PIN_V19 0 " "Info: 4: + IC(1.745 ns) + CELL(2.144 ns) = 9.662 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'ab\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.889 ns" { lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~17 ab[3] } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 976 760 936 992 "ab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.651 ns ( 37.79 % ) " "Info: Total cell delay = 3.651 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.011 ns ( 62.21 % ) " "Info: Total interconnect delay = 6.011 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.662 ns" { AD[2] lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~17 ab[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.662 ns" { AD[2] {} AD[2]~combout {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~14 {} lpm_add_sub0:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_beh:auto_generated|op_1~17 {} ab[3] {} } { 0.000ns 0.000ns 4.266ns 0.000ns 1.745ns } { 0.000ns 0.837ns 0.545ns 0.125ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "test:inst40\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] RAM/ROM CLK 2.721 ns register " "Info: th for register \"test:inst40\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"RAM/ROM\", clock pin = \"CLK\") is 2.721 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.178 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns CLK 1 CLK PIN_AA18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 928 -1048 -880 944 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.712 ns) 2.468 ns lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X11_Y4_N1 8 " "Info: 2: + IC(0.899 ns) + CELL(0.712 ns) = 2.468 ns; Loc. = LCFF_X11_Y4_N1; Fanout = 8; REG Node = 'lpm_counter2:inst26\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "D:/lab3/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.225 ns) 3.023 ns inst31~0 3 COMB LCCOMB_X10_Y4_N26 1 " "Info: 3: + IC(0.330 ns) + CELL(0.225 ns) = 3.023 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 1; COMB Node = 'inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 3.499 ns inst31~1 4 COMB LCCOMB_X10_Y4_N12 1 " "Info: 4: + IC(0.248 ns) + CELL(0.228 ns) = 3.499 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 1; COMB Node = 'inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { inst31~0 inst31~1 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.053 ns) 3.914 ns inst31 5 COMB LCCOMB_X10_Y4_N30 4 " "Info: 5: + IC(0.362 ns) + CELL(0.053 ns) = 3.914 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 4; COMB Node = 'inst31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { inst31~1 inst31 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 912 -128 -64 992 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 4.862 ns test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 6 REG LCFF_X10_Y4_N3 6 " "Info: 6: + IC(0.236 ns) + CELL(0.712 ns) = 4.862 ns; Loc. = LCFF_X10_Y4_N3; Fanout = 6; REG Node = 'test:inst40\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst31 test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/lab3/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.225 ns) 5.332 ns test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\] 7 COMB LCCOMB_X10_Y4_N16 1 " "Info: 7: + IC(0.245 ns) + CELL(0.225 ns) = 5.332 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 1; COMB Node = 'test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 6.900 ns test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\]~clkctrl 8 COMB CLKCTRL_G5 6 " "Info: 8: + IC(1.568 ns) + CELL(0.000 ns) = 6.900 ns; Loc. = CLKCTRL_G5; Fanout = 6; COMB Node = 'test:inst40\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode1w\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]~clkctrl } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "D:/lab3/db/decode_p7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 8.178 ns test:inst40\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 9 REG LCFF_X11_Y4_N13 2 " "Info: 9: + IC(0.660 ns) + CELL(0.618 ns) = 8.178 ns; Loc. = LCFF_X11_Y4_N13; Fanout = 2; REG Node = 'test:inst40\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]~clkctrl test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 44.39 % ) " "Info: Total cell delay = 3.630 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.548 ns ( 55.61 % ) " "Info: Total interconnect delay = 4.548 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]~clkctrl test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]~clkctrl {} test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.236ns 0.245ns 1.568ns 0.660ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.606 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns RAM/ROM 1 CLK PIN_U5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 8; CLK Node = 'RAM/ROM'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM/ROM } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "D:/lab3/MAIN.bdf" { { 560 -1048 -880 576 "RAM/ROM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.369 ns) + CELL(0.272 ns) 5.451 ns busmux:inst8\|lpm_mux:\$00000\|mux_snc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X11_Y4_N12 4 " "Info: 2: + IC(4.369 ns) + CELL(0.272 ns) = 5.451 ns; Loc. = LCCOMB_X11_Y4_N12; Fanout = 4; COMB Node = 'busmux:inst8\|lpm_mux:\$00000\|mux_snc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { RAM/ROM busmux:inst8|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_snc.tdf" "" { Text "D:/lab3/db/mux_snc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.606 ns test:inst40\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X11_Y4_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.606 ns; Loc. = LCFF_X11_Y4_N13; Fanout = 2; REG Node = 'test:inst40\|lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { busmux:inst8|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0 test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 22.07 % ) " "Info: Total cell delay = 1.237 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 77.93 % ) " "Info: Total interconnect delay = 4.369 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { RAM/ROM busmux:inst8|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0 test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { RAM/ROM {} RAM/ROM~combout {} busmux:inst8|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0 {} test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.369ns 0.000ns } { 0.000ns 0.810ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { CLK lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] inst31~0 inst31~1 inst31 test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]~clkctrl test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { CLK {} CLK~combout {} lpm_counter2:inst26|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} inst31~0 {} inst31~1 {} inst31 {} test:inst40|lpm_counter3:inst1|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2] {} test:inst40|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]~clkctrl {} test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.899ns 0.330ns 0.248ns 0.362ns 0.236ns 0.245ns 1.568ns 0.660ns } { 0.000ns 0.857ns 0.712ns 0.225ns 0.228ns 0.053ns 0.712ns 0.225ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.606 ns" { RAM/ROM busmux:inst8|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0 test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.606 ns" { RAM/ROM {} RAM/ROM~combout {} busmux:inst8|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0 {} test:inst40|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.369ns 0.000ns } { 0.000ns 0.810ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 22:56:31 2018 " "Info: Processing ended: Mon Oct 08 22:56:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
