
MGorboldMcCardleLab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d10  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001254  08007ec0  08007ec0  00008ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009114  08009114  0000b078  2**0
                  CONTENTS
  4 .ARM          00000008  08009114  08009114  0000a114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800911c  0800911c  0000b078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800911c  0800911c  0000a11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009120  08009120  0000a120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08009124  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b078  2**0
                  CONTENTS
 10 .bss          00025cf4  20000078  20000078  0000b078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025d6c  20025d6c  0000b078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145c6  00000000  00000000  0000b0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034a6  00000000  00000000  0001f66e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001488  00000000  00000000  00022b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fc8  00000000  00000000  00023fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027592  00000000  00000000  00024f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019e86  00000000  00000000  0004c4fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2e2c  00000000  00000000  00066380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001491ac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ccc  00000000  00000000  001491f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0014eebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007ea8 	.word	0x08007ea8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007ea8 	.word	0x08007ea8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f002 ff82 	bl	800348c <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 ff6e 	bl	8001468 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 ff2b 	bl	80013e8 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f001 f884 	bl	80016a4 <LCD_Clear>
    Game_Init();
 800059c:	f000 f908 	bl	80007b0 <Game_Init>
    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 80005a0:	f001 faf9 	bl	8001b96 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a4:	4b02      	ldr	r3, [pc, #8]	@ (80005b0 <ApplicationInit+0x30>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	20000094 	.word	0x20000094

080005b4 <LCD_Touch_Polling_Demo>:
	visualDemo();
}

#if COMPILE_TOUCH_FUNCTIONS == 1
void LCD_Touch_Polling_Demo(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	LCD_Clear(0,LCD_COLOR_GREEN);
 80005b8:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80005bc:	2000      	movs	r0, #0
 80005be:	f001 f871 	bl	80016a4 <LCD_Clear>
	while (1) {
		/* If touch pressed */
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 80005c2:	480f      	ldr	r0, [pc, #60]	@ (8000600 <LCD_Touch_Polling_Demo+0x4c>)
 80005c4:	f001 faf2 	bl	8001bac <returnTouchStateAndLocation>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d10e      	bne.n	80005ec <LCD_Touch_Polling_Demo+0x38>
			/* Touch valid */
			printf("\nX: %03d\nY: %03d\n", StaticTouchData.x, StaticTouchData.y);
 80005ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <LCD_Touch_Polling_Demo+0x4c>)
 80005d0:	881b      	ldrh	r3, [r3, #0]
 80005d2:	4619      	mov	r1, r3
 80005d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <LCD_Touch_Polling_Demo+0x4c>)
 80005d6:	885b      	ldrh	r3, [r3, #2]
 80005d8:	461a      	mov	r2, r3
 80005da:	480a      	ldr	r0, [pc, #40]	@ (8000604 <LCD_Touch_Polling_Demo+0x50>)
 80005dc:	f006 fd98 	bl	8007110 <iprintf>
			LCD_Clear(0, LCD_COLOR_RED);
 80005e0:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80005e4:	2000      	movs	r0, #0
 80005e6:	f001 f85d 	bl	80016a4 <LCD_Clear>
 80005ea:	e7ea      	b.n	80005c2 <LCD_Touch_Polling_Demo+0xe>
		} else {
			/* Touch not pressed */
			printf("Not Pressed\n\n");
 80005ec:	4806      	ldr	r0, [pc, #24]	@ (8000608 <LCD_Touch_Polling_Demo+0x54>)
 80005ee:	f006 fdf7 	bl	80071e0 <puts>
			LCD_Clear(0, LCD_COLOR_GREEN);
 80005f2:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80005f6:	2000      	movs	r0, #0
 80005f8:	f001 f854 	bl	80016a4 <LCD_Clear>
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 80005fc:	e7e1      	b.n	80005c2 <LCD_Touch_Polling_Demo+0xe>
 80005fe:	bf00      	nop
 8000600:	20000094 	.word	0x20000094
 8000604:	08007ec0 	.word	0x08007ec0
 8000608:	08007ed4 	.word	0x08007ed4

0800060c <EXTI0_IRQHandler>:
		}
	}
}
#endif // COMPILE_TOUCH_FUNCTIONS

void EXTI0_IRQHandler(){ // change interrupt type to rising
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
	disableInterruptIRQ(EXTI0_IRQn);
 8000610:	2006      	movs	r0, #6
 8000612:	f000 fdee 	bl	80011f2 <disableInterruptIRQ>
	clearInterruptEXTI(1);
 8000616:	2001      	movs	r0, #1
 8000618:	f000 fe0e 	bl	8001238 <clearInterruptEXTI>
	// User Button actions
	if(ConnectFour_DropPiece(Game.currentCol)){
 800061c:	4b4e      	ldr	r3, [pc, #312]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 800061e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fbce 	bl	8000dc4 <ConnectFour_DropPiece>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	f000 808c 	beq.w	8000748 <EXTI0_IRQHandler+0x13c>

		ConnectFour_DrawBoard();
 8000630:	f000 f9f6 	bl	8000a20 <ConnectFour_DrawBoard>
		if(ConnectFour_CheckWin()){
 8000634:	f000 fc2a 	bl	8000e8c <ConnectFour_CheckWin>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d022      	beq.n	8000684 <EXTI0_IRQHandler+0x78>
			Game.winner = Game.currentPlayer;
 800063e:	4b46      	ldr	r3, [pc, #280]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000640:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8000644:	4b44      	ldr	r3, [pc, #272]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000646:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
			if(Game.currentPlayer == PLAYER_ONE){
 800064a:	4b43      	ldr	r3, [pc, #268]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 800064c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000650:	2b01      	cmp	r3, #1
 8000652:	d108      	bne.n	8000666 <EXTI0_IRQHandler+0x5a>
				Game.YellowWins++;
 8000654:	4b40      	ldr	r3, [pc, #256]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000656:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800065a:	3301      	adds	r3, #1
 800065c:	b2da      	uxtb	r2, r3
 800065e:	4b3e      	ldr	r3, [pc, #248]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000660:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8000664:	e007      	b.n	8000676 <EXTI0_IRQHandler+0x6a>
			}
			else{
				Game.RedWins++;
 8000666:	4b3c      	ldr	r3, [pc, #240]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000668:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800066c:	3301      	adds	r3, #1
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b39      	ldr	r3, [pc, #228]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000672:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
			Game.state = STATE_GAME_OVER;
 8000676:	4b38      	ldr	r3, [pc, #224]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000678:	2202      	movs	r2, #2
 800067a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
			ConnectFour_GameOver();
 800067e:	f000 fa21 	bl	8000ac4 <ConnectFour_GameOver>
 8000682:	e061      	b.n	8000748 <EXTI0_IRQHandler+0x13c>
		}
		else if(ConnectFour_CheckDraw()){
 8000684:	f000 fd50 	bl	8001128 <ConnectFour_CheckDraw>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d00a      	beq.n	80006a4 <EXTI0_IRQHandler+0x98>
			Game.isDraw = 1;
 800068e:	4b32      	ldr	r3, [pc, #200]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000690:	2201      	movs	r2, #1
 8000692:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
			Game.state = STATE_GAME_OVER;
 8000696:	4b30      	ldr	r3, [pc, #192]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000698:	2202      	movs	r2, #2
 800069a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
			ConnectFour_GameOver();
 800069e:	f000 fa11 	bl	8000ac4 <ConnectFour_GameOver>
 80006a2:	e051      	b.n	8000748 <EXTI0_IRQHandler+0x13c>
		}
		// change turns
		else{
			if(Game.gameMode == GAMEMODE_ONE_PLAYER){
 80006a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 80006a6:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d138      	bne.n	8000720 <EXTI0_IRQHandler+0x114>
				Game.currentPlayer = PLAYER_TWO;  // Computer is PLAYER_TWO
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 80006b0:	2202      	movs	r2, #2
 80006b2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				HAL_Delay(500);  // Small delay to make the computer move visible
 80006b6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006ba:	f003 f83f 	bl	800373c <HAL_Delay>
				ConnectFour_ComputerMove();
 80006be:	f000 fbb1 	bl	8000e24 <ConnectFour_ComputerMove>
				ConnectFour_DrawBoard();
 80006c2:	f000 f9ad 	bl	8000a20 <ConnectFour_DrawBoard>

				if(ConnectFour_CheckWin()){
 80006c6:	f000 fbe1 	bl	8000e8c <ConnectFour_CheckWin>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d012      	beq.n	80006f6 <EXTI0_IRQHandler+0xea>
					Game.winner = COMPUTER_PLAYER;
 80006d0:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 80006d2:	2202      	movs	r2, #2
 80006d4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
					Game.RedWins++;
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 80006da:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80006de:	3301      	adds	r3, #1
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 80006e4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
					Game.state = STATE_GAME_OVER;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 80006ea:	2202      	movs	r2, #2
 80006ec:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
					ConnectFour_GameOver();
 80006f0:	f000 f9e8 	bl	8000ac4 <ConnectFour_GameOver>
 80006f4:	e028      	b.n	8000748 <EXTI0_IRQHandler+0x13c>
				}
				else if(ConnectFour_CheckDraw()){
 80006f6:	f000 fd17 	bl	8001128 <ConnectFour_CheckDraw>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d00a      	beq.n	8000716 <EXTI0_IRQHandler+0x10a>
					Game.isDraw = 1;
 8000700:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000702:	2201      	movs	r2, #1
 8000704:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
					Game.state = STATE_GAME_OVER;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 800070a:	2202      	movs	r2, #2
 800070c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
					ConnectFour_GameOver();
 8000710:	f000 f9d8 	bl	8000ac4 <ConnectFour_GameOver>
 8000714:	e018      	b.n	8000748 <EXTI0_IRQHandler+0x13c>
				}
				else{
					Game.currentPlayer = PLAYER_ONE;
 8000716:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000718:	2201      	movs	r2, #1
 800071a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800071e:	e013      	b.n	8000748 <EXTI0_IRQHandler+0x13c>
				}

			}
			// Switch turns in two-player mode
			else {
				if(Game.currentPlayer == PLAYER_ONE){
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000722:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000726:	2b01      	cmp	r3, #1
 8000728:	d104      	bne.n	8000734 <EXTI0_IRQHandler+0x128>
					Game.currentPlayer = PLAYER_TWO;
 800072a:	4b0b      	ldr	r3, [pc, #44]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 800072c:	2202      	movs	r2, #2
 800072e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8000732:	e003      	b.n	800073c <EXTI0_IRQHandler+0x130>
				}
				else{
					Game.currentPlayer = PLAYER_ONE;
 8000734:	4b08      	ldr	r3, [pc, #32]	@ (8000758 <EXTI0_IRQHandler+0x14c>)
 8000736:	2201      	movs	r2, #1
 8000738:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				}

			screen2();
 800073c:	f001 f9b4 	bl	8001aa8 <screen2>
			ConnectFour_DrawPiece();
 8000740:	f000 f940 	bl	80009c4 <ConnectFour_DrawPiece>
			ConnectFour_DrawBoard();
 8000744:	f000 f96c 	bl	8000a20 <ConnectFour_DrawBoard>
			// check if game is over

			}
		}
	}
	clearInterruptIRQ(EXTI0_IRQn);
 8000748:	2006      	movs	r0, #6
 800074a:	f000 fd63 	bl	8001214 <clearInterruptIRQ>
	enableInterruptIRQ(EXTI0_IRQn);
 800074e:	2006      	movs	r0, #6
 8000750:	f000 fd3e 	bl	80011d0 <enableInterruptIRQ>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	2000009c 	.word	0x2000009c

0800075c <Button_Interrupts_Init>:
	else{
		return FALSE;
	}
}

void Button_Interrupts_Init(){
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIOA_BUTTON;
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	4b10      	ldr	r3, [pc, #64]	@ (80007a8 <Button_Interrupts_Init+0x4c>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a0f      	ldr	r2, [pc, #60]	@ (80007a8 <Button_Interrupts_Init+0x4c>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b0d      	ldr	r3, [pc, #52]	@ (80007a8 <Button_Interrupts_Init+0x4c>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]
	GPIOA_BUTTON.Pin = GPIO_PIN_0;
 800077e:	2301      	movs	r3, #1
 8000780:	607b      	str	r3, [r7, #4]
	GPIOA_BUTTON.Mode = GPIO_MODE_IT_RISING;
 8000782:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000786:	60bb      	str	r3, [r7, #8]
	GPIOA_BUTTON.Speed = GPIO_SPEED_FREQ_HIGH; // choose speed high
 8000788:	2302      	movs	r3, #2
 800078a:	613b      	str	r3, [r7, #16]
	// GPIOA_BUTTON.OPType = GPIO_OPTYPE_PUSHPULL;
	GPIOA_BUTTON.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	60fb      	str	r3, [r7, #12]
	// GPIOA_BUTTON.Alternate = 0;
	HAL_GPIO_Init(GPIOA, &GPIOA_BUTTON);
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	4619      	mov	r1, r3
 8000794:	4805      	ldr	r0, [pc, #20]	@ (80007ac <Button_Interrupts_Init+0x50>)
 8000796:	f003 f965 	bl	8003a64 <HAL_GPIO_Init>
	enableInterruptIRQ(EXTI0_IRQn);
 800079a:	2006      	movs	r0, #6
 800079c:	f000 fd18 	bl	80011d0 <enableInterruptIRQ>
}
 80007a0:	bf00      	nop
 80007a2:	3718      	adds	r7, #24
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40020000 	.word	0x40020000

080007b0 <Game_Init>:

ConnectFourGame Game;
RNG_HandleTypeDef hrng;
static STMPE811_TouchData TouchScreen;

void Game_Init(void){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	TouchScreen.orientation = STMPE811_Orientation_Portrait_2;
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <Game_Init+0x20>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	719a      	strb	r2, [r3, #6]
	ConnectFour_ResetGame();
 80007ba:	f000 f80d 	bl	80007d8 <ConnectFour_ResetGame>
	Game.state = STATE_MENU;
 80007be:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <Game_Init+0x24>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	Button_Interrupts_Init();
 80007c6:	f7ff ffc9 	bl	800075c <Button_Interrupts_Init>
}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200000e0 	.word	0x200000e0
 80007d4:	2000009c 	.word	0x2000009c

080007d8 <ConnectFour_ResetGame>:

void ConnectFour_ResetGame(void){
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
	for(int rows = 0; rows < BOARD_ROWS; rows++){
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	e015      	b.n	8000810 <ConnectFour_ResetGame+0x38>
		for(int cols = 0; cols < BOARD_COLS; cols++){
 80007e4:	2300      	movs	r3, #0
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	e00c      	b.n	8000804 <ConnectFour_ResetGame+0x2c>
			Game.board[rows][cols] = EMPTY_CELL;
 80007ea:	4918      	ldr	r1, [pc, #96]	@ (800084c <ConnectFour_ResetGame+0x74>)
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	4613      	mov	r3, r2
 80007f0:	00db      	lsls	r3, r3, #3
 80007f2:	1a9b      	subs	r3, r3, r2
 80007f4:	18ca      	adds	r2, r1, r3
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	4413      	add	r3, r2
 80007fa:	2200      	movs	r2, #0
 80007fc:	701a      	strb	r2, [r3, #0]
		for(int cols = 0; cols < BOARD_COLS; cols++){
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	3301      	adds	r3, #1
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	2b06      	cmp	r3, #6
 8000808:	ddef      	ble.n	80007ea <ConnectFour_ResetGame+0x12>
	for(int rows = 0; rows < BOARD_ROWS; rows++){
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	3301      	adds	r3, #1
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b05      	cmp	r3, #5
 8000814:	dde6      	ble.n	80007e4 <ConnectFour_ResetGame+0xc>
		}
	}

	Game.currentPlayer = PLAYER_ONE;
 8000816:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <ConnectFour_ResetGame+0x74>)
 8000818:	2201      	movs	r2, #1
 800081a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	Game.currentCol = 4;
 800081e:	4b0b      	ldr	r3, [pc, #44]	@ (800084c <ConnectFour_ResetGame+0x74>)
 8000820:	2204      	movs	r2, #4
 8000822:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	Game.winner = 0;
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <ConnectFour_ResetGame+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	Game.isDraw = 0;
 800082e:	4b07      	ldr	r3, [pc, #28]	@ (800084c <ConnectFour_ResetGame+0x74>)
 8000830:	2200      	movs	r2, #0
 8000832:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	Game.startTime = 0;
 8000836:	4b05      	ldr	r3, [pc, #20]	@ (800084c <ConnectFour_ResetGame+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	2000009c 	.word	0x2000009c

08000850 <ConnectFour_GameLoop>:

void ConnectFour_GameLoop(void){
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	screen1();
 8000854:	f000 fff8 	bl	8001848 <screen1>

	while(1){
		if(returnTouchStateAndLocation(&TouchScreen) == STMPE811_State_Pressed){
 8000858:	480a      	ldr	r0, [pc, #40]	@ (8000884 <ConnectFour_GameLoop+0x34>)
 800085a:	f001 f9a7 	bl	8001bac <returnTouchStateAndLocation>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10b      	bne.n	800087c <ConnectFour_GameLoop+0x2c>
			ConnectFour_ProcessInput(&TouchScreen);
 8000864:	4807      	ldr	r0, [pc, #28]	@ (8000884 <ConnectFour_GameLoop+0x34>)
 8000866:	f000 f811 	bl	800088c <ConnectFour_ProcessInput>
			printf("\nX: %03d\nY: %03d\n", TouchScreen.x, TouchScreen.y);
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <ConnectFour_GameLoop+0x34>)
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	4619      	mov	r1, r3
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <ConnectFour_GameLoop+0x34>)
 8000872:	885b      	ldrh	r3, [r3, #2]
 8000874:	461a      	mov	r2, r3
 8000876:	4804      	ldr	r0, [pc, #16]	@ (8000888 <ConnectFour_GameLoop+0x38>)
 8000878:	f006 fc4a 	bl	8007110 <iprintf>
		}
		HAL_Delay(100);
 800087c:	2064      	movs	r0, #100	@ 0x64
 800087e:	f002 ff5d 	bl	800373c <HAL_Delay>
		if(returnTouchStateAndLocation(&TouchScreen) == STMPE811_State_Pressed){
 8000882:	e7e9      	b.n	8000858 <ConnectFour_GameLoop+0x8>
 8000884:	200000e0 	.word	0x200000e0
 8000888:	08007ee4 	.word	0x08007ee4

0800088c <ConnectFour_ProcessInput>:
	}
}

void ConnectFour_ProcessInput(STMPE811_TouchData *touchData){
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	uint16_t x = TouchScreen.x;
 8000894:	4b49      	ldr	r3, [pc, #292]	@ (80009bc <ConnectFour_ProcessInput+0x130>)
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	81fb      	strh	r3, [r7, #14]
	uint16_t y = TouchScreen.y;
 800089a:	4b48      	ldr	r3, [pc, #288]	@ (80009bc <ConnectFour_ProcessInput+0x130>)
 800089c:	885b      	ldrh	r3, [r3, #2]
 800089e:	81bb      	strh	r3, [r7, #12]

	switch(Game.state){
 80008a0:	4b47      	ldr	r3, [pc, #284]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 80008a2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d069      	beq.n	800097e <ConnectFour_ProcessInput+0xf2>
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	f300 8081 	bgt.w	80009b2 <ConnectFour_ProcessInput+0x126>
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d002      	beq.n	80008ba <ConnectFour_ProcessInput+0x2e>
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	d03a      	beq.n	800092e <ConnectFour_ProcessInput+0xa2>
			screen1();
			Game.state = STATE_MENU;
		}
		break;
	}
}
 80008b8:	e07b      	b.n	80009b2 <ConnectFour_ProcessInput+0x126>
		if(x >= 45 && x <= 195 && y >= 140 && y <= 175){
 80008ba:	89fb      	ldrh	r3, [r7, #14]
 80008bc:	2b2c      	cmp	r3, #44	@ 0x2c
 80008be:	d919      	bls.n	80008f4 <ConnectFour_ProcessInput+0x68>
 80008c0:	89fb      	ldrh	r3, [r7, #14]
 80008c2:	2bc3      	cmp	r3, #195	@ 0xc3
 80008c4:	d816      	bhi.n	80008f4 <ConnectFour_ProcessInput+0x68>
 80008c6:	89bb      	ldrh	r3, [r7, #12]
 80008c8:	2b8b      	cmp	r3, #139	@ 0x8b
 80008ca:	d913      	bls.n	80008f4 <ConnectFour_ProcessInput+0x68>
 80008cc:	89bb      	ldrh	r3, [r7, #12]
 80008ce:	2baf      	cmp	r3, #175	@ 0xaf
 80008d0:	d810      	bhi.n	80008f4 <ConnectFour_ProcessInput+0x68>
			Game.gameMode = GAMEMODE_ONE_PLAYER;
 80008d2:	4b3b      	ldr	r3, [pc, #236]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
			Game.state = STATE_GAME;
 80008da:	4b39      	ldr	r3, [pc, #228]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 80008dc:	2201      	movs	r2, #1
 80008de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
			Game.startTime = 0;
 80008e2:	4b37      	ldr	r3, [pc, #220]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
			screen2();
 80008ea:	f001 f8dd 	bl	8001aa8 <screen2>
			ConnectFour_DrawPiece();
 80008ee:	f000 f869 	bl	80009c4 <ConnectFour_DrawPiece>
		break;
 80008f2:	e05b      	b.n	80009ac <ConnectFour_ProcessInput+0x120>
		else if(x >= 45 && x <= 195 && y >= 70 && y <= 105){
 80008f4:	89fb      	ldrh	r3, [r7, #14]
 80008f6:	2b2c      	cmp	r3, #44	@ 0x2c
 80008f8:	d958      	bls.n	80009ac <ConnectFour_ProcessInput+0x120>
 80008fa:	89fb      	ldrh	r3, [r7, #14]
 80008fc:	2bc3      	cmp	r3, #195	@ 0xc3
 80008fe:	d855      	bhi.n	80009ac <ConnectFour_ProcessInput+0x120>
 8000900:	89bb      	ldrh	r3, [r7, #12]
 8000902:	2b45      	cmp	r3, #69	@ 0x45
 8000904:	d952      	bls.n	80009ac <ConnectFour_ProcessInput+0x120>
 8000906:	89bb      	ldrh	r3, [r7, #12]
 8000908:	2b69      	cmp	r3, #105	@ 0x69
 800090a:	d84f      	bhi.n	80009ac <ConnectFour_ProcessInput+0x120>
			Game.gameMode = GAMEMODE_TWO_PLAYER;
 800090c:	4b2c      	ldr	r3, [pc, #176]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 800090e:	2202      	movs	r2, #2
 8000910:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
			Game.state = STATE_GAME;
 8000914:	4b2a      	ldr	r3, [pc, #168]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 8000916:	2201      	movs	r2, #1
 8000918:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
			Game.startTime = 0;
 800091c:	4b28      	ldr	r3, [pc, #160]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 800091e:	2200      	movs	r2, #0
 8000920:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
			screen2();
 8000924:	f001 f8c0 	bl	8001aa8 <screen2>
			ConnectFour_DrawPiece();
 8000928:	f000 f84c 	bl	80009c4 <ConnectFour_DrawPiece>
		break;
 800092c:	e03e      	b.n	80009ac <ConnectFour_ProcessInput+0x120>
		if (x < BOARD_MARGIN_X / 2) {
 800092e:	89fb      	ldrh	r3, [r7, #14]
 8000930:	2b77      	cmp	r3, #119	@ 0x77
 8000932:	d80d      	bhi.n	8000950 <ConnectFour_ProcessInput+0xc4>
			if (Game.currentCol > 0) {
 8000934:	4b22      	ldr	r3, [pc, #136]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 8000936:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800093a:	2b00      	cmp	r3, #0
 800093c:	d018      	beq.n	8000970 <ConnectFour_ProcessInput+0xe4>
				Game.currentCol--;
 800093e:	4b20      	ldr	r3, [pc, #128]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 8000940:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8000944:	3b01      	subs	r3, #1
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b1d      	ldr	r3, [pc, #116]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 800094a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800094e:	e00f      	b.n	8000970 <ConnectFour_ProcessInput+0xe4>
		else if (x >= BOARD_MARGIN_X / 2) {
 8000950:	89fb      	ldrh	r3, [r7, #14]
 8000952:	2b77      	cmp	r3, #119	@ 0x77
 8000954:	d90c      	bls.n	8000970 <ConnectFour_ProcessInput+0xe4>
			if (Game.currentCol < BOARD_COLS - 1) {
 8000956:	4b1a      	ldr	r3, [pc, #104]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 8000958:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800095c:	2b05      	cmp	r3, #5
 800095e:	d807      	bhi.n	8000970 <ConnectFour_ProcessInput+0xe4>
				Game.currentCol++;
 8000960:	4b17      	ldr	r3, [pc, #92]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 8000962:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8000966:	3301      	adds	r3, #1
 8000968:	b2da      	uxtb	r2, r3
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 800096c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		screen2();
 8000970:	f001 f89a 	bl	8001aa8 <screen2>
		ConnectFour_DrawPiece();
 8000974:	f000 f826 	bl	80009c4 <ConnectFour_DrawPiece>
		ConnectFour_DrawBoard();
 8000978:	f000 f852 	bl	8000a20 <ConnectFour_DrawBoard>
		break;
 800097c:	e019      	b.n	80009b2 <ConnectFour_ProcessInput+0x126>
		ConnectFour_GameOver();
 800097e:	f000 f8a1 	bl	8000ac4 <ConnectFour_GameOver>
		if(x >= 45 && x <= 195 && y >= 210 && y <= 245){
 8000982:	89fb      	ldrh	r3, [r7, #14]
 8000984:	2b2c      	cmp	r3, #44	@ 0x2c
 8000986:	d913      	bls.n	80009b0 <ConnectFour_ProcessInput+0x124>
 8000988:	89fb      	ldrh	r3, [r7, #14]
 800098a:	2bc3      	cmp	r3, #195	@ 0xc3
 800098c:	d810      	bhi.n	80009b0 <ConnectFour_ProcessInput+0x124>
 800098e:	89bb      	ldrh	r3, [r7, #12]
 8000990:	2bd1      	cmp	r3, #209	@ 0xd1
 8000992:	d90d      	bls.n	80009b0 <ConnectFour_ProcessInput+0x124>
 8000994:	89bb      	ldrh	r3, [r7, #12]
 8000996:	2bf5      	cmp	r3, #245	@ 0xf5
 8000998:	d80a      	bhi.n	80009b0 <ConnectFour_ProcessInput+0x124>
			ConnectFour_ResetGame();
 800099a:	f7ff ff1d 	bl	80007d8 <ConnectFour_ResetGame>
			screen1();
 800099e:	f000 ff53 	bl	8001848 <screen1>
			Game.state = STATE_MENU;
 80009a2:	4b07      	ldr	r3, [pc, #28]	@ (80009c0 <ConnectFour_ProcessInput+0x134>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
		break;
 80009aa:	e001      	b.n	80009b0 <ConnectFour_ProcessInput+0x124>
		break;
 80009ac:	bf00      	nop
 80009ae:	e000      	b.n	80009b2 <ConnectFour_ProcessInput+0x126>
		break;
 80009b0:	bf00      	nop
}
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	200000e0 	.word	0x200000e0
 80009c0:	2000009c 	.word	0x2000009c

080009c4 <ConnectFour_DrawPiece>:

void ConnectFour_DrawPiece(void) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
	int x = Game.currentCol * CELL_SIZE + CELL_SIZE / 2  + 1;
 80009ca:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <ConnectFour_DrawPiece+0x58>)
 80009cc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80009d0:	461a      	mov	r2, r3
 80009d2:	4613      	mov	r3, r2
 80009d4:	011b      	lsls	r3, r3, #4
 80009d6:	4413      	add	r3, r2
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	3312      	adds	r3, #18
 80009dc:	607b      	str	r3, [r7, #4]
	int y = 25;
 80009de:	2319      	movs	r3, #25
 80009e0:	603b      	str	r3, [r7, #0]
	if (Game.currentPlayer == PLAYER_ONE) {
 80009e2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a1c <ConnectFour_DrawPiece+0x58>)
 80009e4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d109      	bne.n	8000a00 <ConnectFour_DrawPiece+0x3c>
		LCD_Draw_Circle_Fill(x, y, PIECE_RADIUS, LCD_COLOR_YELLOW);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	b298      	uxth	r0, r3
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	b299      	uxth	r1, r3
 80009f4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80009f8:	220f      	movs	r2, #15
 80009fa:	f000 fdb1 	bl	8001560 <LCD_Draw_Circle_Fill>
	} else {
		LCD_Draw_Circle_Fill(x, y, PIECE_RADIUS, LCD_COLOR_RED);
	}
}
 80009fe:	e008      	b.n	8000a12 <ConnectFour_DrawPiece+0x4e>
		LCD_Draw_Circle_Fill(x, y, PIECE_RADIUS, LCD_COLOR_RED);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	b298      	uxth	r0, r3
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	b299      	uxth	r1, r3
 8000a08:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000a0c:	220f      	movs	r2, #15
 8000a0e:	f000 fda7 	bl	8001560 <LCD_Draw_Circle_Fill>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	2000009c 	.word	0x2000009c

08000a20 <ConnectFour_DrawBoard>:

void ConnectFour_DrawBoard(void){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
	for (int cols = 0; cols < BOARD_COLS; cols++){
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	e041      	b.n	8000ab0 <ConnectFour_DrawBoard+0x90>
		for(int rows = 0; rows < BOARD_ROWS; rows++){
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	e038      	b.n	8000aa4 <ConnectFour_DrawBoard+0x84>
			int x = cols * CELL_SIZE + CELL_SIZE / 2 + 1;
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	4613      	mov	r3, r2
 8000a36:	011b      	lsls	r3, r3, #4
 8000a38:	4413      	add	r3, r2
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	3312      	adds	r3, #18
 8000a3e:	607b      	str	r3, [r7, #4]
			int y = rows * CELL_SIZE + CELL_SIZE / 2 + 50;
 8000a40:	68ba      	ldr	r2, [r7, #8]
 8000a42:	4613      	mov	r3, r2
 8000a44:	011b      	lsls	r3, r3, #4
 8000a46:	4413      	add	r3, r2
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	3343      	adds	r3, #67	@ 0x43
 8000a4c:	603b      	str	r3, [r7, #0]
			if(Game.board[rows][cols] == PLAYER_ONE){
 8000a4e:	491c      	ldr	r1, [pc, #112]	@ (8000ac0 <ConnectFour_DrawBoard+0xa0>)
 8000a50:	68ba      	ldr	r2, [r7, #8]
 8000a52:	4613      	mov	r3, r2
 8000a54:	00db      	lsls	r3, r3, #3
 8000a56:	1a9b      	subs	r3, r3, r2
 8000a58:	18ca      	adds	r2, r1, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d108      	bne.n	8000a76 <ConnectFour_DrawBoard+0x56>
				LCD_Draw_Circle_Fill(x,y, PIECE_RADIUS - 2, LCD_COLOR_YELLOW);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	b298      	uxth	r0, r3
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	b299      	uxth	r1, r3
 8000a6c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000a70:	220d      	movs	r2, #13
 8000a72:	f000 fd75 	bl	8001560 <LCD_Draw_Circle_Fill>
			}
			if(Game.board[rows][cols] == PLAYER_TWO){
 8000a76:	4912      	ldr	r1, [pc, #72]	@ (8000ac0 <ConnectFour_DrawBoard+0xa0>)
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	1a9b      	subs	r3, r3, r2
 8000a80:	18ca      	adds	r2, r1, r3
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	4413      	add	r3, r2
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b02      	cmp	r3, #2
 8000a8a:	d108      	bne.n	8000a9e <ConnectFour_DrawBoard+0x7e>
				LCD_Draw_Circle_Fill(x,y, PIECE_RADIUS - 2, LCD_COLOR_RED);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	b298      	uxth	r0, r3
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	b299      	uxth	r1, r3
 8000a94:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000a98:	220d      	movs	r2, #13
 8000a9a:	f000 fd61 	bl	8001560 <LCD_Draw_Circle_Fill>
		for(int rows = 0; rows < BOARD_ROWS; rows++){
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	2b05      	cmp	r3, #5
 8000aa8:	ddc3      	ble.n	8000a32 <ConnectFour_DrawBoard+0x12>
	for (int cols = 0; cols < BOARD_COLS; cols++){
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	3301      	adds	r3, #1
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	2b06      	cmp	r3, #6
 8000ab4:	ddba      	ble.n	8000a2c <ConnectFour_DrawBoard+0xc>
			}
		}
	}
}
 8000ab6:	bf00      	nop
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	2000009c 	.word	0x2000009c

08000ac4 <ConnectFour_GameOver>:

void ConnectFour_GameOver(void){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
	LCD_Clear(0,LCD_COLOR_BLACK);
 8000aca:	2100      	movs	r1, #0
 8000acc:	2000      	movs	r0, #0
 8000ace:	f000 fde9 	bl	80016a4 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_WHITE);
 8000ad2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000ad6:	f000 fe07 	bl	80016e8 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8000ada:	48b6      	ldr	r0, [pc, #728]	@ (8000db4 <ConnectFour_GameOver+0x2f0>)
 8000adc:	f000 fe14 	bl	8001708 <LCD_SetFont>
	uint8_t Yellow = Game.YellowWins;
 8000ae0:	4bb5      	ldr	r3, [pc, #724]	@ (8000db8 <ConnectFour_GameOver+0x2f4>)
 8000ae2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000ae6:	71fb      	strb	r3, [r7, #7]
	uint8_t Red = Game.RedWins;
 8000ae8:	4bb3      	ldr	r3, [pc, #716]	@ (8000db8 <ConnectFour_GameOver+0x2f4>)
 8000aea:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000aee:	71bb      	strb	r3, [r7, #6]
	uint8_t Time = ConnectFour_GetGameTime();
 8000af0:	f000 fb46 	bl	8001180 <ConnectFour_GetGameTime>
 8000af4:	4603      	mov	r3, r0
 8000af6:	717b      	strb	r3, [r7, #5]
	char one = '0' + (Time / 100);
 8000af8:	797b      	ldrb	r3, [r7, #5]
 8000afa:	4ab0      	ldr	r2, [pc, #704]	@ (8000dbc <ConnectFour_GameOver+0x2f8>)
 8000afc:	fba2 2303 	umull	r2, r3, r2, r3
 8000b00:	095b      	lsrs	r3, r3, #5
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	3330      	adds	r3, #48	@ 0x30
 8000b06:	713b      	strb	r3, [r7, #4]
	char two = '0' + ((Time / 10) % 10);
 8000b08:	797b      	ldrb	r3, [r7, #5]
 8000b0a:	4aad      	ldr	r2, [pc, #692]	@ (8000dc0 <ConnectFour_GameOver+0x2fc>)
 8000b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b10:	08db      	lsrs	r3, r3, #3
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	4baa      	ldr	r3, [pc, #680]	@ (8000dc0 <ConnectFour_GameOver+0x2fc>)
 8000b16:	fba3 1302 	umull	r1, r3, r3, r2
 8000b1a:	08d9      	lsrs	r1, r3, #3
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	440b      	add	r3, r1
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	3330      	adds	r3, #48	@ 0x30
 8000b2a:	70fb      	strb	r3, [r7, #3]
	char three = '0' + (Time % 10);
 8000b2c:	797a      	ldrb	r2, [r7, #5]
 8000b2e:	4ba4      	ldr	r3, [pc, #656]	@ (8000dc0 <ConnectFour_GameOver+0x2fc>)
 8000b30:	fba3 1302 	umull	r1, r3, r3, r2
 8000b34:	08d9      	lsrs	r1, r3, #3
 8000b36:	460b      	mov	r3, r1
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	3330      	adds	r3, #48	@ 0x30
 8000b44:	70bb      	strb	r3, [r7, #2]

	if(Game.isDraw){
 8000b46:	4b9c      	ldr	r3, [pc, #624]	@ (8000db8 <ConnectFour_GameOver+0x2f4>)
 8000b48:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d019      	beq.n	8000b84 <ConnectFour_GameOver+0xc0>
		LCD_DisplayChar(90, 20, 'D');
 8000b50:	2244      	movs	r2, #68	@ 0x44
 8000b52:	2114      	movs	r1, #20
 8000b54:	205a      	movs	r0, #90	@ 0x5a
 8000b56:	f000 fe55 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(110, 20, 'R');
 8000b5a:	2252      	movs	r2, #82	@ 0x52
 8000b5c:	2114      	movs	r1, #20
 8000b5e:	206e      	movs	r0, #110	@ 0x6e
 8000b60:	f000 fe50 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(130, 20, 'A');
 8000b64:	2241      	movs	r2, #65	@ 0x41
 8000b66:	2114      	movs	r1, #20
 8000b68:	2082      	movs	r0, #130	@ 0x82
 8000b6a:	f000 fe4b 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(150, 20, 'W');
 8000b6e:	2257      	movs	r2, #87	@ 0x57
 8000b70:	2114      	movs	r1, #20
 8000b72:	2096      	movs	r0, #150	@ 0x96
 8000b74:	f000 fe46 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(170,20,'!');
 8000b78:	2221      	movs	r2, #33	@ 0x21
 8000b7a:	2114      	movs	r1, #20
 8000b7c:	20aa      	movs	r0, #170	@ 0xaa
 8000b7e:	f000 fe41 	bl	8001804 <LCD_DisplayChar>
 8000b82:	e04b      	b.n	8000c1c <ConnectFour_GameOver+0x158>

	} else if(Game. winner == PLAYER_ONE){
 8000b84:	4b8c      	ldr	r3, [pc, #560]	@ (8000db8 <ConnectFour_GameOver+0x2f4>)
 8000b86:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d123      	bne.n	8000bd6 <ConnectFour_GameOver+0x112>
		LCD_DisplayChar(30, 20, 'P');
 8000b8e:	2250      	movs	r2, #80	@ 0x50
 8000b90:	2114      	movs	r1, #20
 8000b92:	201e      	movs	r0, #30
 8000b94:	f000 fe36 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(50, 20, '1');
 8000b98:	2231      	movs	r2, #49	@ 0x31
 8000b9a:	2114      	movs	r1, #20
 8000b9c:	2032      	movs	r0, #50	@ 0x32
 8000b9e:	f000 fe31 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(90, 20, 'W');
 8000ba2:	2257      	movs	r2, #87	@ 0x57
 8000ba4:	2114      	movs	r1, #20
 8000ba6:	205a      	movs	r0, #90	@ 0x5a
 8000ba8:	f000 fe2c 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(110, 20, 'I');
 8000bac:	2249      	movs	r2, #73	@ 0x49
 8000bae:	2114      	movs	r1, #20
 8000bb0:	206e      	movs	r0, #110	@ 0x6e
 8000bb2:	f000 fe27 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(130, 20,'N');
 8000bb6:	224e      	movs	r2, #78	@ 0x4e
 8000bb8:	2114      	movs	r1, #20
 8000bba:	2082      	movs	r0, #130	@ 0x82
 8000bbc:	f000 fe22 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(150, 20,'S');
 8000bc0:	2253      	movs	r2, #83	@ 0x53
 8000bc2:	2114      	movs	r1, #20
 8000bc4:	2096      	movs	r0, #150	@ 0x96
 8000bc6:	f000 fe1d 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(170, 20,'!');
 8000bca:	2221      	movs	r2, #33	@ 0x21
 8000bcc:	2114      	movs	r1, #20
 8000bce:	20aa      	movs	r0, #170	@ 0xaa
 8000bd0:	f000 fe18 	bl	8001804 <LCD_DisplayChar>
 8000bd4:	e022      	b.n	8000c1c <ConnectFour_GameOver+0x158>
	} else{
		LCD_DisplayChar(30, 20, 'P');
 8000bd6:	2250      	movs	r2, #80	@ 0x50
 8000bd8:	2114      	movs	r1, #20
 8000bda:	201e      	movs	r0, #30
 8000bdc:	f000 fe12 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(50, 20, '2');
 8000be0:	2232      	movs	r2, #50	@ 0x32
 8000be2:	2114      	movs	r1, #20
 8000be4:	2032      	movs	r0, #50	@ 0x32
 8000be6:	f000 fe0d 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(90, 20, 'W');
 8000bea:	2257      	movs	r2, #87	@ 0x57
 8000bec:	2114      	movs	r1, #20
 8000bee:	205a      	movs	r0, #90	@ 0x5a
 8000bf0:	f000 fe08 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(110, 20, 'I');
 8000bf4:	2249      	movs	r2, #73	@ 0x49
 8000bf6:	2114      	movs	r1, #20
 8000bf8:	206e      	movs	r0, #110	@ 0x6e
 8000bfa:	f000 fe03 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(130, 20,'N');
 8000bfe:	224e      	movs	r2, #78	@ 0x4e
 8000c00:	2114      	movs	r1, #20
 8000c02:	2082      	movs	r0, #130	@ 0x82
 8000c04:	f000 fdfe 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(150, 20,'S');
 8000c08:	2253      	movs	r2, #83	@ 0x53
 8000c0a:	2114      	movs	r1, #20
 8000c0c:	2096      	movs	r0, #150	@ 0x96
 8000c0e:	f000 fdf9 	bl	8001804 <LCD_DisplayChar>
		LCD_DisplayChar(170, 20,'!');
 8000c12:	2221      	movs	r2, #33	@ 0x21
 8000c14:	2114      	movs	r1, #20
 8000c16:	20aa      	movs	r0, #170	@ 0xaa
 8000c18:	f000 fdf4 	bl	8001804 <LCD_DisplayChar>
	}
	LCD_Draw_Vertical_Line(45,75,35,LCD_COLOR_WHITE);
 8000c1c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c20:	2223      	movs	r2, #35	@ 0x23
 8000c22:	214b      	movs	r1, #75	@ 0x4b
 8000c24:	202d      	movs	r0, #45	@ 0x2d
 8000c26:	f000 fcee 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(195,75,35,LCD_COLOR_WHITE);
 8000c2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c2e:	2223      	movs	r2, #35	@ 0x23
 8000c30:	214b      	movs	r1, #75	@ 0x4b
 8000c32:	20c3      	movs	r0, #195	@ 0xc3
 8000c34:	f000 fce7 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Horizontal_Line(45,75,150,LCD_COLOR_WHITE);
 8000c38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c3c:	2296      	movs	r2, #150	@ 0x96
 8000c3e:	214b      	movs	r1, #75	@ 0x4b
 8000c40:	202d      	movs	r0, #45	@ 0x2d
 8000c42:	f000 fd07 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(45,110,150,LCD_COLOR_WHITE);
 8000c46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c4a:	2296      	movs	r2, #150	@ 0x96
 8000c4c:	216e      	movs	r1, #110	@ 0x6e
 8000c4e:	202d      	movs	r0, #45	@ 0x2d
 8000c50:	f000 fd00 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_DisplayChar(50,80,'R');
 8000c54:	2252      	movs	r2, #82	@ 0x52
 8000c56:	2150      	movs	r1, #80	@ 0x50
 8000c58:	2032      	movs	r0, #50	@ 0x32
 8000c5a:	f000 fdd3 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(70,80,'E');
 8000c5e:	2245      	movs	r2, #69	@ 0x45
 8000c60:	2150      	movs	r1, #80	@ 0x50
 8000c62:	2046      	movs	r0, #70	@ 0x46
 8000c64:	f000 fdce 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(90,80,'S');
 8000c68:	2253      	movs	r2, #83	@ 0x53
 8000c6a:	2150      	movs	r1, #80	@ 0x50
 8000c6c:	205a      	movs	r0, #90	@ 0x5a
 8000c6e:	f000 fdc9 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110,80,'T');
 8000c72:	2254      	movs	r2, #84	@ 0x54
 8000c74:	2150      	movs	r1, #80	@ 0x50
 8000c76:	206e      	movs	r0, #110	@ 0x6e
 8000c78:	f000 fdc4 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(130,80,'A');
 8000c7c:	2241      	movs	r2, #65	@ 0x41
 8000c7e:	2150      	movs	r1, #80	@ 0x50
 8000c80:	2082      	movs	r0, #130	@ 0x82
 8000c82:	f000 fdbf 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(150,80,'R');
 8000c86:	2252      	movs	r2, #82	@ 0x52
 8000c88:	2150      	movs	r1, #80	@ 0x50
 8000c8a:	2096      	movs	r0, #150	@ 0x96
 8000c8c:	f000 fdba 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(170,80,'T');
 8000c90:	2254      	movs	r2, #84	@ 0x54
 8000c92:	2150      	movs	r1, #80	@ 0x50
 8000c94:	20aa      	movs	r0, #170	@ 0xaa
 8000c96:	f000 fdb5 	bl	8001804 <LCD_DisplayChar>

	LCD_DisplayChar(40,250,'T');
 8000c9a:	2254      	movs	r2, #84	@ 0x54
 8000c9c:	21fa      	movs	r1, #250	@ 0xfa
 8000c9e:	2028      	movs	r0, #40	@ 0x28
 8000ca0:	f000 fdb0 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(60,250,'I');
 8000ca4:	2249      	movs	r2, #73	@ 0x49
 8000ca6:	21fa      	movs	r1, #250	@ 0xfa
 8000ca8:	203c      	movs	r0, #60	@ 0x3c
 8000caa:	f000 fdab 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(80,250,'M');
 8000cae:	224d      	movs	r2, #77	@ 0x4d
 8000cb0:	21fa      	movs	r1, #250	@ 0xfa
 8000cb2:	2050      	movs	r0, #80	@ 0x50
 8000cb4:	f000 fda6 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110,250,'E');
 8000cb8:	2245      	movs	r2, #69	@ 0x45
 8000cba:	21fa      	movs	r1, #250	@ 0xfa
 8000cbc:	206e      	movs	r0, #110	@ 0x6e
 8000cbe:	f000 fda1 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(150,250,one); // need to figure out how to make timer
 8000cc2:	793b      	ldrb	r3, [r7, #4]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	21fa      	movs	r1, #250	@ 0xfa
 8000cc8:	2096      	movs	r0, #150	@ 0x96
 8000cca:	f000 fd9b 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(170,250,two);
 8000cce:	78fb      	ldrb	r3, [r7, #3]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	21fa      	movs	r1, #250	@ 0xfa
 8000cd4:	20aa      	movs	r0, #170	@ 0xaa
 8000cd6:	f000 fd95 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(190,250,three);
 8000cda:	78bb      	ldrb	r3, [r7, #2]
 8000cdc:	461a      	mov	r2, r3
 8000cde:	21fa      	movs	r1, #250	@ 0xfa
 8000ce0:	20be      	movs	r0, #190	@ 0xbe
 8000ce2:	f000 fd8f 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(210,250,'S');
 8000ce6:	2253      	movs	r2, #83	@ 0x53
 8000ce8:	21fa      	movs	r1, #250	@ 0xfa
 8000cea:	20d2      	movs	r0, #210	@ 0xd2
 8000cec:	f000 fd8a 	bl	8001804 <LCD_DisplayChar>

	LCD_SetTextColor(LCD_COLOR_YELLOW);
 8000cf0:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8000cf4:	f000 fcf8 	bl	80016e8 <LCD_SetTextColor>
	LCD_DisplayChar(40,150,'Y');
 8000cf8:	2259      	movs	r2, #89	@ 0x59
 8000cfa:	2196      	movs	r1, #150	@ 0x96
 8000cfc:	2028      	movs	r0, #40	@ 0x28
 8000cfe:	f000 fd81 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(60,150,'E');
 8000d02:	2245      	movs	r2, #69	@ 0x45
 8000d04:	2196      	movs	r1, #150	@ 0x96
 8000d06:	203c      	movs	r0, #60	@ 0x3c
 8000d08:	f000 fd7c 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(80,150,'L');
 8000d0c:	224c      	movs	r2, #76	@ 0x4c
 8000d0e:	2196      	movs	r1, #150	@ 0x96
 8000d10:	2050      	movs	r0, #80	@ 0x50
 8000d12:	f000 fd77 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110,150,'W');
 8000d16:	2257      	movs	r2, #87	@ 0x57
 8000d18:	2196      	movs	r1, #150	@ 0x96
 8000d1a:	206e      	movs	r0, #110	@ 0x6e
 8000d1c:	f000 fd72 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(130,150,'I');
 8000d20:	2249      	movs	r2, #73	@ 0x49
 8000d22:	2196      	movs	r1, #150	@ 0x96
 8000d24:	2082      	movs	r0, #130	@ 0x82
 8000d26:	f000 fd6d 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(150,150,'N');
 8000d2a:	224e      	movs	r2, #78	@ 0x4e
 8000d2c:	2196      	movs	r1, #150	@ 0x96
 8000d2e:	2096      	movs	r0, #150	@ 0x96
 8000d30:	f000 fd68 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(170,150,'S');
 8000d34:	2253      	movs	r2, #83	@ 0x53
 8000d36:	2196      	movs	r1, #150	@ 0x96
 8000d38:	20aa      	movs	r0, #170	@ 0xaa
 8000d3a:	f000 fd63 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(200,150,(char)(Yellow + '0'));
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	3330      	adds	r3, #48	@ 0x30
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	461a      	mov	r2, r3
 8000d46:	2196      	movs	r1, #150	@ 0x96
 8000d48:	20c8      	movs	r0, #200	@ 0xc8
 8000d4a:	f000 fd5b 	bl	8001804 <LCD_DisplayChar>

	LCD_SetTextColor(LCD_COLOR_RED);
 8000d4e:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000d52:	f000 fcc9 	bl	80016e8 <LCD_SetTextColor>
	LCD_DisplayChar(40,200,'R');
 8000d56:	2252      	movs	r2, #82	@ 0x52
 8000d58:	21c8      	movs	r1, #200	@ 0xc8
 8000d5a:	2028      	movs	r0, #40	@ 0x28
 8000d5c:	f000 fd52 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(60,200,'E');
 8000d60:	2245      	movs	r2, #69	@ 0x45
 8000d62:	21c8      	movs	r1, #200	@ 0xc8
 8000d64:	203c      	movs	r0, #60	@ 0x3c
 8000d66:	f000 fd4d 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(80,200,'D');
 8000d6a:	2244      	movs	r2, #68	@ 0x44
 8000d6c:	21c8      	movs	r1, #200	@ 0xc8
 8000d6e:	2050      	movs	r0, #80	@ 0x50
 8000d70:	f000 fd48 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110,200,'W');
 8000d74:	2257      	movs	r2, #87	@ 0x57
 8000d76:	21c8      	movs	r1, #200	@ 0xc8
 8000d78:	206e      	movs	r0, #110	@ 0x6e
 8000d7a:	f000 fd43 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(130,200,'I');
 8000d7e:	2249      	movs	r2, #73	@ 0x49
 8000d80:	21c8      	movs	r1, #200	@ 0xc8
 8000d82:	2082      	movs	r0, #130	@ 0x82
 8000d84:	f000 fd3e 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(150,200,'N');
 8000d88:	224e      	movs	r2, #78	@ 0x4e
 8000d8a:	21c8      	movs	r1, #200	@ 0xc8
 8000d8c:	2096      	movs	r0, #150	@ 0x96
 8000d8e:	f000 fd39 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(170,200,'S');
 8000d92:	2253      	movs	r2, #83	@ 0x53
 8000d94:	21c8      	movs	r1, #200	@ 0xc8
 8000d96:	20aa      	movs	r0, #170	@ 0xaa
 8000d98:	f000 fd34 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(200,200,(char)(Red + '0'));
 8000d9c:	79bb      	ldrb	r3, [r7, #6]
 8000d9e:	3330      	adds	r3, #48	@ 0x30
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	461a      	mov	r2, r3
 8000da4:	21c8      	movs	r1, #200	@ 0xc8
 8000da6:	20c8      	movs	r0, #200	@ 0xc8
 8000da8:	f000 fd2c 	bl	8001804 <LCD_DisplayChar>
}
 8000dac:	bf00      	nop
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000004 	.word	0x20000004
 8000db8:	2000009c 	.word	0x2000009c
 8000dbc:	51eb851f 	.word	0x51eb851f
 8000dc0:	cccccccd 	.word	0xcccccccd

08000dc4 <ConnectFour_DropPiece>:


uint8_t ConnectFour_DropPiece(uint8_t col){
 8000dc4:	b490      	push	{r4, r7}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
	for (int rows = BOARD_ROWS - 1; rows >= 0; rows--) {
 8000dce:	2305      	movs	r3, #5
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	e01c      	b.n	8000e0e <ConnectFour_DropPiece+0x4a>
		if (Game.board[rows][col] == EMPTY_CELL) {
 8000dd4:	79f9      	ldrb	r1, [r7, #7]
 8000dd6:	4812      	ldr	r0, [pc, #72]	@ (8000e20 <ConnectFour_DropPiece+0x5c>)
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	1a9b      	subs	r3, r3, r2
 8000de0:	4403      	add	r3, r0
 8000de2:	440b      	add	r3, r1
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d10e      	bne.n	8000e08 <ConnectFour_DropPiece+0x44>
			Game.board[rows][col] = Game.currentPlayer;
 8000dea:	79f9      	ldrb	r1, [r7, #7]
 8000dec:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <ConnectFour_DropPiece+0x5c>)
 8000dee:	f893 402a 	ldrb.w	r4, [r3, #42]	@ 0x2a
 8000df2:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <ConnectFour_DropPiece+0x5c>)
 8000df4:	68fa      	ldr	r2, [r7, #12]
 8000df6:	4613      	mov	r3, r2
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	1a9b      	subs	r3, r3, r2
 8000dfc:	4403      	add	r3, r0
 8000dfe:	440b      	add	r3, r1
 8000e00:	4622      	mov	r2, r4
 8000e02:	701a      	strb	r2, [r3, #0]
			return 1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e006      	b.n	8000e16 <ConnectFour_DropPiece+0x52>
	for (int rows = BOARD_ROWS - 1; rows >= 0; rows--) {
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	dadf      	bge.n	8000dd4 <ConnectFour_DropPiece+0x10>
		}
	}
	return 0;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc90      	pop	{r4, r7}
 8000e1e:	4770      	bx	lr
 8000e20:	2000009c 	.word	0x2000009c

08000e24 <ConnectFour_ComputerMove>:

void ConnectFour_ComputerMove(void){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
	uint32_t random;
	uint8_t cols;
	uint8_t valid = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	71bb      	strb	r3, [r7, #6]
	while(!valid) {
 8000e2e:	e01b      	b.n	8000e68 <ConnectFour_ComputerMove+0x44>
			if(HAL_RNG_GenerateRandomNumber(&hrng, &random) == HAL_OK) {
 8000e30:	463b      	mov	r3, r7
 8000e32:	4619      	mov	r1, r3
 8000e34:	4812      	ldr	r0, [pc, #72]	@ (8000e80 <ConnectFour_ComputerMove+0x5c>)
 8000e36:	f005 fa9b 	bl	8006370 <HAL_RNG_GenerateRandomNumber>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d113      	bne.n	8000e68 <ConnectFour_ComputerMove+0x44>
				cols = random % BOARD_COLS;
 8000e40:	683a      	ldr	r2, [r7, #0]
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <ConnectFour_ComputerMove+0x60>)
 8000e44:	fba3 1302 	umull	r1, r3, r3, r2
 8000e48:	1ad1      	subs	r1, r2, r3
 8000e4a:	0849      	lsrs	r1, r1, #1
 8000e4c:	440b      	add	r3, r1
 8000e4e:	0899      	lsrs	r1, r3, #2
 8000e50:	460b      	mov	r3, r1
 8000e52:	00db      	lsls	r3, r3, #3
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	1ad1      	subs	r1, r2, r3
 8000e58:	460b      	mov	r3, r1
 8000e5a:	71fb      	strb	r3, [r7, #7]
				valid = ConnectFour_DropPiece(cols);
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ffb0 	bl	8000dc4 <ConnectFour_DropPiece>
 8000e64:	4603      	mov	r3, r0
 8000e66:	71bb      	strb	r3, [r7, #6]
	while(!valid) {
 8000e68:	79bb      	ldrb	r3, [r7, #6]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0e0      	beq.n	8000e30 <ConnectFour_ComputerMove+0xc>
			}
		}

		// Update the current column for visual feedback
		Game.currentCol = cols;
 8000e6e:	4a06      	ldr	r2, [pc, #24]	@ (8000e88 <ConnectFour_ComputerMove+0x64>)
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200000d0 	.word	0x200000d0
 8000e84:	24924925 	.word	0x24924925
 8000e88:	2000009c 	.word	0x2000009c

08000e8c <ConnectFour_CheckWin>:

uint8_t ConnectFour_CheckWin(void){
 8000e8c:	b480      	push	{r7}
 8000e8e:	b089      	sub	sp, #36	@ 0x24
 8000e90:	af00      	add	r7, sp, #0
	// horizontal
	for(int rows = 0; rows < BOARD_ROWS; rows++){
 8000e92:	2300      	movs	r3, #0
 8000e94:	61fb      	str	r3, [r7, #28]
 8000e96:	e048      	b.n	8000f2a <ConnectFour_CheckWin+0x9e>
		for(int cols = 0; cols < BOARD_COLS - 3; cols++){
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61bb      	str	r3, [r7, #24]
 8000e9c:	e03f      	b.n	8000f1e <ConnectFour_CheckWin+0x92>
			if(Game.board[rows][cols] == Game.currentPlayer && Game.board[rows][cols+1] == Game.currentPlayer && Game.board[rows][cols+2] == Game.currentPlayer && Game.board[rows][cols+3] == Game.currentPlayer){
 8000e9e:	49a1      	ldr	r1, [pc, #644]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000ea0:	69fa      	ldr	r2, [r7, #28]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	18ca      	adds	r2, r1, r3
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	4413      	add	r3, r2
 8000eae:	781a      	ldrb	r2, [r3, #0]
 8000eb0:	4b9c      	ldr	r3, [pc, #624]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000eb2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d12e      	bne.n	8000f18 <ConnectFour_CheckWin+0x8c>
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	1c59      	adds	r1, r3, #1
 8000ebe:	4899      	ldr	r0, [pc, #612]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000ec0:	69fa      	ldr	r2, [r7, #28]
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	1a9b      	subs	r3, r3, r2
 8000ec8:	4403      	add	r3, r0
 8000eca:	440b      	add	r3, r1
 8000ecc:	781a      	ldrb	r2, [r3, #0]
 8000ece:	4b95      	ldr	r3, [pc, #596]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000ed0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d11f      	bne.n	8000f18 <ConnectFour_CheckWin+0x8c>
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	1c99      	adds	r1, r3, #2
 8000edc:	4891      	ldr	r0, [pc, #580]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000ede:	69fa      	ldr	r2, [r7, #28]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	00db      	lsls	r3, r3, #3
 8000ee4:	1a9b      	subs	r3, r3, r2
 8000ee6:	4403      	add	r3, r0
 8000ee8:	440b      	add	r3, r1
 8000eea:	781a      	ldrb	r2, [r3, #0]
 8000eec:	4b8d      	ldr	r3, [pc, #564]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000eee:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d110      	bne.n	8000f18 <ConnectFour_CheckWin+0x8c>
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	1cd9      	adds	r1, r3, #3
 8000efa:	488a      	ldr	r0, [pc, #552]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000efc:	69fa      	ldr	r2, [r7, #28]
 8000efe:	4613      	mov	r3, r2
 8000f00:	00db      	lsls	r3, r3, #3
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	4403      	add	r3, r0
 8000f06:	440b      	add	r3, r1
 8000f08:	781a      	ldrb	r2, [r3, #0]
 8000f0a:	4b86      	ldr	r3, [pc, #536]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f0c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d101      	bne.n	8000f18 <ConnectFour_CheckWin+0x8c>
				return 1;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e0ff      	b.n	8001118 <ConnectFour_CheckWin+0x28c>
		for(int cols = 0; cols < BOARD_COLS - 3; cols++){
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	61bb      	str	r3, [r7, #24]
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	2b03      	cmp	r3, #3
 8000f22:	ddbc      	ble.n	8000e9e <ConnectFour_CheckWin+0x12>
	for(int rows = 0; rows < BOARD_ROWS; rows++){
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	3301      	adds	r3, #1
 8000f28:	61fb      	str	r3, [r7, #28]
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	2b05      	cmp	r3, #5
 8000f2e:	ddb3      	ble.n	8000e98 <ConnectFour_CheckWin+0xc>
			}
		}
	}
	// vertical
	for(int rows = 0; rows < BOARD_ROWS - 3; rows++){
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e048      	b.n	8000fc8 <ConnectFour_CheckWin+0x13c>
		for(int cols = 0; cols < BOARD_COLS; cols++){
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	e03f      	b.n	8000fbc <ConnectFour_CheckWin+0x130>
			if(Game.board[rows][cols] == Game.currentPlayer && Game.board[rows+1][cols] == Game.currentPlayer && Game.board[rows+2][cols] == Game.currentPlayer && Game.board[rows+3][cols] == Game.currentPlayer){
 8000f3c:	4979      	ldr	r1, [pc, #484]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	4613      	mov	r3, r2
 8000f42:	00db      	lsls	r3, r3, #3
 8000f44:	1a9b      	subs	r3, r3, r2
 8000f46:	18ca      	adds	r2, r1, r3
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	781a      	ldrb	r2, [r3, #0]
 8000f4e:	4b75      	ldr	r3, [pc, #468]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f50:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d12e      	bne.n	8000fb6 <ConnectFour_CheckWin+0x12a>
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	1c5a      	adds	r2, r3, #1
 8000f5c:	4971      	ldr	r1, [pc, #452]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f5e:	4613      	mov	r3, r2
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	1a9b      	subs	r3, r3, r2
 8000f64:	18ca      	adds	r2, r1, r3
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4413      	add	r3, r2
 8000f6a:	781a      	ldrb	r2, [r3, #0]
 8000f6c:	4b6d      	ldr	r3, [pc, #436]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f6e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d11f      	bne.n	8000fb6 <ConnectFour_CheckWin+0x12a>
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	1c9a      	adds	r2, r3, #2
 8000f7a:	496a      	ldr	r1, [pc, #424]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	00db      	lsls	r3, r3, #3
 8000f80:	1a9b      	subs	r3, r3, r2
 8000f82:	18ca      	adds	r2, r1, r3
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	4413      	add	r3, r2
 8000f88:	781a      	ldrb	r2, [r3, #0]
 8000f8a:	4b66      	ldr	r3, [pc, #408]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f8c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d110      	bne.n	8000fb6 <ConnectFour_CheckWin+0x12a>
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	1cda      	adds	r2, r3, #3
 8000f98:	4962      	ldr	r1, [pc, #392]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	00db      	lsls	r3, r3, #3
 8000f9e:	1a9b      	subs	r3, r3, r2
 8000fa0:	18ca      	adds	r2, r1, r3
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	781a      	ldrb	r2, [r3, #0]
 8000fa8:	4b5e      	ldr	r3, [pc, #376]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000faa:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d101      	bne.n	8000fb6 <ConnectFour_CheckWin+0x12a>
				return 1;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e0b0      	b.n	8001118 <ConnectFour_CheckWin+0x28c>
		for(int cols = 0; cols < BOARD_COLS; cols++){
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	ddbc      	ble.n	8000f3c <ConnectFour_CheckWin+0xb0>
	for(int rows = 0; rows < BOARD_ROWS - 3; rows++){
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	ddb3      	ble.n	8000f36 <ConnectFour_CheckWin+0xaa>
			}
		}
	}
	// diagonal upwards to right
	for(int rows = 0; rows < BOARD_ROWS - 3  ; rows++){
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	e04b      	b.n	800106c <ConnectFour_CheckWin+0x1e0>
		for(int cols = 0; cols < BOARD_COLS - 3; cols++){
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	e042      	b.n	8001060 <ConnectFour_CheckWin+0x1d4>
			if(Game.board[rows][cols] == Game.currentPlayer && Game.board[rows+1][cols+1] == Game.currentPlayer && Game.board[rows+2][cols+2] == Game.currentPlayer && Game.board[rows+3][cols+3] == Game.currentPlayer){
 8000fda:	4952      	ldr	r1, [pc, #328]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	1a9b      	subs	r3, r3, r2
 8000fe4:	18ca      	adds	r2, r1, r3
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	4413      	add	r3, r2
 8000fea:	781a      	ldrb	r2, [r3, #0]
 8000fec:	4b4d      	ldr	r3, [pc, #308]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8000fee:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d131      	bne.n	800105a <ConnectFour_CheckWin+0x1ce>
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	1c5a      	adds	r2, r3, #1
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	1c59      	adds	r1, r3, #1
 8000ffe:	4849      	ldr	r0, [pc, #292]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8001000:	4613      	mov	r3, r2
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	1a9b      	subs	r3, r3, r2
 8001006:	4403      	add	r3, r0
 8001008:	440b      	add	r3, r1
 800100a:	781a      	ldrb	r2, [r3, #0]
 800100c:	4b45      	ldr	r3, [pc, #276]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 800100e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001012:	429a      	cmp	r2, r3
 8001014:	d121      	bne.n	800105a <ConnectFour_CheckWin+0x1ce>
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	1c9a      	adds	r2, r3, #2
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	1c99      	adds	r1, r3, #2
 800101e:	4841      	ldr	r0, [pc, #260]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8001020:	4613      	mov	r3, r2
 8001022:	00db      	lsls	r3, r3, #3
 8001024:	1a9b      	subs	r3, r3, r2
 8001026:	4403      	add	r3, r0
 8001028:	440b      	add	r3, r1
 800102a:	781a      	ldrb	r2, [r3, #0]
 800102c:	4b3d      	ldr	r3, [pc, #244]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 800102e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001032:	429a      	cmp	r2, r3
 8001034:	d111      	bne.n	800105a <ConnectFour_CheckWin+0x1ce>
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	1cda      	adds	r2, r3, #3
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1cd9      	adds	r1, r3, #3
 800103e:	4839      	ldr	r0, [pc, #228]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8001040:	4613      	mov	r3, r2
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	1a9b      	subs	r3, r3, r2
 8001046:	4403      	add	r3, r0
 8001048:	440b      	add	r3, r1
 800104a:	781a      	ldrb	r2, [r3, #0]
 800104c:	4b35      	ldr	r3, [pc, #212]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 800104e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001052:	429a      	cmp	r2, r3
 8001054:	d101      	bne.n	800105a <ConnectFour_CheckWin+0x1ce>
				return 1;
 8001056:	2301      	movs	r3, #1
 8001058:	e05e      	b.n	8001118 <ConnectFour_CheckWin+0x28c>
		for(int cols = 0; cols < BOARD_COLS - 3; cols++){
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	3301      	adds	r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2b03      	cmp	r3, #3
 8001064:	ddb9      	ble.n	8000fda <ConnectFour_CheckWin+0x14e>
	for(int rows = 0; rows < BOARD_ROWS - 3  ; rows++){
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	3301      	adds	r3, #1
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2b02      	cmp	r3, #2
 8001070:	ddb0      	ble.n	8000fd4 <ConnectFour_CheckWin+0x148>
			}
		}
	}
	// diagonal downwards to right
	for(int rows = 3; rows < BOARD_ROWS; rows++){
 8001072:	2303      	movs	r3, #3
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	e04b      	b.n	8001110 <ConnectFour_CheckWin+0x284>
		for(int cols = 0; cols < BOARD_COLS - 3; cols++){
 8001078:	2300      	movs	r3, #0
 800107a:	603b      	str	r3, [r7, #0]
 800107c:	e042      	b.n	8001104 <ConnectFour_CheckWin+0x278>
			if(Game.board[rows][cols] == Game.currentPlayer && Game.board[rows-1][cols+1] == Game.currentPlayer && Game.board[rows-2][cols+2] == Game.currentPlayer && Game.board[rows-3][cols+3] == Game.currentPlayer){
 800107e:	4929      	ldr	r1, [pc, #164]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	4613      	mov	r3, r2
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	1a9b      	subs	r3, r3, r2
 8001088:	18ca      	adds	r2, r1, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	4413      	add	r3, r2
 800108e:	781a      	ldrb	r2, [r3, #0]
 8001090:	4b24      	ldr	r3, [pc, #144]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 8001092:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001096:	429a      	cmp	r2, r3
 8001098:	d131      	bne.n	80010fe <ConnectFour_CheckWin+0x272>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	1e5a      	subs	r2, r3, #1
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	1c59      	adds	r1, r3, #1
 80010a2:	4820      	ldr	r0, [pc, #128]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 80010a4:	4613      	mov	r3, r2
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	1a9b      	subs	r3, r3, r2
 80010aa:	4403      	add	r3, r0
 80010ac:	440b      	add	r3, r1
 80010ae:	781a      	ldrb	r2, [r3, #0]
 80010b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 80010b2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d121      	bne.n	80010fe <ConnectFour_CheckWin+0x272>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	1e9a      	subs	r2, r3, #2
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	1c99      	adds	r1, r3, #2
 80010c2:	4818      	ldr	r0, [pc, #96]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	00db      	lsls	r3, r3, #3
 80010c8:	1a9b      	subs	r3, r3, r2
 80010ca:	4403      	add	r3, r0
 80010cc:	440b      	add	r3, r1
 80010ce:	781a      	ldrb	r2, [r3, #0]
 80010d0:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 80010d2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d111      	bne.n	80010fe <ConnectFour_CheckWin+0x272>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	1eda      	subs	r2, r3, #3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	1cd9      	adds	r1, r3, #3
 80010e2:	4810      	ldr	r0, [pc, #64]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 80010e4:	4613      	mov	r3, r2
 80010e6:	00db      	lsls	r3, r3, #3
 80010e8:	1a9b      	subs	r3, r3, r2
 80010ea:	4403      	add	r3, r0
 80010ec:	440b      	add	r3, r1
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <ConnectFour_CheckWin+0x298>)
 80010f2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d101      	bne.n	80010fe <ConnectFour_CheckWin+0x272>
				return 1;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00c      	b.n	8001118 <ConnectFour_CheckWin+0x28c>
		for(int cols = 0; cols < BOARD_COLS - 3; cols++){
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b03      	cmp	r3, #3
 8001108:	ddb9      	ble.n	800107e <ConnectFour_CheckWin+0x1f2>
	for(int rows = 3; rows < BOARD_ROWS; rows++){
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3301      	adds	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b05      	cmp	r3, #5
 8001114:	ddb0      	ble.n	8001078 <ConnectFour_CheckWin+0x1ec>
			}
		}
	}
	return 0;
 8001116:	2300      	movs	r3, #0
}
 8001118:	4618      	mov	r0, r3
 800111a:	3724      	adds	r7, #36	@ 0x24
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	2000009c 	.word	0x2000009c

08001128 <ConnectFour_CheckDraw>:

uint8_t ConnectFour_CheckDraw(void){
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
	for (int cols = 0; cols < BOARD_COLS; cols++){
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	e018      	b.n	8001166 <ConnectFour_CheckDraw+0x3e>
		for(int rows = 0; rows < BOARD_ROWS; rows++){
 8001134:	2300      	movs	r3, #0
 8001136:	603b      	str	r3, [r7, #0]
 8001138:	e00f      	b.n	800115a <ConnectFour_CheckDraw+0x32>
			if(Game.board[rows][cols] == EMPTY_CELL){
 800113a:	4910      	ldr	r1, [pc, #64]	@ (800117c <ConnectFour_CheckDraw+0x54>)
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	4613      	mov	r3, r2
 8001140:	00db      	lsls	r3, r3, #3
 8001142:	1a9b      	subs	r3, r3, r2
 8001144:	18ca      	adds	r2, r1, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d101      	bne.n	8001154 <ConnectFour_CheckDraw+0x2c>
				return 0;
 8001150:	2300      	movs	r3, #0
 8001152:	e00c      	b.n	800116e <ConnectFour_CheckDraw+0x46>
		for(int rows = 0; rows < BOARD_ROWS; rows++){
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	3301      	adds	r3, #1
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	2b05      	cmp	r3, #5
 800115e:	ddec      	ble.n	800113a <ConnectFour_CheckDraw+0x12>
	for (int cols = 0; cols < BOARD_COLS; cols++){
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3301      	adds	r3, #1
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2b06      	cmp	r3, #6
 800116a:	dde3      	ble.n	8001134 <ConnectFour_CheckDraw+0xc>
			}
		}
	}
	return 1;
 800116c:	2301      	movs	r3, #1
}
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	2000009c 	.word	0x2000009c

08001180 <ConnectFour_GetGameTime>:

uint8_t ConnectFour_GetGameTime(void) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
	static uint32_t lastTick = 0;
	uint32_t currentTick = HAL_GetTick();
 8001186:	f002 facd 	bl	8003724 <HAL_GetTick>
 800118a:	6038      	str	r0, [r7, #0]
	uint32_t elapsedTicks;
	if (currentTick >= lastTick) {
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <ConnectFour_GetGameTime+0x48>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	429a      	cmp	r2, r3
 8001194:	d305      	bcc.n	80011a2 <ConnectFour_GetGameTime+0x22>
		elapsedTicks = currentTick - lastTick;
 8001196:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <ConnectFour_GetGameTime+0x48>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	e005      	b.n	80011ae <ConnectFour_GetGameTime+0x2e>
	} else {
		elapsedTicks = ((0xFFFFFFFF - lastTick) + currentTick);
 80011a2:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <ConnectFour_GetGameTime+0x48>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	3b01      	subs	r3, #1
 80011ac:	607b      	str	r3, [r7, #4]
	}
	lastTick = currentTick;
 80011ae:	4a06      	ldr	r2, [pc, #24]	@ (80011c8 <ConnectFour_GetGameTime+0x48>)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	6013      	str	r3, [r2, #0]
	return (uint8_t)(elapsedTicks / 1000);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4a05      	ldr	r2, [pc, #20]	@ (80011cc <ConnectFour_GetGameTime+0x4c>)
 80011b8:	fba2 2303 	umull	r2, r3, r2, r3
 80011bc:	099b      	lsrs	r3, r3, #6
 80011be:	b2db      	uxtb	r3, r3
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	200000e8 	.word	0x200000e8
 80011cc:	10624dd3 	.word	0x10624dd3

080011d0 <enableInterruptIRQ>:
 */


#include "InterruptControl.h"

void enableInterruptIRQ(uint8_t IRQ_num){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
	if (IRQ_num < 32){
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b1f      	cmp	r3, #31
 80011de:	d804      	bhi.n	80011ea <enableInterruptIRQ+0x1a>
		// *NVIC_ISER_SETENABLE = (SET << IRQ_num);
		HAL_NVIC_EnableIRQ(IRQ_num);
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f002 fc06 	bl	80039f6 <HAL_NVIC_EnableIRQ>
	}
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <disableInterruptIRQ>:

void disableInterruptIRQ(uint8_t IRQ_num){
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	4603      	mov	r3, r0
 80011fa:	71fb      	strb	r3, [r7, #7]
	if (IRQ_num < 32){
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b1f      	cmp	r3, #31
 8001200:	d804      	bhi.n	800120c <disableInterruptIRQ+0x1a>
		// *NVIC_ISER_CLEARENABLE = (SET << IRQ_num);
		HAL_NVIC_DisableIRQ(IRQ_num);
 8001202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001206:	4618      	mov	r0, r3
 8001208:	f002 fc03 	bl	8003a12 <HAL_NVIC_DisableIRQ>
	}
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <clearInterruptIRQ>:
void setInterruptIRQ(uint8_t IRQ_num){


}

void clearInterruptIRQ(uint8_t IRQ_num){
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
	if (IRQ_num < 32){
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d804      	bhi.n	800122e <clearInterruptIRQ+0x1a>
		// *NVIC_ISER_CLEARPENDING = (SET << IRQ_num);
		HAL_NVIC_ClearPendingIRQ(IRQ_num);
 8001224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001228:	4618      	mov	r0, r3
 800122a:	f002 fc0c 	bl	8003a46 <HAL_NVIC_ClearPendingIRQ>
	}

}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <clearInterruptEXTI>:

void clearInterruptEXTI(uint8_t IRQ_num){
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
	// EXTI->PR |= (SET << IRQ_num);
	__HAL_GPIO_EXTI_CLEAR_FLAG(IRQ_num);
 8001242:	4a04      	ldr	r2, [pc, #16]	@ (8001254 <clearInterruptEXTI+0x1c>)
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	6153      	str	r3, [r2, #20]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	40013c00 	.word	0x40013c00

08001258 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08c      	sub	sp, #48	@ 0x30
 800125c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
 8001262:	4b5a      	ldr	r3, [pc, #360]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001266:	4a59      	ldr	r2, [pc, #356]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001268:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800126c:	6453      	str	r3, [r2, #68]	@ 0x44
 800126e:	4b57      	ldr	r3, [pc, #348]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001276:	61bb      	str	r3, [r7, #24]
 8001278:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
 800127e:	4b53      	ldr	r3, [pc, #332]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001282:	4a52      	ldr	r2, [pc, #328]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6313      	str	r3, [r2, #48]	@ 0x30
 800128a:	4b50      	ldr	r3, [pc, #320]	@ (80013cc <LCD_GPIO_Init+0x174>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	4b4c      	ldr	r3, [pc, #304]	@ (80013cc <LCD_GPIO_Init+0x174>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	4a4b      	ldr	r2, [pc, #300]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012a0:	f043 0302 	orr.w	r3, r3, #2
 80012a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a6:	4b49      	ldr	r3, [pc, #292]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	4b45      	ldr	r3, [pc, #276]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a44      	ldr	r2, [pc, #272]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b42      	ldr	r3, [pc, #264]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	4b3e      	ldr	r3, [pc, #248]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	4a3d      	ldr	r2, [pc, #244]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012d8:	f043 0308 	orr.w	r3, r3, #8
 80012dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012de:	4b3b      	ldr	r3, [pc, #236]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	f003 0308 	and.w	r3, r3, #8
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	4b37      	ldr	r3, [pc, #220]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	4a36      	ldr	r2, [pc, #216]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fa:	4b34      	ldr	r3, [pc, #208]	@ (80013cc <LCD_GPIO_Init+0x174>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	f003 0320 	and.w	r3, r3, #32
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	603b      	str	r3, [r7, #0]
 800130a:	4b30      	ldr	r3, [pc, #192]	@ (80013cc <LCD_GPIO_Init+0x174>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	4a2f      	ldr	r2, [pc, #188]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001314:	6313      	str	r3, [r2, #48]	@ 0x30
 8001316:	4b2d      	ldr	r3, [pc, #180]	@ (80013cc <LCD_GPIO_Init+0x174>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8001322:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001326:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001328:	2302      	movs	r3, #2
 800132a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001330:	2302      	movs	r3, #2
 8001332:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8001334:	230e      	movs	r3, #14
 8001336:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4619      	mov	r1, r3
 800133e:	4824      	ldr	r0, [pc, #144]	@ (80013d0 <LCD_GPIO_Init+0x178>)
 8001340:	f002 fb90 	bl	8003a64 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8001344:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001348:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	4619      	mov	r1, r3
 8001350:	4820      	ldr	r0, [pc, #128]	@ (80013d4 <LCD_GPIO_Init+0x17c>)
 8001352:	f002 fb87 	bl	8003a64 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8001356:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800135a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4619      	mov	r1, r3
 8001362:	481d      	ldr	r0, [pc, #116]	@ (80013d8 <LCD_GPIO_Init+0x180>)
 8001364:	f002 fb7e 	bl	8003a64 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001368:	2348      	movs	r3, #72	@ 0x48
 800136a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	481a      	ldr	r0, [pc, #104]	@ (80013dc <LCD_GPIO_Init+0x184>)
 8001374:	f002 fb76 	bl	8003a64 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001378:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800137c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	4816      	ldr	r0, [pc, #88]	@ (80013e0 <LCD_GPIO_Init+0x188>)
 8001386:	f002 fb6d 	bl	8003a64 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800138a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800138e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001390:	f107 031c 	add.w	r3, r7, #28
 8001394:	4619      	mov	r1, r3
 8001396:	4813      	ldr	r0, [pc, #76]	@ (80013e4 <LCD_GPIO_Init+0x18c>)
 8001398:	f002 fb64 	bl	8003a64 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800139c:	2303      	movs	r3, #3
 800139e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80013a0:	2309      	movs	r3, #9
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	480a      	ldr	r0, [pc, #40]	@ (80013d4 <LCD_GPIO_Init+0x17c>)
 80013ac:	f002 fb5a 	bl	8003a64 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80013b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4809      	ldr	r0, [pc, #36]	@ (80013e4 <LCD_GPIO_Init+0x18c>)
 80013be:	f002 fb51 	bl	8003a64 <HAL_GPIO_Init>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020000 	.word	0x40020000
 80013d4:	40020400 	.word	0x40020400
 80013d8:	40020800 	.word	0x40020800
 80013dc:	40020c00 	.word	0x40020c00
 80013e0:	40021400 	.word	0x40021400
 80013e4:	40021800 	.word	0x40021800

080013e8 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b090      	sub	sp, #64	@ 0x40
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80013f6:	23f0      	movs	r3, #240	@ 0xf0
 80013f8:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80013fe:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001402:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8001404:	2302      	movs	r3, #2
 8001406:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8001408:	23ff      	movs	r3, #255	@ 0xff
 800140a:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001410:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001414:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001416:	2305      	movs	r3, #5
 8001418:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8001420:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <LTCD_Layer_Init+0x78>)
 8001422:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8001424:	23f0      	movs	r3, #240	@ 0xf0
 8001426:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8001428:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800142c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8001440:	79fa      	ldrb	r2, [r7, #7]
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4619      	mov	r1, r3
 8001448:	4806      	ldr	r0, [pc, #24]	@ (8001464 <LTCD_Layer_Init+0x7c>)
 800144a:	f003 ff4d 	bl	80052e8 <HAL_LTDC_ConfigLayer>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8001454:	f000 fb99 	bl	8001b8a <LCD_Error_Handler>
	}
}
 8001458:	bf00      	nop
 800145a:	3740      	adds	r7, #64	@ 0x40
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200001c8 	.word	0x200001c8
 8001464:	200000ec 	.word	0x200000ec

08001468 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 800146c:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <LTCD__Init+0xb0>)
 800146e:	4a2b      	ldr	r2, [pc, #172]	@ (800151c <LTCD__Init+0xb4>)
 8001470:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8001472:	4b29      	ldr	r3, [pc, #164]	@ (8001518 <LTCD__Init+0xb0>)
 8001474:	2209      	movs	r2, #9
 8001476:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8001478:	4b27      	ldr	r3, [pc, #156]	@ (8001518 <LTCD__Init+0xb0>)
 800147a:	2201      	movs	r2, #1
 800147c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800147e:	4b26      	ldr	r3, [pc, #152]	@ (8001518 <LTCD__Init+0xb0>)
 8001480:	221d      	movs	r2, #29
 8001482:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8001484:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <LTCD__Init+0xb0>)
 8001486:	2203      	movs	r2, #3
 8001488:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 800148a:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <LTCD__Init+0xb0>)
 800148c:	f240 120d 	movw	r2, #269	@ 0x10d
 8001490:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8001492:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <LTCD__Init+0xb0>)
 8001494:	f240 1243 	movw	r2, #323	@ 0x143
 8001498:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 800149a:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <LTCD__Init+0xb0>)
 800149c:	f240 1217 	movw	r2, #279	@ 0x117
 80014a0:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80014a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001518 <LTCD__Init+0xb0>)
 80014a4:	f240 1247 	movw	r2, #327	@ 0x147
 80014a8:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80014aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <LTCD__Init+0xb0>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80014b2:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <LTCD__Init+0xb0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80014ba:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <LTCD__Init+0xb0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80014c2:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <LTCD__Init+0xb8>)
 80014c4:	2208      	movs	r2, #8
 80014c6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80014c8:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <LTCD__Init+0xb8>)
 80014ca:	22c0      	movs	r2, #192	@ 0xc0
 80014cc:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80014ce:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <LTCD__Init+0xb8>)
 80014d0:	2204      	movs	r2, #4
 80014d2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80014d4:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <LTCD__Init+0xb8>)
 80014d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80014da:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80014dc:	4810      	ldr	r0, [pc, #64]	@ (8001520 <LTCD__Init+0xb8>)
 80014de:	f004 fd5d 	bl	8005f9c <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80014e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001518 <LTCD__Init+0xb0>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80014e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <LTCD__Init+0xb0>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80014ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001518 <LTCD__Init+0xb0>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80014f4:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <LTCD__Init+0xb0>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80014fa:	f7ff fead 	bl	8001258 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80014fe:	4806      	ldr	r0, [pc, #24]	@ (8001518 <LTCD__Init+0xb0>)
 8001500:	f003 fe22 	bl	8005148 <HAL_LTDC_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 800150a:	f000 fb3e 	bl	8001b8a <LCD_Error_Handler>
	 }

	ili9341_Init();
 800150e:	f000 fb59 	bl	8001bc4 <ili9341_Init>
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200000ec 	.word	0x200000ec
 800151c:	40016800 	.word	0x40016800
 8001520:	20000194 	.word	0x20000194

08001524 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	80fb      	strh	r3, [r7, #6]
 800152e:	460b      	mov	r3, r1
 8001530:	80bb      	strh	r3, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8001536:	88ba      	ldrh	r2, [r7, #4]
 8001538:	4613      	mov	r3, r2
 800153a:	011b      	lsls	r3, r3, #4
 800153c:	1a9b      	subs	r3, r3, r2
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	461a      	mov	r2, r3
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	4413      	add	r3, r2
 8001546:	4905      	ldr	r1, [pc, #20]	@ (800155c <LCD_Draw_Pixel+0x38>)
 8001548:	887a      	ldrh	r2, [r7, #2]
 800154a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	200001c8 	.word	0x200001c8

08001560 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8001560:	b590      	push	{r4, r7, lr}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	4604      	mov	r4, r0
 8001568:	4608      	mov	r0, r1
 800156a:	4611      	mov	r1, r2
 800156c:	461a      	mov	r2, r3
 800156e:	4623      	mov	r3, r4
 8001570:	80fb      	strh	r3, [r7, #6]
 8001572:	4603      	mov	r3, r0
 8001574:	80bb      	strh	r3, [r7, #4]
 8001576:	460b      	mov	r3, r1
 8001578:	807b      	strh	r3, [r7, #2]
 800157a:	4613      	mov	r3, r2
 800157c:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 800157e:	887b      	ldrh	r3, [r7, #2]
 8001580:	425b      	negs	r3, r3
 8001582:	b29b      	uxth	r3, r3
 8001584:	81fb      	strh	r3, [r7, #14]
 8001586:	e034      	b.n	80015f2 <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	425b      	negs	r3, r3
 800158c:	b29b      	uxth	r3, r3
 800158e:	81bb      	strh	r3, [r7, #12]
 8001590:	e024      	b.n	80015dc <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8001592:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001596:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800159a:	fb03 f202 	mul.w	r2, r3, r2
 800159e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015a2:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80015a6:	fb01 f303 	mul.w	r3, r1, r3
 80015aa:	441a      	add	r2, r3
 80015ac:	887b      	ldrh	r3, [r7, #2]
 80015ae:	8879      	ldrh	r1, [r7, #2]
 80015b0:	fb01 f303 	mul.w	r3, r1, r3
 80015b4:	429a      	cmp	r2, r3
 80015b6:	dc0b      	bgt.n	80015d0 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 80015b8:	89ba      	ldrh	r2, [r7, #12]
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	4413      	add	r3, r2
 80015be:	b298      	uxth	r0, r3
 80015c0:	89fa      	ldrh	r2, [r7, #14]
 80015c2:	88bb      	ldrh	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	883a      	ldrh	r2, [r7, #0]
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff ffaa 	bl	8001524 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 80015d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	3301      	adds	r3, #1
 80015d8:	b29b      	uxth	r3, r3
 80015da:	81bb      	strh	r3, [r7, #12]
 80015dc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80015e0:	887b      	ldrh	r3, [r7, #2]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	ddd5      	ble.n	8001592 <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 80015e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	3301      	adds	r3, #1
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	81fb      	strh	r3, [r7, #14]
 80015f2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015f6:	887b      	ldrh	r3, [r7, #2]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	ddc5      	ble.n	8001588 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}

08001606 <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8001606:	b590      	push	{r4, r7, lr}
 8001608:	b085      	sub	sp, #20
 800160a:	af00      	add	r7, sp, #0
 800160c:	4604      	mov	r4, r0
 800160e:	4608      	mov	r0, r1
 8001610:	4611      	mov	r1, r2
 8001612:	461a      	mov	r2, r3
 8001614:	4623      	mov	r3, r4
 8001616:	80fb      	strh	r3, [r7, #6]
 8001618:	4603      	mov	r3, r0
 800161a:	80bb      	strh	r3, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	807b      	strh	r3, [r7, #2]
 8001620:	4613      	mov	r3, r2
 8001622:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8001624:	2300      	movs	r3, #0
 8001626:	81fb      	strh	r3, [r7, #14]
 8001628:	e00b      	b.n	8001642 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 800162a:	89fa      	ldrh	r2, [r7, #14]
 800162c:	88bb      	ldrh	r3, [r7, #4]
 800162e:	4413      	add	r3, r2
 8001630:	b299      	uxth	r1, r3
 8001632:	883a      	ldrh	r2, [r7, #0]
 8001634:	88fb      	ldrh	r3, [r7, #6]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff74 	bl	8001524 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 800163c:	89fb      	ldrh	r3, [r7, #14]
 800163e:	3301      	adds	r3, #1
 8001640:	81fb      	strh	r3, [r7, #14]
 8001642:	89fa      	ldrh	r2, [r7, #14]
 8001644:	887b      	ldrh	r3, [r7, #2]
 8001646:	429a      	cmp	r2, r3
 8001648:	d3ef      	bcc.n	800162a <LCD_Draw_Vertical_Line+0x24>
  }
}
 800164a:	bf00      	nop
 800164c:	bf00      	nop
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}

08001654 <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	4604      	mov	r4, r0
 800165c:	4608      	mov	r0, r1
 800165e:	4611      	mov	r1, r2
 8001660:	461a      	mov	r2, r3
 8001662:	4623      	mov	r3, r4
 8001664:	80fb      	strh	r3, [r7, #6]
 8001666:	4603      	mov	r3, r0
 8001668:	80bb      	strh	r3, [r7, #4]
 800166a:	460b      	mov	r3, r1
 800166c:	807b      	strh	r3, [r7, #2]
 800166e:	4613      	mov	r3, r2
 8001670:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8001672:	2300      	movs	r3, #0
 8001674:	81fb      	strh	r3, [r7, #14]
 8001676:	e00b      	b.n	8001690 <LCD_Draw_Horizontal_Line+0x3c>
  {
      LCD_Draw_Pixel(i+x, y, color);
 8001678:	89fa      	ldrh	r2, [r7, #14]
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	4413      	add	r3, r2
 800167e:	b29b      	uxth	r3, r3
 8001680:	883a      	ldrh	r2, [r7, #0]
 8001682:	88b9      	ldrh	r1, [r7, #4]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff ff4d 	bl	8001524 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 800168a:	89fb      	ldrh	r3, [r7, #14]
 800168c:	3301      	adds	r3, #1
 800168e:	81fb      	strh	r3, [r7, #14]
 8001690:	89fa      	ldrh	r2, [r7, #14]
 8001692:	887b      	ldrh	r3, [r7, #2]
 8001694:	429a      	cmp	r2, r3
 8001696:	d3ef      	bcc.n	8001678 <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8001698:	bf00      	nop
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd90      	pop	{r4, r7, pc}
	...

080016a4 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	460a      	mov	r2, r1
 80016ae:	71fb      	strb	r3, [r7, #7]
 80016b0:	4613      	mov	r3, r2
 80016b2:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d10e      	bne.n	80016d8 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	e007      	b.n	80016d0 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 80016c0:	4908      	ldr	r1, [pc, #32]	@ (80016e4 <LCD_Clear+0x40>)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	88ba      	ldrh	r2, [r7, #4]
 80016c6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	3301      	adds	r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80016d6:	d3f3      	bcc.n	80016c0 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 80016d8:	bf00      	nop
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	200001c8 	.word	0x200001c8

080016e8 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 80016f2:	4a04      	ldr	r2, [pc, #16]	@ (8001704 <LCD_SetTextColor+0x1c>)
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	8013      	strh	r3, [r2, #0]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	20000000 	.word	0x20000000

08001708 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8001710:	4a04      	ldr	r2, [pc, #16]	@ (8001724 <LCD_SetFont+0x1c>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6013      	str	r3, [r2, #0]
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	200001c4 	.word	0x200001c4

08001728 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	603a      	str	r2, [r7, #0]
 8001732:	80fb      	strh	r3, [r7, #6]
 8001734:	460b      	mov	r3, r1
 8001736:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001740:	2300      	movs	r3, #0
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	e04c      	b.n	80017e0 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	e03f      	b.n	80017cc <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	4413      	add	r3, r2
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	4619      	mov	r1, r3
 8001758:	4b27      	ldr	r3, [pc, #156]	@ (80017f8 <LCD_Draw_Char+0xd0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	889b      	ldrh	r3, [r3, #4]
 800175e:	4a27      	ldr	r2, [pc, #156]	@ (80017fc <LCD_Draw_Char+0xd4>)
 8001760:	fba2 2303 	umull	r2, r3, r2, r3
 8001764:	08db      	lsrs	r3, r3, #3
 8001766:	b29b      	uxth	r3, r3
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	2280      	movs	r2, #128	@ 0x80
 800176c:	409a      	lsls	r2, r3
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	fa42 f303 	asr.w	r3, r2, r3
 8001774:	400b      	ands	r3, r1
 8001776:	2b00      	cmp	r3, #0
 8001778:	d104      	bne.n	8001784 <LCD_Draw_Char+0x5c>
 800177a:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <LCD_Draw_Char+0xd0>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	889b      	ldrh	r3, [r3, #4]
 8001780:	2b0c      	cmp	r3, #12
 8001782:	d920      	bls.n	80017c6 <LCD_Draw_Char+0x9e>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	4413      	add	r3, r2
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	fa42 f303 	asr.w	r3, r2, r3
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d104      	bne.n	80017a8 <LCD_Draw_Char+0x80>
 800179e:	4b16      	ldr	r3, [pc, #88]	@ (80017f8 <LCD_Draw_Char+0xd0>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	889b      	ldrh	r3, [r3, #4]
 80017a4:	2b0c      	cmp	r3, #12
 80017a6:	d80e      	bhi.n	80017c6 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	88fb      	ldrh	r3, [r7, #6]
 80017ae:	4413      	add	r3, r2
 80017b0:	b298      	uxth	r0, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	88bb      	ldrh	r3, [r7, #4]
 80017b8:	4413      	add	r3, r2
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	4a10      	ldr	r2, [pc, #64]	@ (8001800 <LCD_Draw_Char+0xd8>)
 80017be:	8812      	ldrh	r2, [r2, #0]
 80017c0:	4619      	mov	r1, r3
 80017c2:	f7ff feaf 	bl	8001524 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	3301      	adds	r3, #1
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <LCD_Draw_Char+0xd0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	889b      	ldrh	r3, [r3, #4]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d3b8      	bcc.n	800174c <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	3301      	adds	r3, #1
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	4b05      	ldr	r3, [pc, #20]	@ (80017f8 <LCD_Draw_Char+0xd0>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	88db      	ldrh	r3, [r3, #6]
 80017e6:	461a      	mov	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d3ab      	bcc.n	8001746 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 80017ee:	bf00      	nop
 80017f0:	bf00      	nop
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200001c4 	.word	0x200001c4
 80017fc:	aaaaaaab 	.word	0xaaaaaaab
 8001800:	20000000 	.word	0x20000000

08001804 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	80fb      	strh	r3, [r7, #6]
 800180e:	460b      	mov	r3, r1
 8001810:	80bb      	strh	r3, [r7, #4]
 8001812:	4613      	mov	r3, r2
 8001814:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	3b20      	subs	r3, #32
 800181a:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <LCD_DisplayChar+0x40>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	4907      	ldr	r1, [pc, #28]	@ (8001844 <LCD_DisplayChar+0x40>)
 8001826:	6809      	ldr	r1, [r1, #0]
 8001828:	88c9      	ldrh	r1, [r1, #6]
 800182a:	fb01 f303 	mul.w	r3, r1, r3
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	441a      	add	r2, r3
 8001832:	88b9      	ldrh	r1, [r7, #4]
 8001834:	88fb      	ldrh	r3, [r7, #6]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ff76 	bl	8001728 <LCD_Draw_Char>
}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	200001c4 	.word	0x200001c4

08001848 <screen1>:
	LCD_DisplayChar(125,160,'r');
	LCD_DisplayChar(130,160,'l');
	LCD_DisplayChar(140,160,'d');
}

void screen1(void){
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
	LCD_Clear(0, LCD_COLOR_BLACK);
 800184c:	2100      	movs	r1, #0
 800184e:	2000      	movs	r0, #0
 8001850:	f7ff ff28 	bl	80016a4 <LCD_Clear>
	// Initial game screen, select game mode
	LCD_SetTextColor(LCD_COLOR_WHITE);
 8001854:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001858:	f7ff ff46 	bl	80016e8 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 800185c:	4891      	ldr	r0, [pc, #580]	@ (8001aa4 <screen1+0x25c>)
 800185e:	f7ff ff53 	bl	8001708 <LCD_SetFont>

	LCD_DisplayChar(30, 20, 'C');
 8001862:	2243      	movs	r2, #67	@ 0x43
 8001864:	2114      	movs	r1, #20
 8001866:	201e      	movs	r0, #30
 8001868:	f7ff ffcc 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(50, 20, 'O');
 800186c:	224f      	movs	r2, #79	@ 0x4f
 800186e:	2114      	movs	r1, #20
 8001870:	2032      	movs	r0, #50	@ 0x32
 8001872:	f7ff ffc7 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(70, 20, 'N');
 8001876:	224e      	movs	r2, #78	@ 0x4e
 8001878:	2114      	movs	r1, #20
 800187a:	2046      	movs	r0, #70	@ 0x46
 800187c:	f7ff ffc2 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(90, 20, 'N');
 8001880:	224e      	movs	r2, #78	@ 0x4e
 8001882:	2114      	movs	r1, #20
 8001884:	205a      	movs	r0, #90	@ 0x5a
 8001886:	f7ff ffbd 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110, 20, 'E');
 800188a:	2245      	movs	r2, #69	@ 0x45
 800188c:	2114      	movs	r1, #20
 800188e:	206e      	movs	r0, #110	@ 0x6e
 8001890:	f7ff ffb8 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(130, 20, 'C');
 8001894:	2243      	movs	r2, #67	@ 0x43
 8001896:	2114      	movs	r1, #20
 8001898:	2082      	movs	r0, #130	@ 0x82
 800189a:	f7ff ffb3 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(150, 20, 'T');
 800189e:	2254      	movs	r2, #84	@ 0x54
 80018a0:	2114      	movs	r1, #20
 80018a2:	2096      	movs	r0, #150	@ 0x96
 80018a4:	f7ff ffae 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(170, 20, ' ');
 80018a8:	2220      	movs	r2, #32
 80018aa:	2114      	movs	r1, #20
 80018ac:	20aa      	movs	r0, #170	@ 0xaa
 80018ae:	f7ff ffa9 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(190, 20, '4');
 80018b2:	2234      	movs	r2, #52	@ 0x34
 80018b4:	2114      	movs	r1, #20
 80018b6:	20be      	movs	r0, #190	@ 0xbe
 80018b8:	f7ff ffa4 	bl	8001804 <LCD_DisplayChar>

	LCD_DisplayChar(20,80,'S');
 80018bc:	2253      	movs	r2, #83	@ 0x53
 80018be:	2150      	movs	r1, #80	@ 0x50
 80018c0:	2014      	movs	r0, #20
 80018c2:	f7ff ff9f 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(35,80,'e');
 80018c6:	2265      	movs	r2, #101	@ 0x65
 80018c8:	2150      	movs	r1, #80	@ 0x50
 80018ca:	2023      	movs	r0, #35	@ 0x23
 80018cc:	f7ff ff9a 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(45,80,'l');
 80018d0:	226c      	movs	r2, #108	@ 0x6c
 80018d2:	2150      	movs	r1, #80	@ 0x50
 80018d4:	202d      	movs	r0, #45	@ 0x2d
 80018d6:	f7ff ff95 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(55,80,'e');
 80018da:	2265      	movs	r2, #101	@ 0x65
 80018dc:	2150      	movs	r1, #80	@ 0x50
 80018de:	2037      	movs	r0, #55	@ 0x37
 80018e0:	f7ff ff90 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(70,80,'c');
 80018e4:	2263      	movs	r2, #99	@ 0x63
 80018e6:	2150      	movs	r1, #80	@ 0x50
 80018e8:	2046      	movs	r0, #70	@ 0x46
 80018ea:	f7ff ff8b 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(80,80,'t');
 80018ee:	2274      	movs	r2, #116	@ 0x74
 80018f0:	2150      	movs	r1, #80	@ 0x50
 80018f2:	2050      	movs	r0, #80	@ 0x50
 80018f4:	f7ff ff86 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(100,80,'G');
 80018f8:	2247      	movs	r2, #71	@ 0x47
 80018fa:	2150      	movs	r1, #80	@ 0x50
 80018fc:	2064      	movs	r0, #100	@ 0x64
 80018fe:	f7ff ff81 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(118,80,'a');
 8001902:	2261      	movs	r2, #97	@ 0x61
 8001904:	2150      	movs	r1, #80	@ 0x50
 8001906:	2076      	movs	r0, #118	@ 0x76
 8001908:	f7ff ff7c 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(135,80,'m');
 800190c:	226d      	movs	r2, #109	@ 0x6d
 800190e:	2150      	movs	r1, #80	@ 0x50
 8001910:	2087      	movs	r0, #135	@ 0x87
 8001912:	f7ff ff77 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(150,80,'e');
 8001916:	2265      	movs	r2, #101	@ 0x65
 8001918:	2150      	movs	r1, #80	@ 0x50
 800191a:	2096      	movs	r0, #150	@ 0x96
 800191c:	f7ff ff72 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(165,80,'m');
 8001920:	226d      	movs	r2, #109	@ 0x6d
 8001922:	2150      	movs	r1, #80	@ 0x50
 8001924:	20a5      	movs	r0, #165	@ 0xa5
 8001926:	f7ff ff6d 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(180,80,'o');
 800192a:	226f      	movs	r2, #111	@ 0x6f
 800192c:	2150      	movs	r1, #80	@ 0x50
 800192e:	20b4      	movs	r0, #180	@ 0xb4
 8001930:	f7ff ff68 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(192,80,'d');
 8001934:	2264      	movs	r2, #100	@ 0x64
 8001936:	2150      	movs	r1, #80	@ 0x50
 8001938:	20c0      	movs	r0, #192	@ 0xc0
 800193a:	f7ff ff63 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(205,80,'e');
 800193e:	2265      	movs	r2, #101	@ 0x65
 8001940:	2150      	movs	r1, #80	@ 0x50
 8001942:	20cd      	movs	r0, #205	@ 0xcd
 8001944:	f7ff ff5e 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(215,80,':');
 8001948:	223a      	movs	r2, #58	@ 0x3a
 800194a:	2150      	movs	r1, #80	@ 0x50
 800194c:	20d7      	movs	r0, #215	@ 0xd7
 800194e:	f7ff ff59 	bl	8001804 <LCD_DisplayChar>
	// button 1
	LCD_DisplayChar(50,150,'1');
 8001952:	2231      	movs	r2, #49	@ 0x31
 8001954:	2196      	movs	r1, #150	@ 0x96
 8001956:	2032      	movs	r0, #50	@ 0x32
 8001958:	f7ff ff54 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(70,150,'P');
 800195c:	2250      	movs	r2, #80	@ 0x50
 800195e:	2196      	movs	r1, #150	@ 0x96
 8001960:	2046      	movs	r0, #70	@ 0x46
 8001962:	f7ff ff4f 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(80,150,'l');
 8001966:	226c      	movs	r2, #108	@ 0x6c
 8001968:	2196      	movs	r1, #150	@ 0x96
 800196a:	2050      	movs	r0, #80	@ 0x50
 800196c:	f7ff ff4a 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(90,150,'a');
 8001970:	2261      	movs	r2, #97	@ 0x61
 8001972:	2196      	movs	r1, #150	@ 0x96
 8001974:	205a      	movs	r0, #90	@ 0x5a
 8001976:	f7ff ff45 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(100,150,'y');
 800197a:	2279      	movs	r2, #121	@ 0x79
 800197c:	2196      	movs	r1, #150	@ 0x96
 800197e:	2064      	movs	r0, #100	@ 0x64
 8001980:	f7ff ff40 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110,150,'e');
 8001984:	2265      	movs	r2, #101	@ 0x65
 8001986:	2196      	movs	r1, #150	@ 0x96
 8001988:	206e      	movs	r0, #110	@ 0x6e
 800198a:	f7ff ff3b 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(120,150,'r');
 800198e:	2272      	movs	r2, #114	@ 0x72
 8001990:	2196      	movs	r1, #150	@ 0x96
 8001992:	2078      	movs	r0, #120	@ 0x78
 8001994:	f7ff ff36 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(140,150,'M');
 8001998:	224d      	movs	r2, #77	@ 0x4d
 800199a:	2196      	movs	r1, #150	@ 0x96
 800199c:	208c      	movs	r0, #140	@ 0x8c
 800199e:	f7ff ff31 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(155,150,'o');
 80019a2:	226f      	movs	r2, #111	@ 0x6f
 80019a4:	2196      	movs	r1, #150	@ 0x96
 80019a6:	209b      	movs	r0, #155	@ 0x9b
 80019a8:	f7ff ff2c 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(167,150,'d');
 80019ac:	2264      	movs	r2, #100	@ 0x64
 80019ae:	2196      	movs	r1, #150	@ 0x96
 80019b0:	20a7      	movs	r0, #167	@ 0xa7
 80019b2:	f7ff ff27 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(180,150,'e');
 80019b6:	2265      	movs	r2, #101	@ 0x65
 80019b8:	2196      	movs	r1, #150	@ 0x96
 80019ba:	20b4      	movs	r0, #180	@ 0xb4
 80019bc:	f7ff ff22 	bl	8001804 <LCD_DisplayChar>
	LCD_Draw_Vertical_Line(45,145,35,LCD_COLOR_WHITE);
 80019c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019c4:	2223      	movs	r2, #35	@ 0x23
 80019c6:	2191      	movs	r1, #145	@ 0x91
 80019c8:	202d      	movs	r0, #45	@ 0x2d
 80019ca:	f7ff fe1c 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(195,145,35,LCD_COLOR_WHITE);
 80019ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019d2:	2223      	movs	r2, #35	@ 0x23
 80019d4:	2191      	movs	r1, #145	@ 0x91
 80019d6:	20c3      	movs	r0, #195	@ 0xc3
 80019d8:	f7ff fe15 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Horizontal_Line(45,145,150,LCD_COLOR_WHITE);
 80019dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019e0:	2296      	movs	r2, #150	@ 0x96
 80019e2:	2191      	movs	r1, #145	@ 0x91
 80019e4:	202d      	movs	r0, #45	@ 0x2d
 80019e6:	f7ff fe35 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(45,180,150,LCD_COLOR_WHITE);
 80019ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019ee:	2296      	movs	r2, #150	@ 0x96
 80019f0:	21b4      	movs	r1, #180	@ 0xb4
 80019f2:	202d      	movs	r0, #45	@ 0x2d
 80019f4:	f7ff fe2e 	bl	8001654 <LCD_Draw_Horizontal_Line>

	// button 2
	LCD_DisplayChar(50,220,'2');
 80019f8:	2232      	movs	r2, #50	@ 0x32
 80019fa:	21dc      	movs	r1, #220	@ 0xdc
 80019fc:	2032      	movs	r0, #50	@ 0x32
 80019fe:	f7ff ff01 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(70,220,'P');
 8001a02:	2250      	movs	r2, #80	@ 0x50
 8001a04:	21dc      	movs	r1, #220	@ 0xdc
 8001a06:	2046      	movs	r0, #70	@ 0x46
 8001a08:	f7ff fefc 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(80,220,'l');
 8001a0c:	226c      	movs	r2, #108	@ 0x6c
 8001a0e:	21dc      	movs	r1, #220	@ 0xdc
 8001a10:	2050      	movs	r0, #80	@ 0x50
 8001a12:	f7ff fef7 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(90,220,'a');
 8001a16:	2261      	movs	r2, #97	@ 0x61
 8001a18:	21dc      	movs	r1, #220	@ 0xdc
 8001a1a:	205a      	movs	r0, #90	@ 0x5a
 8001a1c:	f7ff fef2 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(100,220,'y');
 8001a20:	2279      	movs	r2, #121	@ 0x79
 8001a22:	21dc      	movs	r1, #220	@ 0xdc
 8001a24:	2064      	movs	r0, #100	@ 0x64
 8001a26:	f7ff feed 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(110,220,'e');
 8001a2a:	2265      	movs	r2, #101	@ 0x65
 8001a2c:	21dc      	movs	r1, #220	@ 0xdc
 8001a2e:	206e      	movs	r0, #110	@ 0x6e
 8001a30:	f7ff fee8 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(120,220,'r');
 8001a34:	2272      	movs	r2, #114	@ 0x72
 8001a36:	21dc      	movs	r1, #220	@ 0xdc
 8001a38:	2078      	movs	r0, #120	@ 0x78
 8001a3a:	f7ff fee3 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(140,220,'M');
 8001a3e:	224d      	movs	r2, #77	@ 0x4d
 8001a40:	21dc      	movs	r1, #220	@ 0xdc
 8001a42:	208c      	movs	r0, #140	@ 0x8c
 8001a44:	f7ff fede 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(155,220,'o');
 8001a48:	226f      	movs	r2, #111	@ 0x6f
 8001a4a:	21dc      	movs	r1, #220	@ 0xdc
 8001a4c:	209b      	movs	r0, #155	@ 0x9b
 8001a4e:	f7ff fed9 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(167,220,'d');
 8001a52:	2264      	movs	r2, #100	@ 0x64
 8001a54:	21dc      	movs	r1, #220	@ 0xdc
 8001a56:	20a7      	movs	r0, #167	@ 0xa7
 8001a58:	f7ff fed4 	bl	8001804 <LCD_DisplayChar>
	LCD_DisplayChar(180,220,'e');
 8001a5c:	2265      	movs	r2, #101	@ 0x65
 8001a5e:	21dc      	movs	r1, #220	@ 0xdc
 8001a60:	20b4      	movs	r0, #180	@ 0xb4
 8001a62:	f7ff fecf 	bl	8001804 <LCD_DisplayChar>
	LCD_Draw_Vertical_Line(45,215,35,LCD_COLOR_WHITE);
 8001a66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a6a:	2223      	movs	r2, #35	@ 0x23
 8001a6c:	21d7      	movs	r1, #215	@ 0xd7
 8001a6e:	202d      	movs	r0, #45	@ 0x2d
 8001a70:	f7ff fdc9 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(195,215,35,LCD_COLOR_WHITE);
 8001a74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a78:	2223      	movs	r2, #35	@ 0x23
 8001a7a:	21d7      	movs	r1, #215	@ 0xd7
 8001a7c:	20c3      	movs	r0, #195	@ 0xc3
 8001a7e:	f7ff fdc2 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Horizontal_Line(45,215,150,LCD_COLOR_WHITE);
 8001a82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a86:	2296      	movs	r2, #150	@ 0x96
 8001a88:	21d7      	movs	r1, #215	@ 0xd7
 8001a8a:	202d      	movs	r0, #45	@ 0x2d
 8001a8c:	f7ff fde2 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(45,250,150,LCD_COLOR_WHITE);
 8001a90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a94:	2296      	movs	r2, #150	@ 0x96
 8001a96:	21fa      	movs	r1, #250	@ 0xfa
 8001a98:	202d      	movs	r0, #45	@ 0x2d
 8001a9a:	f7ff fddb 	bl	8001654 <LCD_Draw_Horizontal_Line>

}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000004 	.word	0x20000004

08001aa8 <screen2>:

void screen2(void){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
	LCD_Clear(0, LCD_COLOR_BLUE);
 8001aac:	211f      	movs	r1, #31
 8001aae:	2000      	movs	r0, #0
 8001ab0:	f7ff fdf8 	bl	80016a4 <LCD_Clear>
	// Gameplay
	// Draw vertical lines in connect four grid screen is 320 x 240
	LCD_Draw_Vertical_Line(1,50,204, LCD_COLOR_WHITE);
 8001ab4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ab8:	22cc      	movs	r2, #204	@ 0xcc
 8001aba:	2132      	movs	r1, #50	@ 0x32
 8001abc:	2001      	movs	r0, #1
 8001abe:	f7ff fda2 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(35,50,204, LCD_COLOR_WHITE);
 8001ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ac6:	22cc      	movs	r2, #204	@ 0xcc
 8001ac8:	2132      	movs	r1, #50	@ 0x32
 8001aca:	2023      	movs	r0, #35	@ 0x23
 8001acc:	f7ff fd9b 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(69,50,204, LCD_COLOR_WHITE);
 8001ad0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad4:	22cc      	movs	r2, #204	@ 0xcc
 8001ad6:	2132      	movs	r1, #50	@ 0x32
 8001ad8:	2045      	movs	r0, #69	@ 0x45
 8001ada:	f7ff fd94 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(103,50,204, LCD_COLOR_WHITE);
 8001ade:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ae2:	22cc      	movs	r2, #204	@ 0xcc
 8001ae4:	2132      	movs	r1, #50	@ 0x32
 8001ae6:	2067      	movs	r0, #103	@ 0x67
 8001ae8:	f7ff fd8d 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(137,50,204, LCD_COLOR_WHITE);
 8001aec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001af0:	22cc      	movs	r2, #204	@ 0xcc
 8001af2:	2132      	movs	r1, #50	@ 0x32
 8001af4:	2089      	movs	r0, #137	@ 0x89
 8001af6:	f7ff fd86 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(171,50,204, LCD_COLOR_WHITE);
 8001afa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001afe:	22cc      	movs	r2, #204	@ 0xcc
 8001b00:	2132      	movs	r1, #50	@ 0x32
 8001b02:	20ab      	movs	r0, #171	@ 0xab
 8001b04:	f7ff fd7f 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(205,50,204, LCD_COLOR_WHITE);
 8001b08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b0c:	22cc      	movs	r2, #204	@ 0xcc
 8001b0e:	2132      	movs	r1, #50	@ 0x32
 8001b10:	20cd      	movs	r0, #205	@ 0xcd
 8001b12:	f7ff fd78 	bl	8001606 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(239,50,204, LCD_COLOR_WHITE);
 8001b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b1a:	22cc      	movs	r2, #204	@ 0xcc
 8001b1c:	2132      	movs	r1, #50	@ 0x32
 8001b1e:	20ef      	movs	r0, #239	@ 0xef
 8001b20:	f7ff fd71 	bl	8001606 <LCD_Draw_Vertical_Line>
	// draw horizontal lines in connected four grid
	LCD_Draw_Horizontal_Line(0,50,240,LCD_COLOR_WHITE);
 8001b24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b28:	22f0      	movs	r2, #240	@ 0xf0
 8001b2a:	2132      	movs	r1, #50	@ 0x32
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	f7ff fd91 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(0,84,240,LCD_COLOR_WHITE);
 8001b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b36:	22f0      	movs	r2, #240	@ 0xf0
 8001b38:	2154      	movs	r1, #84	@ 0x54
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f7ff fd8a 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(0,118,240,LCD_COLOR_WHITE);
 8001b40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b44:	22f0      	movs	r2, #240	@ 0xf0
 8001b46:	2176      	movs	r1, #118	@ 0x76
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff fd83 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(0,152,240,LCD_COLOR_WHITE);
 8001b4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b52:	22f0      	movs	r2, #240	@ 0xf0
 8001b54:	2198      	movs	r1, #152	@ 0x98
 8001b56:	2000      	movs	r0, #0
 8001b58:	f7ff fd7c 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(0,186,240,LCD_COLOR_WHITE);
 8001b5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b60:	22f0      	movs	r2, #240	@ 0xf0
 8001b62:	21ba      	movs	r1, #186	@ 0xba
 8001b64:	2000      	movs	r0, #0
 8001b66:	f7ff fd75 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(0,220,240,LCD_COLOR_WHITE);
 8001b6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b6e:	22f0      	movs	r2, #240	@ 0xf0
 8001b70:	21dc      	movs	r1, #220	@ 0xdc
 8001b72:	2000      	movs	r0, #0
 8001b74:	f7ff fd6e 	bl	8001654 <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(0,254,240,LCD_COLOR_WHITE);
 8001b78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b7c:	22f0      	movs	r2, #240	@ 0xf0
 8001b7e:	21fe      	movs	r1, #254	@ 0xfe
 8001b80:	2000      	movs	r0, #0
 8001b82:	f7ff fd67 	bl	8001654 <LCD_Draw_Horizontal_Line>
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b8e:	b672      	cpsid	i
}
 8001b90:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b92:	bf00      	nop
 8001b94:	e7fd      	b.n	8001b92 <LCD_Error_Handler+0x8>

08001b96 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001b9a:	f001 f92e 	bl	8002dfa <STMPE811_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d001      	beq.n	8001ba8 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <InitializeLCDTouch+0xe>
  }
}
 8001ba8:	bf00      	nop
 8001baa:	bd80      	pop	{r7, pc}

08001bac <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f001 f9d8 	bl	8002f6a <STMPE811_ReadTouch>
 8001bba:	4603      	mov	r3, r0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001bc8:	f000 f9fe 	bl	8001fc8 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001bcc:	20ca      	movs	r0, #202	@ 0xca
 8001bce:	f000 f943 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001bd2:	20c3      	movs	r0, #195	@ 0xc3
 8001bd4:	f000 f94d 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001bd8:	2008      	movs	r0, #8
 8001bda:	f000 f94a 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001bde:	2050      	movs	r0, #80	@ 0x50
 8001be0:	f000 f947 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001be4:	20cf      	movs	r0, #207	@ 0xcf
 8001be6:	f000 f937 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001bea:	2000      	movs	r0, #0
 8001bec:	f000 f941 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001bf0:	20c1      	movs	r0, #193	@ 0xc1
 8001bf2:	f000 f93e 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001bf6:	2030      	movs	r0, #48	@ 0x30
 8001bf8:	f000 f93b 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001bfc:	20ed      	movs	r0, #237	@ 0xed
 8001bfe:	f000 f92b 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001c02:	2064      	movs	r0, #100	@ 0x64
 8001c04:	f000 f935 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f000 f932 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001c0e:	2012      	movs	r0, #18
 8001c10:	f000 f92f 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001c14:	2081      	movs	r0, #129	@ 0x81
 8001c16:	f000 f92c 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001c1a:	20e8      	movs	r0, #232	@ 0xe8
 8001c1c:	f000 f91c 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001c20:	2085      	movs	r0, #133	@ 0x85
 8001c22:	f000 f926 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f000 f923 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001c2c:	2078      	movs	r0, #120	@ 0x78
 8001c2e:	f000 f920 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001c32:	20cb      	movs	r0, #203	@ 0xcb
 8001c34:	f000 f910 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001c38:	2039      	movs	r0, #57	@ 0x39
 8001c3a:	f000 f91a 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001c3e:	202c      	movs	r0, #44	@ 0x2c
 8001c40:	f000 f917 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c44:	2000      	movs	r0, #0
 8001c46:	f000 f914 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001c4a:	2034      	movs	r0, #52	@ 0x34
 8001c4c:	f000 f911 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001c50:	2002      	movs	r0, #2
 8001c52:	f000 f90e 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001c56:	20f7      	movs	r0, #247	@ 0xf7
 8001c58:	f000 f8fe 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001c5c:	2020      	movs	r0, #32
 8001c5e:	f000 f908 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001c62:	20ea      	movs	r0, #234	@ 0xea
 8001c64:	f000 f8f8 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f000 f902 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f000 f8ff 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001c74:	20b1      	movs	r0, #177	@ 0xb1
 8001c76:	f000 f8ef 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	f000 f8f9 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001c80:	201b      	movs	r0, #27
 8001c82:	f000 f8f6 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001c86:	20b6      	movs	r0, #182	@ 0xb6
 8001c88:	f000 f8e6 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001c8c:	200a      	movs	r0, #10
 8001c8e:	f000 f8f0 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001c92:	20a2      	movs	r0, #162	@ 0xa2
 8001c94:	f000 f8ed 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001c98:	20c0      	movs	r0, #192	@ 0xc0
 8001c9a:	f000 f8dd 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001c9e:	2010      	movs	r0, #16
 8001ca0:	f000 f8e7 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001ca4:	20c1      	movs	r0, #193	@ 0xc1
 8001ca6:	f000 f8d7 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001caa:	2010      	movs	r0, #16
 8001cac:	f000 f8e1 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001cb0:	20c5      	movs	r0, #197	@ 0xc5
 8001cb2:	f000 f8d1 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001cb6:	2045      	movs	r0, #69	@ 0x45
 8001cb8:	f000 f8db 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001cbc:	2015      	movs	r0, #21
 8001cbe:	f000 f8d8 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001cc2:	20c7      	movs	r0, #199	@ 0xc7
 8001cc4:	f000 f8c8 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001cc8:	2090      	movs	r0, #144	@ 0x90
 8001cca:	f000 f8d2 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001cce:	2036      	movs	r0, #54	@ 0x36
 8001cd0:	f000 f8c2 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001cd4:	20c8      	movs	r0, #200	@ 0xc8
 8001cd6:	f000 f8cc 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001cda:	20f2      	movs	r0, #242	@ 0xf2
 8001cdc:	f000 f8bc 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f000 f8c6 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001ce6:	20b0      	movs	r0, #176	@ 0xb0
 8001ce8:	f000 f8b6 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001cec:	20c2      	movs	r0, #194	@ 0xc2
 8001cee:	f000 f8c0 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001cf2:	20b6      	movs	r0, #182	@ 0xb6
 8001cf4:	f000 f8b0 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001cf8:	200a      	movs	r0, #10
 8001cfa:	f000 f8ba 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001cfe:	20a7      	movs	r0, #167	@ 0xa7
 8001d00:	f000 f8b7 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001d04:	2027      	movs	r0, #39	@ 0x27
 8001d06:	f000 f8b4 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001d0a:	2004      	movs	r0, #4
 8001d0c:	f000 f8b1 	bl	8001e72 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001d10:	202a      	movs	r0, #42	@ 0x2a
 8001d12:	f000 f8a1 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001d16:	2000      	movs	r0, #0
 8001d18:	f000 f8ab 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f000 f8a8 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d22:	2000      	movs	r0, #0
 8001d24:	f000 f8a5 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001d28:	20ef      	movs	r0, #239	@ 0xef
 8001d2a:	f000 f8a2 	bl	8001e72 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001d2e:	202b      	movs	r0, #43	@ 0x2b
 8001d30:	f000 f892 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f000 f89c 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	f000 f899 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001d40:	2001      	movs	r0, #1
 8001d42:	f000 f896 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001d46:	203f      	movs	r0, #63	@ 0x3f
 8001d48:	f000 f893 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001d4c:	20f6      	movs	r0, #246	@ 0xf6
 8001d4e:	f000 f883 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001d52:	2001      	movs	r0, #1
 8001d54:	f000 f88d 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f000 f88a 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001d5e:	2006      	movs	r0, #6
 8001d60:	f000 f887 	bl	8001e72 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001d64:	202c      	movs	r0, #44	@ 0x2c
 8001d66:	f000 f877 	bl	8001e58 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001d6a:	20c8      	movs	r0, #200	@ 0xc8
 8001d6c:	f000 f9e8 	bl	8002140 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001d70:	2026      	movs	r0, #38	@ 0x26
 8001d72:	f000 f871 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001d76:	2001      	movs	r0, #1
 8001d78:	f000 f87b 	bl	8001e72 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001d7c:	20e0      	movs	r0, #224	@ 0xe0
 8001d7e:	f000 f86b 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001d82:	200f      	movs	r0, #15
 8001d84:	f000 f875 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001d88:	2029      	movs	r0, #41	@ 0x29
 8001d8a:	f000 f872 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001d8e:	2024      	movs	r0, #36	@ 0x24
 8001d90:	f000 f86f 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001d94:	200c      	movs	r0, #12
 8001d96:	f000 f86c 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001d9a:	200e      	movs	r0, #14
 8001d9c:	f000 f869 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001da0:	2009      	movs	r0, #9
 8001da2:	f000 f866 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001da6:	204e      	movs	r0, #78	@ 0x4e
 8001da8:	f000 f863 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001dac:	2078      	movs	r0, #120	@ 0x78
 8001dae:	f000 f860 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001db2:	203c      	movs	r0, #60	@ 0x3c
 8001db4:	f000 f85d 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001db8:	2009      	movs	r0, #9
 8001dba:	f000 f85a 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001dbe:	2013      	movs	r0, #19
 8001dc0:	f000 f857 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001dc4:	2005      	movs	r0, #5
 8001dc6:	f000 f854 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001dca:	2017      	movs	r0, #23
 8001dcc:	f000 f851 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001dd0:	2011      	movs	r0, #17
 8001dd2:	f000 f84e 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f000 f84b 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001ddc:	20e1      	movs	r0, #225	@ 0xe1
 8001dde:	f000 f83b 	bl	8001e58 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001de2:	2000      	movs	r0, #0
 8001de4:	f000 f845 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001de8:	2016      	movs	r0, #22
 8001dea:	f000 f842 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001dee:	201b      	movs	r0, #27
 8001df0:	f000 f83f 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001df4:	2004      	movs	r0, #4
 8001df6:	f000 f83c 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001dfa:	2011      	movs	r0, #17
 8001dfc:	f000 f839 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001e00:	2007      	movs	r0, #7
 8001e02:	f000 f836 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001e06:	2031      	movs	r0, #49	@ 0x31
 8001e08:	f000 f833 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001e0c:	2033      	movs	r0, #51	@ 0x33
 8001e0e:	f000 f830 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001e12:	2042      	movs	r0, #66	@ 0x42
 8001e14:	f000 f82d 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001e18:	2005      	movs	r0, #5
 8001e1a:	f000 f82a 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001e1e:	200c      	movs	r0, #12
 8001e20:	f000 f827 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001e24:	200a      	movs	r0, #10
 8001e26:	f000 f824 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001e2a:	2028      	movs	r0, #40	@ 0x28
 8001e2c:	f000 f821 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001e30:	202f      	movs	r0, #47	@ 0x2f
 8001e32:	f000 f81e 	bl	8001e72 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001e36:	200f      	movs	r0, #15
 8001e38:	f000 f81b 	bl	8001e72 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001e3c:	2011      	movs	r0, #17
 8001e3e:	f000 f80b 	bl	8001e58 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001e42:	20c8      	movs	r0, #200	@ 0xc8
 8001e44:	f000 f97c 	bl	8002140 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001e48:	2029      	movs	r0, #41	@ 0x29
 8001e4a:	f000 f805 	bl	8001e58 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001e4e:	202c      	movs	r0, #44	@ 0x2c
 8001e50:	f000 f802 	bl	8001e58 <ili9341_Write_Reg>
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 f949 	bl	80020fc <LCD_IO_WriteReg>
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4603      	mov	r3, r0
 8001e7a:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001e7c:	88fb      	ldrh	r3, [r7, #6]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 f91a 	bl	80020b8 <LCD_IO_WriteData>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001e90:	4819      	ldr	r0, [pc, #100]	@ (8001ef8 <SPI_Init+0x6c>)
 8001e92:	f004 fcb8 	bl	8006806 <HAL_SPI_GetState>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d12b      	bne.n	8001ef4 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <SPI_Init+0x6c>)
 8001e9e:	4a17      	ldr	r2, [pc, #92]	@ (8001efc <SPI_Init+0x70>)
 8001ea0:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ea4:	2218      	movs	r2, #24
 8001ea6:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001ea8:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <SPI_Init+0x6c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <SPI_Init+0x6c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001eb4:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <SPI_Init+0x6c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ec2:	2207      	movs	r2, #7
 8001ec4:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001ed2:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ed4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ed8:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001eda:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <SPI_Init+0x6c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001ee0:	4b05      	ldr	r3, [pc, #20]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ee2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ee6:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001ee8:	4803      	ldr	r0, [pc, #12]	@ (8001ef8 <SPI_Init+0x6c>)
 8001eea:	f000 f833 	bl	8001f54 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001eee:	4802      	ldr	r0, [pc, #8]	@ (8001ef8 <SPI_Init+0x6c>)
 8001ef0:	f004 fa94 	bl	800641c <HAL_SPI_Init>
  }
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	200259c8 	.word	0x200259c8
 8001efc:	40015000 	.word	0x40015000

08001f00 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001f0e:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <SPI_Write+0x34>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	1db9      	adds	r1, r7, #6
 8001f14:	2201      	movs	r2, #1
 8001f16:	4808      	ldr	r0, [pc, #32]	@ (8001f38 <SPI_Write+0x38>)
 8001f18:	f004 fb31 	bl	800657e <HAL_SPI_Transmit>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001f26:	f000 f809 	bl	8001f3c <SPI_Error>
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	2000000c 	.word	0x2000000c
 8001f38:	200259c8 	.word	0x200259c8

08001f3c <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001f40:	4803      	ldr	r0, [pc, #12]	@ (8001f50 <SPI_Error+0x14>)
 8001f42:	f004 faf4 	bl	800652e <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001f46:	f7ff ffa1 	bl	8001e8c <SPI_Init>
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	200259c8 	.word	0x200259c8

08001f54 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	@ 0x28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <SPI_MspInit+0x6c>)
 8001f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f64:	4a16      	ldr	r2, [pc, #88]	@ (8001fc0 <SPI_MspInit+0x6c>)
 8001f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6c:	4b14      	ldr	r3, [pc, #80]	@ (8001fc0 <SPI_MspInit+0x6c>)
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <SPI_MspInit+0x6c>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f80:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc0 <SPI_MspInit+0x6c>)
 8001f82:	f043 0320 	orr.w	r3, r3, #32
 8001f86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f88:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <SPI_MspInit+0x6c>)
 8001f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8c:	f003 0320 	and.w	r3, r3, #32
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001f94:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001fa6:	2305      	movs	r3, #5
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4804      	ldr	r0, [pc, #16]	@ (8001fc4 <SPI_MspInit+0x70>)
 8001fb2:	f001 fd57 	bl	8003a64 <HAL_GPIO_Init>
}
 8001fb6:	bf00      	nop
 8001fb8:	3728      	adds	r7, #40	@ 0x28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40021400 	.word	0x40021400

08001fc8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001fce:	4b36      	ldr	r3, [pc, #216]	@ (80020a8 <LCD_IO_Init+0xe0>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d164      	bne.n	80020a0 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001fd6:	4b34      	ldr	r3, [pc, #208]	@ (80020a8 <LCD_IO_Init+0xe0>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	4b32      	ldr	r3, [pc, #200]	@ (80020ac <LCD_IO_Init+0xe4>)
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe4:	4a31      	ldr	r2, [pc, #196]	@ (80020ac <LCD_IO_Init+0xe4>)
 8001fe6:	f043 0308 	orr.w	r3, r3, #8
 8001fea:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fec:	4b2f      	ldr	r3, [pc, #188]	@ (80020ac <LCD_IO_Init+0xe4>)
 8001fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff0:	f003 0308 	and.w	r3, r3, #8
 8001ff4:	60bb      	str	r3, [r7, #8]
 8001ff6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001ff8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ffc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001ffe:	2301      	movs	r3, #1
 8002000:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002006:	2302      	movs	r3, #2
 8002008:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800200a:	f107 030c 	add.w	r3, r7, #12
 800200e:	4619      	mov	r1, r3
 8002010:	4827      	ldr	r0, [pc, #156]	@ (80020b0 <LCD_IO_Init+0xe8>)
 8002012:	f001 fd27 	bl	8003a64 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	4b24      	ldr	r3, [pc, #144]	@ (80020ac <LCD_IO_Init+0xe4>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a23      	ldr	r2, [pc, #140]	@ (80020ac <LCD_IO_Init+0xe4>)
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <LCD_IO_Init+0xe4>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002032:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002036:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002038:	2301      	movs	r3, #1
 800203a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002040:	2302      	movs	r3, #2
 8002042:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	4619      	mov	r1, r3
 800204a:	4819      	ldr	r0, [pc, #100]	@ (80020b0 <LCD_IO_Init+0xe8>)
 800204c:	f001 fd0a 	bl	8003a64 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	603b      	str	r3, [r7, #0]
 8002054:	4b15      	ldr	r3, [pc, #84]	@ (80020ac <LCD_IO_Init+0xe4>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002058:	4a14      	ldr	r2, [pc, #80]	@ (80020ac <LCD_IO_Init+0xe4>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002060:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <LCD_IO_Init+0xe4>)
 8002062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800206c:	2304      	movs	r3, #4
 800206e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002070:	2301      	movs	r3, #1
 8002072:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002078:	2302      	movs	r3, #2
 800207a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	4619      	mov	r1, r3
 8002082:	480c      	ldr	r0, [pc, #48]	@ (80020b4 <LCD_IO_Init+0xec>)
 8002084:	f001 fcee 	bl	8003a64 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002088:	2200      	movs	r2, #0
 800208a:	2104      	movs	r1, #4
 800208c:	4809      	ldr	r0, [pc, #36]	@ (80020b4 <LCD_IO_Init+0xec>)
 800208e:	f001 ffa1 	bl	8003fd4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002092:	2201      	movs	r2, #1
 8002094:	2104      	movs	r1, #4
 8002096:	4807      	ldr	r0, [pc, #28]	@ (80020b4 <LCD_IO_Init+0xec>)
 8002098:	f001 ff9c 	bl	8003fd4 <HAL_GPIO_WritePin>

    SPI_Init();
 800209c:	f7ff fef6 	bl	8001e8c <SPI_Init>
  }
}
 80020a0:	bf00      	nop
 80020a2:	3720      	adds	r7, #32
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20025a20 	.word	0x20025a20
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40020c00 	.word	0x40020c00
 80020b4:	40020800 	.word	0x40020800

080020b8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80020c2:	2201      	movs	r2, #1
 80020c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020c8:	480a      	ldr	r0, [pc, #40]	@ (80020f4 <LCD_IO_WriteData+0x3c>)
 80020ca:	f001 ff83 	bl	8003fd4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80020ce:	2200      	movs	r2, #0
 80020d0:	2104      	movs	r1, #4
 80020d2:	4809      	ldr	r0, [pc, #36]	@ (80020f8 <LCD_IO_WriteData+0x40>)
 80020d4:	f001 ff7e 	bl	8003fd4 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80020d8:	88fb      	ldrh	r3, [r7, #6]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff10 	bl	8001f00 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80020e0:	2201      	movs	r2, #1
 80020e2:	2104      	movs	r1, #4
 80020e4:	4804      	ldr	r0, [pc, #16]	@ (80020f8 <LCD_IO_WriteData+0x40>)
 80020e6:	f001 ff75 	bl	8003fd4 <HAL_GPIO_WritePin>
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40020c00 	.word	0x40020c00
 80020f8:	40020800 	.word	0x40020800

080020fc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800210c:	480a      	ldr	r0, [pc, #40]	@ (8002138 <LCD_IO_WriteReg+0x3c>)
 800210e:	f001 ff61 	bl	8003fd4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002112:	2200      	movs	r2, #0
 8002114:	2104      	movs	r1, #4
 8002116:	4809      	ldr	r0, [pc, #36]	@ (800213c <LCD_IO_WriteReg+0x40>)
 8002118:	f001 ff5c 	bl	8003fd4 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	b29b      	uxth	r3, r3
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff feed 	bl	8001f00 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002126:	2201      	movs	r2, #1
 8002128:	2104      	movs	r1, #4
 800212a:	4804      	ldr	r0, [pc, #16]	@ (800213c <LCD_IO_WriteReg+0x40>)
 800212c:	f001 ff52 	bl	8003fd4 <HAL_GPIO_WritePin>
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40020c00 	.word	0x40020c00
 800213c:	40020800 	.word	0x40020800

08002140 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f001 faf7 	bl	800373c <HAL_Delay>
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800215a:	f001 fa7d 	bl	8003658 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800215e:	f000 f815 	bl	800218c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002162:	f000 fa05 	bl	8002570 <MX_GPIO_Init>
  MX_LTDC_Init();
 8002166:	f000 f8bb 	bl	80022e0 <MX_LTDC_Init>
  MX_RNG_Init();
 800216a:	f000 f96b 	bl	8002444 <MX_RNG_Init>
  MX_TIM2_Init();
 800216e:	f000 f9b3 	bl	80024d8 <MX_TIM2_Init>
  MX_SPI5_Init();
 8002172:	f000 f97b 	bl	800246c <MX_SPI5_Init>
  MX_I2C3_Init();
 8002176:	f000 f873 	bl	8002260 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800217a:	f7fe fa01 	bl	8000580 <ApplicationInit>
  //LCD_Visual_Demo();
  ConnectFour_GameLoop();
 800217e:	f7fe fb67 	bl	8000850 <ConnectFour_GameLoop>

    /* USER CODE END 2 */
#if COMPILE_TOUCH_FUNCTIONS == 1 // This block will need to be deleted
  LCD_Touch_Polling_Demo(); // This function Will not return
 8002182:	f7fe fa17 	bl	80005b4 <LCD_Touch_Polling_Demo>
#endif
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002186:	bf00      	nop
 8002188:	e7fd      	b.n	8002186 <main+0x30>
	...

0800218c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b094      	sub	sp, #80	@ 0x50
 8002190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002192:	f107 0320 	add.w	r3, r7, #32
 8002196:	2230      	movs	r2, #48	@ 0x30
 8002198:	2100      	movs	r1, #0
 800219a:	4618      	mov	r0, r3
 800219c:	f005 f900 	bl	80073a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021a0:	f107 030c 	add.w	r3, r7, #12
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b0:	2300      	movs	r3, #0
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	4b28      	ldr	r3, [pc, #160]	@ (8002258 <SystemClock_Config+0xcc>)
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	4a27      	ldr	r2, [pc, #156]	@ (8002258 <SystemClock_Config+0xcc>)
 80021ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021be:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c0:	4b25      	ldr	r3, [pc, #148]	@ (8002258 <SystemClock_Config+0xcc>)
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021cc:	2300      	movs	r3, #0
 80021ce:	607b      	str	r3, [r7, #4]
 80021d0:	4b22      	ldr	r3, [pc, #136]	@ (800225c <SystemClock_Config+0xd0>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a21      	ldr	r2, [pc, #132]	@ (800225c <SystemClock_Config+0xd0>)
 80021d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	4b1f      	ldr	r3, [pc, #124]	@ (800225c <SystemClock_Config+0xd0>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80021e4:	607b      	str	r3, [r7, #4]
 80021e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021e8:	2301      	movs	r3, #1
 80021ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021f2:	2302      	movs	r3, #2
 80021f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80021fc:	2308      	movs	r3, #8
 80021fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002200:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002204:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002206:	2302      	movs	r3, #2
 8002208:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800220a:	2307      	movs	r3, #7
 800220c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800220e:	f107 0320 	add.w	r3, r7, #32
 8002212:	4618      	mov	r0, r3
 8002214:	f003 fa3e 	bl	8005694 <HAL_RCC_OscConfig>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800221e:	f000 fb55 	bl	80028cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002222:	230f      	movs	r3, #15
 8002224:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002226:	2302      	movs	r3, #2
 8002228:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800222e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002232:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002234:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002238:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800223a:	f107 030c 	add.w	r3, r7, #12
 800223e:	2105      	movs	r1, #5
 8002240:	4618      	mov	r0, r3
 8002242:	f003 fc9f 	bl	8005b84 <HAL_RCC_ClockConfig>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800224c:	f000 fb3e 	bl	80028cc <Error_Handler>
  }
}
 8002250:	bf00      	nop
 8002252:	3750      	adds	r7, #80	@ 0x50
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40023800 	.word	0x40023800
 800225c:	40007000 	.word	0x40007000

08002260 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002264:	4b1b      	ldr	r3, [pc, #108]	@ (80022d4 <MX_I2C3_Init+0x74>)
 8002266:	4a1c      	ldr	r2, [pc, #112]	@ (80022d8 <MX_I2C3_Init+0x78>)
 8002268:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800226a:	4b1a      	ldr	r3, [pc, #104]	@ (80022d4 <MX_I2C3_Init+0x74>)
 800226c:	4a1b      	ldr	r2, [pc, #108]	@ (80022dc <MX_I2C3_Init+0x7c>)
 800226e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <MX_I2C3_Init+0x74>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002276:	4b17      	ldr	r3, [pc, #92]	@ (80022d4 <MX_I2C3_Init+0x74>)
 8002278:	2200      	movs	r2, #0
 800227a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800227c:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <MX_I2C3_Init+0x74>)
 800227e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002282:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002284:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <MX_I2C3_Init+0x74>)
 8002286:	2200      	movs	r2, #0
 8002288:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800228a:	4b12      	ldr	r3, [pc, #72]	@ (80022d4 <MX_I2C3_Init+0x74>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002290:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <MX_I2C3_Init+0x74>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002296:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <MX_I2C3_Init+0x74>)
 8002298:	2200      	movs	r2, #0
 800229a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800229c:	480d      	ldr	r0, [pc, #52]	@ (80022d4 <MX_I2C3_Init+0x74>)
 800229e:	f001 feb3 	bl	8004008 <HAL_I2C_Init>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80022a8:	f000 fb10 	bl	80028cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022ac:	2100      	movs	r1, #0
 80022ae:	4809      	ldr	r0, [pc, #36]	@ (80022d4 <MX_I2C3_Init+0x74>)
 80022b0:	f002 fece 	bl	8005050 <HAL_I2CEx_ConfigAnalogFilter>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80022ba:	f000 fb07 	bl	80028cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80022be:	2100      	movs	r1, #0
 80022c0:	4804      	ldr	r0, [pc, #16]	@ (80022d4 <MX_I2C3_Init+0x74>)
 80022c2:	f002 ff01 	bl	80050c8 <HAL_I2CEx_ConfigDigitalFilter>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80022cc:	f000 fafe 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20025a24 	.word	0x20025a24
 80022d8:	40005c00 	.word	0x40005c00
 80022dc:	000186a0 	.word	0x000186a0

080022e0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b09a      	sub	sp, #104	@ 0x68
 80022e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80022e6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022ea:	2234      	movs	r2, #52	@ 0x34
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f005 f856 	bl	80073a0 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80022f4:	463b      	mov	r3, r7
 80022f6:	2234      	movs	r2, #52	@ 0x34
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f005 f850 	bl	80073a0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002300:	4b4e      	ldr	r3, [pc, #312]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002302:	4a4f      	ldr	r2, [pc, #316]	@ (8002440 <MX_LTDC_Init+0x160>)
 8002304:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002306:	4b4d      	ldr	r3, [pc, #308]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002308:	2200      	movs	r2, #0
 800230a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800230c:	4b4b      	ldr	r3, [pc, #300]	@ (800243c <MX_LTDC_Init+0x15c>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002312:	4b4a      	ldr	r3, [pc, #296]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002314:	2200      	movs	r2, #0
 8002316:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002318:	4b48      	ldr	r3, [pc, #288]	@ (800243c <MX_LTDC_Init+0x15c>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 800231e:	4b47      	ldr	r3, [pc, #284]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002320:	2207      	movs	r2, #7
 8002322:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8002324:	4b45      	ldr	r3, [pc, #276]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002326:	2203      	movs	r2, #3
 8002328:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800232a:	4b44      	ldr	r3, [pc, #272]	@ (800243c <MX_LTDC_Init+0x15c>)
 800232c:	220e      	movs	r2, #14
 800232e:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002330:	4b42      	ldr	r3, [pc, #264]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002332:	2205      	movs	r2, #5
 8002334:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8002336:	4b41      	ldr	r3, [pc, #260]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002338:	f240 228e 	movw	r2, #654	@ 0x28e
 800233c:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800233e:	4b3f      	ldr	r3, [pc, #252]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002340:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8002344:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8002346:	4b3d      	ldr	r3, [pc, #244]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002348:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800234c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 800234e:	4b3b      	ldr	r3, [pc, #236]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002350:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8002354:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002356:	4b39      	ldr	r3, [pc, #228]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800235e:	4b37      	ldr	r3, [pc, #220]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002366:	4b35      	ldr	r3, [pc, #212]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800236e:	4833      	ldr	r0, [pc, #204]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002370:	f002 feea 	bl	8005148 <HAL_LTDC_Init>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800237a:	f000 faa7 	bl	80028cc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8002382:	2300      	movs	r3, #0
 8002384:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8002386:	2300      	movs	r3, #0
 8002388:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800238e:	2300      	movs	r3, #0
 8002390:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8002396:	2300      	movs	r3, #0
 8002398:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800239a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800239e:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80023a0:	2305      	movs	r3, #5
 80023a2:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80023b6:	2300      	movs	r3, #0
 80023b8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80023c2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80023c6:	2200      	movs	r2, #0
 80023c8:	4619      	mov	r1, r3
 80023ca:	481c      	ldr	r0, [pc, #112]	@ (800243c <MX_LTDC_Init+0x15c>)
 80023cc:	f002 ff8c 	bl	80052e8 <HAL_LTDC_ConfigLayer>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80023d6:	f000 fa79 	bl	80028cc <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80023da:	2300      	movs	r3, #0
 80023dc:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80023e2:	2300      	movs	r3, #0
 80023e4:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80023f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023fa:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80023fc:	2305      	movs	r3, #5
 80023fe:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8002400:	2300      	movs	r3, #0
 8002402:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8002404:	2300      	movs	r3, #0
 8002406:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800240c:	2300      	movs	r3, #0
 800240e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002412:	2300      	movs	r3, #0
 8002414:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800241e:	463b      	mov	r3, r7
 8002420:	2201      	movs	r2, #1
 8002422:	4619      	mov	r1, r3
 8002424:	4805      	ldr	r0, [pc, #20]	@ (800243c <MX_LTDC_Init+0x15c>)
 8002426:	f002 ff5f 	bl	80052e8 <HAL_LTDC_ConfigLayer>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002430:	f000 fa4c 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002434:	bf00      	nop
 8002436:	3768      	adds	r7, #104	@ 0x68
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20025a78 	.word	0x20025a78
 8002440:	40016800 	.word	0x40016800

08002444 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <MX_RNG_Init+0x20>)
 800244a:	4a07      	ldr	r2, [pc, #28]	@ (8002468 <MX_RNG_Init+0x24>)
 800244c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800244e:	4805      	ldr	r0, [pc, #20]	@ (8002464 <MX_RNG_Init+0x20>)
 8002450:	f003 ff64 	bl	800631c <HAL_RNG_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800245a:	f000 fa37 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200000d0 	.word	0x200000d0
 8002468:	50060800 	.word	0x50060800

0800246c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <MX_SPI5_Init+0x64>)
 8002472:	4a18      	ldr	r2, [pc, #96]	@ (80024d4 <MX_SPI5_Init+0x68>)
 8002474:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002476:	4b16      	ldr	r3, [pc, #88]	@ (80024d0 <MX_SPI5_Init+0x64>)
 8002478:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800247c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800247e:	4b14      	ldr	r3, [pc, #80]	@ (80024d0 <MX_SPI5_Init+0x64>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002484:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <MX_SPI5_Init+0x64>)
 8002486:	2200      	movs	r2, #0
 8002488:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800248a:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <MX_SPI5_Init+0x64>)
 800248c:	2200      	movs	r2, #0
 800248e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002490:	4b0f      	ldr	r3, [pc, #60]	@ (80024d0 <MX_SPI5_Init+0x64>)
 8002492:	2200      	movs	r2, #0
 8002494:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002496:	4b0e      	ldr	r3, [pc, #56]	@ (80024d0 <MX_SPI5_Init+0x64>)
 8002498:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800249c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800249e:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <MX_SPI5_Init+0x64>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024a4:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <MX_SPI5_Init+0x64>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <MX_SPI5_Init+0x64>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024b0:	4b07      	ldr	r3, [pc, #28]	@ (80024d0 <MX_SPI5_Init+0x64>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80024b6:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <MX_SPI5_Init+0x64>)
 80024b8:	220a      	movs	r2, #10
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80024bc:	4804      	ldr	r0, [pc, #16]	@ (80024d0 <MX_SPI5_Init+0x64>)
 80024be:	f003 ffad 	bl	800641c <HAL_SPI_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80024c8:	f000 fa00 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	20025b20 	.word	0x20025b20
 80024d4:	40015000 	.word	0x40015000

080024d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024de:	f107 0308 	add.w	r3, r7, #8
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]
 80024e8:	609a      	str	r2, [r3, #8]
 80024ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ec:	463b      	mov	r3, r7
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024f4:	4b1d      	ldr	r3, [pc, #116]	@ (800256c <MX_TIM2_Init+0x94>)
 80024f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024fc:	4b1b      	ldr	r3, [pc, #108]	@ (800256c <MX_TIM2_Init+0x94>)
 80024fe:	2200      	movs	r2, #0
 8002500:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002502:	4b1a      	ldr	r3, [pc, #104]	@ (800256c <MX_TIM2_Init+0x94>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002508:	4b18      	ldr	r3, [pc, #96]	@ (800256c <MX_TIM2_Init+0x94>)
 800250a:	f04f 32ff 	mov.w	r2, #4294967295
 800250e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002510:	4b16      	ldr	r3, [pc, #88]	@ (800256c <MX_TIM2_Init+0x94>)
 8002512:	2200      	movs	r2, #0
 8002514:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002516:	4b15      	ldr	r3, [pc, #84]	@ (800256c <MX_TIM2_Init+0x94>)
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800251c:	4813      	ldr	r0, [pc, #76]	@ (800256c <MX_TIM2_Init+0x94>)
 800251e:	f004 fa5d 	bl	80069dc <HAL_TIM_Base_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002528:	f000 f9d0 	bl	80028cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800252c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002530:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002532:	f107 0308 	add.w	r3, r7, #8
 8002536:	4619      	mov	r1, r3
 8002538:	480c      	ldr	r0, [pc, #48]	@ (800256c <MX_TIM2_Init+0x94>)
 800253a:	f004 fa9e 	bl	8006a7a <HAL_TIM_ConfigClockSource>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002544:	f000 f9c2 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002548:	2300      	movs	r3, #0
 800254a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254c:	2300      	movs	r3, #0
 800254e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002550:	463b      	mov	r3, r7
 8002552:	4619      	mov	r1, r3
 8002554:	4805      	ldr	r0, [pc, #20]	@ (800256c <MX_TIM2_Init+0x94>)
 8002556:	f004 fc9d 	bl	8006e94 <HAL_TIMEx_MasterConfigSynchronization>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002560:	f000 f9b4 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002564:	bf00      	nop
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20025b78 	.word	0x20025b78

08002570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08e      	sub	sp, #56	@ 0x38
 8002574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	609a      	str	r2, [r3, #8]
 8002582:	60da      	str	r2, [r3, #12]
 8002584:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	623b      	str	r3, [r7, #32]
 800258a:	4bb2      	ldr	r3, [pc, #712]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	4ab1      	ldr	r2, [pc, #708]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002590:	f043 0304 	orr.w	r3, r3, #4
 8002594:	6313      	str	r3, [r2, #48]	@ 0x30
 8002596:	4baf      	ldr	r3, [pc, #700]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	f003 0304 	and.w	r3, r3, #4
 800259e:	623b      	str	r3, [r7, #32]
 80025a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	4bab      	ldr	r3, [pc, #684]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	4aaa      	ldr	r2, [pc, #680]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025ac:	f043 0320 	orr.w	r3, r3, #32
 80025b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b2:	4ba8      	ldr	r3, [pc, #672]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	f003 0320 	and.w	r3, r3, #32
 80025ba:	61fb      	str	r3, [r7, #28]
 80025bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	61bb      	str	r3, [r7, #24]
 80025c2:	4ba4      	ldr	r3, [pc, #656]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4aa3      	ldr	r2, [pc, #652]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4ba1      	ldr	r3, [pc, #644]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d6:	61bb      	str	r3, [r7, #24]
 80025d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	4b9d      	ldr	r3, [pc, #628]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4a9c      	ldr	r2, [pc, #624]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025e4:	f043 0301 	orr.w	r3, r3, #1
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4b9a      	ldr	r3, [pc, #616]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	4b96      	ldr	r3, [pc, #600]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a95      	ldr	r2, [pc, #596]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b93      	ldr	r3, [pc, #588]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	4b8f      	ldr	r3, [pc, #572]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	4a8e      	ldr	r2, [pc, #568]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 800261c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002620:	6313      	str	r3, [r2, #48]	@ 0x30
 8002622:	4b8c      	ldr	r3, [pc, #560]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	4b88      	ldr	r3, [pc, #544]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a87      	ldr	r2, [pc, #540]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002638:	f043 0310 	orr.w	r3, r3, #16
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b85      	ldr	r3, [pc, #532]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f003 0310 	and.w	r3, r3, #16
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	4b81      	ldr	r3, [pc, #516]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a80      	ldr	r2, [pc, #512]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 8002654:	f043 0308 	orr.w	r3, r3, #8
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b7e      	ldr	r3, [pc, #504]	@ (8002854 <MX_GPIO_Init+0x2e4>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8002666:	2200      	movs	r2, #0
 8002668:	2116      	movs	r1, #22
 800266a:	487b      	ldr	r0, [pc, #492]	@ (8002858 <MX_GPIO_Init+0x2e8>)
 800266c:	f001 fcb2 	bl	8003fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002670:	2200      	movs	r2, #0
 8002672:	2180      	movs	r1, #128	@ 0x80
 8002674:	4879      	ldr	r0, [pc, #484]	@ (800285c <MX_GPIO_Init+0x2ec>)
 8002676:	f001 fcad 	bl	8003fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800267a:	2200      	movs	r2, #0
 800267c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002680:	4877      	ldr	r0, [pc, #476]	@ (8002860 <MX_GPIO_Init+0x2f0>)
 8002682:	f001 fca7 	bl	8003fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8002686:	2200      	movs	r2, #0
 8002688:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800268c:	4875      	ldr	r0, [pc, #468]	@ (8002864 <MX_GPIO_Init+0x2f4>)
 800268e:	f001 fca1 	bl	8003fd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002692:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002696:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002698:	2302      	movs	r3, #2
 800269a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a0:	2303      	movs	r3, #3
 80026a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80026a4:	230c      	movs	r3, #12
 80026a6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ac:	4619      	mov	r1, r3
 80026ae:	486e      	ldr	r0, [pc, #440]	@ (8002868 <MX_GPIO_Init+0x2f8>)
 80026b0:	f001 f9d8 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80026b4:	2301      	movs	r3, #1
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b8:	2302      	movs	r3, #2
 80026ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c0:	2303      	movs	r3, #3
 80026c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80026c4:	230c      	movs	r3, #12
 80026c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80026c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026cc:	4619      	mov	r1, r3
 80026ce:	4862      	ldr	r0, [pc, #392]	@ (8002858 <MX_GPIO_Init+0x2e8>)
 80026d0:	f001 f9c8 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80026d4:	2316      	movs	r3, #22
 80026d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d8:	2301      	movs	r3, #1
 80026da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e0:	2300      	movs	r3, #0
 80026e2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026e8:	4619      	mov	r1, r3
 80026ea:	485b      	ldr	r0, [pc, #364]	@ (8002858 <MX_GPIO_Init+0x2e8>)
 80026ec:	f001 f9ba 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80026f0:	f248 0307 	movw	r3, #32775	@ 0x8007
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80026f6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80026fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002700:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002704:	4619      	mov	r1, r3
 8002706:	4855      	ldr	r0, [pc, #340]	@ (800285c <MX_GPIO_Init+0x2ec>)
 8002708:	f001 f9ac 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002710:	2301      	movs	r3, #1
 8002712:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002714:	2300      	movs	r3, #0
 8002716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002718:	2300      	movs	r3, #0
 800271a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800271c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002720:	4619      	mov	r1, r3
 8002722:	484e      	ldr	r0, [pc, #312]	@ (800285c <MX_GPIO_Init+0x2ec>)
 8002724:	f001 f99e 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002728:	2320      	movs	r3, #32
 800272a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800272c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002730:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8002736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800273a:	4619      	mov	r1, r3
 800273c:	4846      	ldr	r0, [pc, #280]	@ (8002858 <MX_GPIO_Init+0x2e8>)
 800273e:	f001 f991 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002742:	2304      	movs	r3, #4
 8002744:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002746:	2300      	movs	r3, #0
 8002748:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274a:	2300      	movs	r3, #0
 800274c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800274e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002752:	4619      	mov	r1, r3
 8002754:	4845      	ldr	r0, [pc, #276]	@ (800286c <MX_GPIO_Init+0x2fc>)
 8002756:	f001 f985 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800275a:	f248 1333 	movw	r3, #33075	@ 0x8133
 800275e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002760:	2302      	movs	r3, #2
 8002762:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002768:	2303      	movs	r3, #3
 800276a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800276c:	230c      	movs	r3, #12
 800276e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002770:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002774:	4619      	mov	r1, r3
 8002776:	483b      	ldr	r0, [pc, #236]	@ (8002864 <MX_GPIO_Init+0x2f4>)
 8002778:	f001 f974 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800277c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002780:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002782:	2302      	movs	r3, #2
 8002784:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278a:	2303      	movs	r3, #3
 800278c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800278e:	230c      	movs	r3, #12
 8002790:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002796:	4619      	mov	r1, r3
 8002798:	4835      	ldr	r0, [pc, #212]	@ (8002870 <MX_GPIO_Init+0x300>)
 800279a:	f001 f963 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800279e:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a4:	2302      	movs	r3, #2
 80027a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ac:	2300      	movs	r3, #0
 80027ae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80027b0:	230c      	movs	r3, #12
 80027b2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027b8:	4619      	mov	r1, r3
 80027ba:	482c      	ldr	r0, [pc, #176]	@ (800286c <MX_GPIO_Init+0x2fc>)
 80027bc:	f001 f952 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80027c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c6:	2300      	movs	r3, #0
 80027c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80027ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d2:	4619      	mov	r1, r3
 80027d4:	4825      	ldr	r0, [pc, #148]	@ (800286c <MX_GPIO_Init+0x2fc>)
 80027d6:	f001 f945 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80027da:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80027de:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e0:	2302      	movs	r3, #2
 80027e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e4:	2300      	movs	r3, #0
 80027e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e8:	2303      	movs	r3, #3
 80027ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027ec:	230c      	movs	r3, #12
 80027ee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027f4:	4619      	mov	r1, r3
 80027f6:	481a      	ldr	r0, [pc, #104]	@ (8002860 <MX_GPIO_Init+0x2f0>)
 80027f8:	f001 f934 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80027fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002800:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002802:	2300      	movs	r3, #0
 8002804:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002806:	2300      	movs	r3, #0
 8002808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800280a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800280e:	4619      	mov	r1, r3
 8002810:	4813      	ldr	r0, [pc, #76]	@ (8002860 <MX_GPIO_Init+0x2f0>)
 8002812:	f001 f927 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002816:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800281a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281c:	2301      	movs	r3, #1
 800281e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002824:	2300      	movs	r3, #0
 8002826:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002828:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800282c:	4619      	mov	r1, r3
 800282e:	480c      	ldr	r0, [pc, #48]	@ (8002860 <MX_GPIO_Init+0x2f0>)
 8002830:	f001 f918 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002834:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	2302      	movs	r3, #2
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002846:	2307      	movs	r3, #7
 8002848:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800284e:	4619      	mov	r1, r3
 8002850:	e010      	b.n	8002874 <MX_GPIO_Init+0x304>
 8002852:	bf00      	nop
 8002854:	40023800 	.word	0x40023800
 8002858:	40020800 	.word	0x40020800
 800285c:	40020000 	.word	0x40020000
 8002860:	40020c00 	.word	0x40020c00
 8002864:	40021800 	.word	0x40021800
 8002868:	40021400 	.word	0x40021400
 800286c:	40020400 	.word	0x40020400
 8002870:	40021000 	.word	0x40021000
 8002874:	4812      	ldr	r0, [pc, #72]	@ (80028c0 <MX_GPIO_Init+0x350>)
 8002876:	f001 f8f5 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800287a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002880:	2301      	movs	r3, #1
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002888:	2300      	movs	r3, #0
 800288a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800288c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002890:	4619      	mov	r1, r3
 8002892:	480c      	ldr	r0, [pc, #48]	@ (80028c4 <MX_GPIO_Init+0x354>)
 8002894:	f001 f8e6 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002898:	2360      	movs	r3, #96	@ 0x60
 800289a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289c:	2302      	movs	r3, #2
 800289e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a4:	2303      	movs	r3, #3
 80028a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80028a8:	230c      	movs	r3, #12
 80028aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b0:	4619      	mov	r1, r3
 80028b2:	4805      	ldr	r0, [pc, #20]	@ (80028c8 <MX_GPIO_Init+0x358>)
 80028b4:	f001 f8d6 	bl	8003a64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028b8:	bf00      	nop
 80028ba:	3738      	adds	r7, #56	@ 0x38
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40020000 	.word	0x40020000
 80028c4:	40021800 	.word	0x40021800
 80028c8:	40020400 	.word	0x40020400

080028cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80028d0:	b672      	cpsid	i
}
 80028d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028d4:	bf00      	nop
 80028d6:	e7fd      	b.n	80028d4 <Error_Handler+0x8>

080028d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	607b      	str	r3, [r7, #4]
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <HAL_MspInit+0x4c>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002924 <HAL_MspInit+0x4c>)
 80028e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002924 <HAL_MspInit+0x4c>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f6:	607b      	str	r3, [r7, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	603b      	str	r3, [r7, #0]
 80028fe:	4b09      	ldr	r3, [pc, #36]	@ (8002924 <HAL_MspInit+0x4c>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002902:	4a08      	ldr	r2, [pc, #32]	@ (8002924 <HAL_MspInit+0x4c>)
 8002904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002908:	6413      	str	r3, [r2, #64]	@ 0x40
 800290a:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <HAL_MspInit+0x4c>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002916:	2007      	movs	r0, #7
 8002918:	f001 f846 	bl	80039a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800291c:	bf00      	nop
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40023800 	.word	0x40023800

08002928 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	@ 0x28
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	60da      	str	r2, [r3, #12]
 800293e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a29      	ldr	r2, [pc, #164]	@ (80029ec <HAL_I2C_MspInit+0xc4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d14b      	bne.n	80029e2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	4b28      	ldr	r3, [pc, #160]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	4a27      	ldr	r2, [pc, #156]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 8002954:	f043 0304 	orr.w	r3, r3, #4
 8002958:	6313      	str	r3, [r2, #48]	@ 0x30
 800295a:	4b25      	ldr	r3, [pc, #148]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	f003 0304 	and.w	r3, r3, #4
 8002962:	613b      	str	r3, [r7, #16]
 8002964:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	4b21      	ldr	r3, [pc, #132]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	4a20      	ldr	r2, [pc, #128]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6313      	str	r3, [r2, #48]	@ 0x30
 8002976:	4b1e      	ldr	r3, [pc, #120]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002982:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002988:	2312      	movs	r3, #18
 800298a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002990:	2300      	movs	r3, #0
 8002992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002994:	2304      	movs	r3, #4
 8002996:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4619      	mov	r1, r3
 800299e:	4815      	ldr	r0, [pc, #84]	@ (80029f4 <HAL_I2C_MspInit+0xcc>)
 80029a0:	f001 f860 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80029a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029aa:	2312      	movs	r3, #18
 80029ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b2:	2300      	movs	r3, #0
 80029b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80029b6:	2304      	movs	r3, #4
 80029b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80029ba:	f107 0314 	add.w	r3, r7, #20
 80029be:	4619      	mov	r1, r3
 80029c0:	480d      	ldr	r0, [pc, #52]	@ (80029f8 <HAL_I2C_MspInit+0xd0>)
 80029c2:	f001 f84f 	bl	8003a64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	60bb      	str	r3, [r7, #8]
 80029ca:	4b09      	ldr	r3, [pc, #36]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ce:	4a08      	ldr	r2, [pc, #32]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 80029d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029d6:	4b06      	ldr	r3, [pc, #24]	@ (80029f0 <HAL_I2C_MspInit+0xc8>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029de:	60bb      	str	r3, [r7, #8]
 80029e0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80029e2:	bf00      	nop
 80029e4:	3728      	adds	r7, #40	@ 0x28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40005c00 	.word	0x40005c00
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020800 	.word	0x40020800
 80029f8:	40020000 	.word	0x40020000

080029fc <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b09a      	sub	sp, #104	@ 0x68
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	60da      	str	r2, [r3, #12]
 8002a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a18:	2230      	movs	r2, #48	@ 0x30
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f004 fcbf 	bl	80073a0 <memset>
  if(hltdc->Instance==LTDC)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a81      	ldr	r2, [pc, #516]	@ (8002c2c <HAL_LTDC_MspInit+0x230>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	f040 80fb 	bne.w	8002c24 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002a2e:	2308      	movs	r3, #8
 8002a30:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8002a32:	23c8      	movs	r3, #200	@ 0xc8
 8002a34:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002a36:	2302      	movs	r3, #2
 8002a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8002a3a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a44:	4618      	mov	r0, r3
 8002a46:	f003 faa9 	bl	8005f9c <HAL_RCCEx_PeriphCLKConfig>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8002a50:	f7ff ff3c 	bl	80028cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002a54:	2300      	movs	r3, #0
 8002a56:	623b      	str	r3, [r7, #32]
 8002a58:	4b75      	ldr	r3, [pc, #468]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5c:	4a74      	ldr	r2, [pc, #464]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a62:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a64:	4b72      	ldr	r3, [pc, #456]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a6c:	623b      	str	r3, [r7, #32]
 8002a6e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a70:	2300      	movs	r3, #0
 8002a72:	61fb      	str	r3, [r7, #28]
 8002a74:	4b6e      	ldr	r3, [pc, #440]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a78:	4a6d      	ldr	r2, [pc, #436]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a7a:	f043 0320 	orr.w	r3, r3, #32
 8002a7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a80:	4b6b      	ldr	r3, [pc, #428]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a84:	f003 0320 	and.w	r3, r3, #32
 8002a88:	61fb      	str	r3, [r7, #28]
 8002a8a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	61bb      	str	r3, [r7, #24]
 8002a90:	4b67      	ldr	r3, [pc, #412]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a94:	4a66      	ldr	r2, [pc, #408]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a9c:	4b64      	ldr	r3, [pc, #400]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	61bb      	str	r3, [r7, #24]
 8002aa6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
 8002aac:	4b60      	ldr	r3, [pc, #384]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab0:	4a5f      	ldr	r2, [pc, #380]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002ab2:	f043 0302 	orr.w	r3, r3, #2
 8002ab6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ab8:	4b5d      	ldr	r3, [pc, #372]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	617b      	str	r3, [r7, #20]
 8002ac2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	4b59      	ldr	r3, [pc, #356]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002acc:	4a58      	ldr	r2, [pc, #352]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ad2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ad4:	4b56      	ldr	r3, [pc, #344]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	4b52      	ldr	r3, [pc, #328]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae8:	4a51      	ldr	r2, [pc, #324]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	6313      	str	r3, [r2, #48]	@ 0x30
 8002af0:	4b4f      	ldr	r3, [pc, #316]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
 8002b00:	4b4b      	ldr	r3, [pc, #300]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b04:	4a4a      	ldr	r2, [pc, #296]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002b06:	f043 0308 	orr.w	r3, r3, #8
 8002b0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b0c:	4b48      	ldr	r3, [pc, #288]	@ (8002c30 <HAL_LTDC_MspInit+0x234>)
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002b18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b1c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b2a:	230e      	movs	r3, #14
 8002b2c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002b2e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b32:	4619      	mov	r1, r3
 8002b34:	483f      	ldr	r0, [pc, #252]	@ (8002c34 <HAL_LTDC_MspInit+0x238>)
 8002b36:	f000 ff95 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002b3a:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002b3e:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b40:	2302      	movs	r3, #2
 8002b42:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b4c:	230e      	movs	r3, #14
 8002b4e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b54:	4619      	mov	r1, r3
 8002b56:	4838      	ldr	r0, [pc, #224]	@ (8002c38 <HAL_LTDC_MspInit+0x23c>)
 8002b58:	f000 ff84 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b60:	2302      	movs	r3, #2
 8002b62:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b64:	2300      	movs	r3, #0
 8002b66:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002b6c:	2309      	movs	r3, #9
 8002b6e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b70:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b74:	4619      	mov	r1, r3
 8002b76:	4831      	ldr	r0, [pc, #196]	@ (8002c3c <HAL_LTDC_MspInit+0x240>)
 8002b78:	f000 ff74 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002b7c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002b80:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b82:	2302      	movs	r3, #2
 8002b84:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b8e:	230e      	movs	r3, #14
 8002b90:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002b96:	4619      	mov	r1, r3
 8002b98:	4828      	ldr	r0, [pc, #160]	@ (8002c3c <HAL_LTDC_MspInit+0x240>)
 8002b9a:	f000 ff63 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002b9e:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002ba2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bac:	2300      	movs	r3, #0
 8002bae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bb0:	230e      	movs	r3, #14
 8002bb2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002bb4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4821      	ldr	r0, [pc, #132]	@ (8002c40 <HAL_LTDC_MspInit+0x244>)
 8002bbc:	f000 ff52 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002bc0:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002bc4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bd2:	230e      	movs	r3, #14
 8002bd4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bd6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4819      	ldr	r0, [pc, #100]	@ (8002c44 <HAL_LTDC_MspInit+0x248>)
 8002bde:	f000 ff41 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002be2:	2348      	movs	r3, #72	@ 0x48
 8002be4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bf2:	230e      	movs	r3, #14
 8002bf4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bf6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4812      	ldr	r0, [pc, #72]	@ (8002c48 <HAL_LTDC_MspInit+0x24c>)
 8002bfe:	f000 ff31 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002c02:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c06:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2300      	movs	r3, #0
 8002c12:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002c14:	2309      	movs	r3, #9
 8002c16:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4808      	ldr	r0, [pc, #32]	@ (8002c40 <HAL_LTDC_MspInit+0x244>)
 8002c20:	f000 ff20 	bl	8003a64 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8002c24:	bf00      	nop
 8002c26:	3768      	adds	r7, #104	@ 0x68
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40016800 	.word	0x40016800
 8002c30:	40023800 	.word	0x40023800
 8002c34:	40021400 	.word	0x40021400
 8002c38:	40020000 	.word	0x40020000
 8002c3c:	40020400 	.word	0x40020400
 8002c40:	40021800 	.word	0x40021800
 8002c44:	40020800 	.word	0x40020800
 8002c48:	40020c00 	.word	0x40020c00

08002c4c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a0b      	ldr	r2, [pc, #44]	@ (8002c88 <HAL_RNG_MspInit+0x3c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d10d      	bne.n	8002c7a <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	4b0a      	ldr	r3, [pc, #40]	@ (8002c8c <HAL_RNG_MspInit+0x40>)
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c66:	4a09      	ldr	r2, [pc, #36]	@ (8002c8c <HAL_RNG_MspInit+0x40>)
 8002c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c6c:	6353      	str	r3, [r2, #52]	@ 0x34
 8002c6e:	4b07      	ldr	r3, [pc, #28]	@ (8002c8c <HAL_RNG_MspInit+0x40>)
 8002c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002c7a:	bf00      	nop
 8002c7c:	3714      	adds	r7, #20
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	50060800 	.word	0x50060800
 8002c8c:	40023800 	.word	0x40023800

08002c90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	@ 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a19      	ldr	r2, [pc, #100]	@ (8002d14 <HAL_SPI_MspInit+0x84>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d12c      	bne.n	8002d0c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]
 8002cb6:	4b18      	ldr	r3, [pc, #96]	@ (8002d18 <HAL_SPI_MspInit+0x88>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	4a17      	ldr	r2, [pc, #92]	@ (8002d18 <HAL_SPI_MspInit+0x88>)
 8002cbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cc2:	4b15      	ldr	r3, [pc, #84]	@ (8002d18 <HAL_SPI_MspInit+0x88>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <HAL_SPI_MspInit+0x88>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	4a10      	ldr	r2, [pc, #64]	@ (8002d18 <HAL_SPI_MspInit+0x88>)
 8002cd8:	f043 0320 	orr.w	r3, r3, #32
 8002cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <HAL_SPI_MspInit+0x88>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	f003 0320 	and.w	r3, r3, #32
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002cea:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002cfc:	2305      	movs	r3, #5
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d00:	f107 0314 	add.w	r3, r7, #20
 8002d04:	4619      	mov	r1, r3
 8002d06:	4805      	ldr	r0, [pc, #20]	@ (8002d1c <HAL_SPI_MspInit+0x8c>)
 8002d08:	f000 feac 	bl	8003a64 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002d0c:	bf00      	nop
 8002d0e:	3728      	adds	r7, #40	@ 0x28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40015000 	.word	0x40015000
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40021400 	.word	0x40021400

08002d20 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a08      	ldr	r2, [pc, #32]	@ (8002d50 <HAL_SPI_MspDeInit+0x30>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d10a      	bne.n	8002d48 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002d32:	4b08      	ldr	r3, [pc, #32]	@ (8002d54 <HAL_SPI_MspDeInit+0x34>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	4a07      	ldr	r2, [pc, #28]	@ (8002d54 <HAL_SPI_MspDeInit+0x34>)
 8002d38:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002d3c:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002d3e:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002d42:	4805      	ldr	r0, [pc, #20]	@ (8002d58 <HAL_SPI_MspDeInit+0x38>)
 8002d44:	f001 f83a 	bl	8003dbc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002d48:	bf00      	nop
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40015000 	.word	0x40015000
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40021400 	.word	0x40021400

08002d5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d6c:	d10d      	bne.n	8002d8a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	4b09      	ldr	r3, [pc, #36]	@ (8002d98 <HAL_TIM_Base_MspInit+0x3c>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	4a08      	ldr	r2, [pc, #32]	@ (8002d98 <HAL_TIM_Base_MspInit+0x3c>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d7e:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <HAL_TIM_Base_MspInit+0x3c>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800

08002d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002da0:	bf00      	nop
 8002da2:	e7fd      	b.n	8002da0 <NMI_Handler+0x4>

08002da4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002da8:	bf00      	nop
 8002daa:	e7fd      	b.n	8002da8 <HardFault_Handler+0x4>

08002dac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002db0:	bf00      	nop
 8002db2:	e7fd      	b.n	8002db0 <MemManage_Handler+0x4>

08002db4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002db8:	bf00      	nop
 8002dba:	e7fd      	b.n	8002db8 <BusFault_Handler+0x4>

08002dbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dc0:	bf00      	nop
 8002dc2:	e7fd      	b.n	8002dc0 <UsageFault_Handler+0x4>

08002dc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dc8:	bf00      	nop
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002df2:	f000 fc83 	bl	80036fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8002e00:	f000 f9ce 	bl	80031a0 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8002e04:	f000 f98e 	bl	8003124 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002e08:	2202      	movs	r2, #2
 8002e0a:	2103      	movs	r1, #3
 8002e0c:	2082      	movs	r0, #130	@ 0x82
 8002e0e:	f000 fa1b 	bl	8003248 <I2C3_Write>
    HAL_Delay(5);
 8002e12:	2005      	movs	r0, #5
 8002e14:	f000 fc92 	bl	800373c <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2103      	movs	r1, #3
 8002e1c:	2082      	movs	r0, #130	@ 0x82
 8002e1e:	f000 fa13 	bl	8003248 <I2C3_Write>
    HAL_Delay(2);
 8002e22:	2002      	movs	r0, #2
 8002e24:	f000 fc8a 	bl	800373c <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8002e28:	1cba      	adds	r2, r7, #2
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	2082      	movs	r0, #130	@ 0x82
 8002e30:	f000 fa5a 	bl	80032e8 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8002e34:	887b      	ldrh	r3, [r7, #2]
 8002e36:	021b      	lsls	r3, r3, #8
 8002e38:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8002e3a:	887b      	ldrh	r3, [r7, #2]
 8002e3c:	0a1b      	lsrs	r3, r3, #8
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	88fb      	ldrh	r3, [r7, #6]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	f640 0211 	movw	r2, #2065	@ 0x811
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d001      	beq.n	8002e54 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e075      	b.n	8002f40 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002e54:	2202      	movs	r2, #2
 8002e56:	2103      	movs	r1, #3
 8002e58:	2082      	movs	r0, #130	@ 0x82
 8002e5a:	f000 f9f5 	bl	8003248 <I2C3_Write>
    HAL_Delay(5);
 8002e5e:	2005      	movs	r0, #5
 8002e60:	f000 fc6c 	bl	800373c <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002e64:	2200      	movs	r2, #0
 8002e66:	2103      	movs	r1, #3
 8002e68:	2082      	movs	r0, #130	@ 0x82
 8002e6a:	f000 f9ed 	bl	8003248 <I2C3_Write>
    HAL_Delay(2);
 8002e6e:	2002      	movs	r0, #2
 8002e70:	f000 fc64 	bl	800373c <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002e74:	2004      	movs	r0, #4
 8002e76:	f000 f867 	bl	8002f48 <STMPE811_Read>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8002e7e:	797b      	ldrb	r3, [r7, #5]
 8002e80:	f023 0301 	bic.w	r3, r3, #1
 8002e84:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002e86:	797b      	ldrb	r3, [r7, #5]
 8002e88:	461a      	mov	r2, r3
 8002e8a:	2104      	movs	r1, #4
 8002e8c:	2082      	movs	r0, #130	@ 0x82
 8002e8e:	f000 f9db 	bl	8003248 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002e92:	2004      	movs	r0, #4
 8002e94:	f000 f858 	bl	8002f48 <STMPE811_Read>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002e9c:	797b      	ldrb	r3, [r7, #5]
 8002e9e:	f023 0302 	bic.w	r3, r3, #2
 8002ea2:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002ea4:	797b      	ldrb	r3, [r7, #5]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	2104      	movs	r1, #4
 8002eaa:	2082      	movs	r0, #130	@ 0x82
 8002eac:	f000 f9cc 	bl	8003248 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002eb0:	2249      	movs	r2, #73	@ 0x49
 8002eb2:	2120      	movs	r1, #32
 8002eb4:	2082      	movs	r0, #130	@ 0x82
 8002eb6:	f000 f9c7 	bl	8003248 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8002eba:	2002      	movs	r0, #2
 8002ebc:	f000 fc3e 	bl	800373c <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	2121      	movs	r1, #33	@ 0x21
 8002ec4:	2082      	movs	r0, #130	@ 0x82
 8002ec6:	f000 f9bf 	bl	8003248 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002eca:	2017      	movs	r0, #23
 8002ecc:	f000 f83c 	bl	8002f48 <STMPE811_Read>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8002ed4:	797b      	ldrb	r3, [r7, #5]
 8002ed6:	f043 031e 	orr.w	r3, r3, #30
 8002eda:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002edc:	797b      	ldrb	r3, [r7, #5]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	2117      	movs	r1, #23
 8002ee2:	2082      	movs	r0, #130	@ 0x82
 8002ee4:	f000 f9b0 	bl	8003248 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8002ee8:	229a      	movs	r2, #154	@ 0x9a
 8002eea:	2141      	movs	r1, #65	@ 0x41
 8002eec:	2082      	movs	r0, #130	@ 0x82
 8002eee:	f000 f9ab 	bl	8003248 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	214a      	movs	r1, #74	@ 0x4a
 8002ef6:	2082      	movs	r0, #130	@ 0x82
 8002ef8:	f000 f9a6 	bl	8003248 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002efc:	2201      	movs	r2, #1
 8002efe:	214b      	movs	r1, #75	@ 0x4b
 8002f00:	2082      	movs	r0, #130	@ 0x82
 8002f02:	f000 f9a1 	bl	8003248 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002f06:	2200      	movs	r2, #0
 8002f08:	214b      	movs	r1, #75	@ 0x4b
 8002f0a:	2082      	movs	r0, #130	@ 0x82
 8002f0c:	f000 f99c 	bl	8003248 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002f10:	2201      	movs	r2, #1
 8002f12:	2156      	movs	r1, #86	@ 0x56
 8002f14:	2082      	movs	r0, #130	@ 0x82
 8002f16:	f000 f997 	bl	8003248 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	2158      	movs	r1, #88	@ 0x58
 8002f1e:	2082      	movs	r0, #130	@ 0x82
 8002f20:	f000 f992 	bl	8003248 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8002f24:	2203      	movs	r2, #3
 8002f26:	2140      	movs	r1, #64	@ 0x40
 8002f28:	2082      	movs	r0, #130	@ 0x82
 8002f2a:	f000 f98d 	bl	8003248 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002f2e:	22ff      	movs	r2, #255	@ 0xff
 8002f30:	210b      	movs	r1, #11
 8002f32:	2082      	movs	r0, #130	@ 0x82
 8002f34:	f000 f988 	bl	8003248 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8002f38:	20c8      	movs	r0, #200	@ 0xc8
 8002f3a:	f000 fbff 	bl	800373c <HAL_Delay>

    return STMPE811_State_Ok;
 8002f3e:	2302      	movs	r3, #2

}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002f52:	f107 020f 	add.w	r2, r7, #15
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	4619      	mov	r1, r3
 8002f5a:	2082      	movs	r0, #130	@ 0x82
 8002f5c:	f000 f99e 	bl	800329c <I2C3_Read>

    return readData;
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	791a      	ldrb	r2, [r3, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8002f7a:	2040      	movs	r0, #64	@ 0x40
 8002f7c:	f7ff ffe4 	bl	8002f48 <STMPE811_Read>
 8002f80:	4603      	mov	r3, r0
 8002f82:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8002f84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	db0e      	blt.n	8002faa <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002f92:	2201      	movs	r2, #1
 8002f94:	214b      	movs	r1, #75	@ 0x4b
 8002f96:	2082      	movs	r0, #130	@ 0x82
 8002f98:	f000 f956 	bl	8003248 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	214b      	movs	r1, #75	@ 0x4b
 8002fa0:	2082      	movs	r0, #130	@ 0x82
 8002fa2:	f000 f951 	bl	8003248 <I2C3_Write>

        return STMPE811_State_Released;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0a7      	b.n	80030fa <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	799b      	ldrb	r3, [r3, #6]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d117      	bne.n	8002fe2 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f000 f9b8 	bl	800332c <TM_STMPE811_ReadX>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	885b      	ldrh	r3, [r3, #2]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f000 fa0b 	bl	80033e8 <TM_STMPE811_ReadY>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002fd8:	3301      	adds	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	805a      	strh	r2, [r3, #2]
 8002fe0:	e048      	b.n	8003074 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	799b      	ldrb	r3, [r3, #6]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d112      	bne.n	8003010 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 f99c 	bl	800332c <TM_STMPE811_ReadX>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	885b      	ldrh	r3, [r3, #2]
 8003000:	4618      	mov	r0, r3
 8003002:	f000 f9f1 	bl	80033e8 <TM_STMPE811_ReadY>
 8003006:	4603      	mov	r3, r0
 8003008:	461a      	mov	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	805a      	strh	r2, [r3, #2]
 800300e:	e031      	b.n	8003074 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	799b      	ldrb	r3, [r3, #6]
 8003014:	2b02      	cmp	r3, #2
 8003016:	d115      	bne.n	8003044 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	885b      	ldrh	r3, [r3, #2]
 800301c:	4618      	mov	r0, r3
 800301e:	f000 f985 	bl	800332c <TM_STMPE811_ReadX>
 8003022:	4603      	mov	r3, r0
 8003024:	461a      	mov	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f9da 	bl	80033e8 <TM_STMPE811_ReadY>
 8003034:	4603      	mov	r3, r0
 8003036:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800303a:	3301      	adds	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	801a      	strh	r2, [r3, #0]
 8003042:	e017      	b.n	8003074 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	799b      	ldrb	r3, [r3, #6]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d113      	bne.n	8003074 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f000 f96b 	bl	800332c <TM_STMPE811_ReadX>
 8003056:	4603      	mov	r3, r0
 8003058:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800305c:	b29a      	uxth	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f000 f9be 	bl	80033e8 <TM_STMPE811_ReadY>
 800306c:	4603      	mov	r3, r0
 800306e:	461a      	mov	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003074:	2201      	movs	r2, #1
 8003076:	214b      	movs	r1, #75	@ 0x4b
 8003078:	2082      	movs	r0, #130	@ 0x82
 800307a:	f000 f8e5 	bl	8003248 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800307e:	2200      	movs	r2, #0
 8003080:	214b      	movs	r1, #75	@ 0x4b
 8003082:	2082      	movs	r0, #130	@ 0x82
 8003084:	f000 f8e0 	bl	8003248 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	799b      	ldrb	r3, [r3, #6]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <STMPE811_ReadTouch+0x12e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	799b      	ldrb	r3, [r3, #6]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d115      	bne.n	80030c4 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d027      	beq.n	80030f0 <STMPE811_ReadTouch+0x186>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	881b      	ldrh	r3, [r3, #0]
 80030a4:	2bee      	cmp	r3, #238	@ 0xee
 80030a6:	d823      	bhi.n	80030f0 <STMPE811_ReadTouch+0x186>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	885b      	ldrh	r3, [r3, #2]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d01f      	beq.n	80030f0 <STMPE811_ReadTouch+0x186>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	885b      	ldrh	r3, [r3, #2]
 80030b4:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80030b8:	d81a      	bhi.n	80030f0 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80030c0:	2300      	movs	r3, #0
 80030c2:	e01a      	b.n	80030fa <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d012      	beq.n	80030f2 <STMPE811_ReadTouch+0x188>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	881b      	ldrh	r3, [r3, #0]
 80030d0:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80030d4:	d80d      	bhi.n	80030f2 <STMPE811_ReadTouch+0x188>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	885b      	ldrh	r3, [r3, #2]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d009      	beq.n	80030f2 <STMPE811_ReadTouch+0x188>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	885b      	ldrh	r3, [r3, #2]
 80030e2:	2bee      	cmp	r3, #238	@ 0xee
 80030e4:	d805      	bhi.n	80030f2 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80030ec:	2300      	movs	r3, #0
 80030ee:	e004      	b.n	80030fa <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80030f0:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2201      	movs	r2, #1
 80030f6:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80030f8:	2301      	movs	r3, #1
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8003108:	4b05      	ldr	r3, [pc, #20]	@ (8003120 <verifyHAL_I2C_IS_OKAY+0x1c>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8003110:	bf00      	nop
 8003112:	e7fd      	b.n	8003110 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20025c14 	.word	0x20025c14

08003124 <I2C3_Init>:

static void I2C3_Init()
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	603b      	str	r3, [r7, #0]
 800312e:	4b18      	ldr	r3, [pc, #96]	@ (8003190 <I2C3_Init+0x6c>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	4a17      	ldr	r2, [pc, #92]	@ (8003190 <I2C3_Init+0x6c>)
 8003134:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003138:	6413      	str	r3, [r2, #64]	@ 0x40
 800313a:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <I2C3_Init+0x6c>)
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003142:	603b      	str	r3, [r7, #0]
 8003144:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8003146:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <I2C3_Init+0x70>)
 8003148:	4a13      	ldr	r2, [pc, #76]	@ (8003198 <I2C3_Init+0x74>)
 800314a:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 800314c:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <I2C3_Init+0x70>)
 800314e:	4a13      	ldr	r2, [pc, #76]	@ (800319c <I2C3_Init+0x78>)
 8003150:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003152:	4b10      	ldr	r3, [pc, #64]	@ (8003194 <I2C3_Init+0x70>)
 8003154:	2200      	movs	r2, #0
 8003156:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8003158:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <I2C3_Init+0x70>)
 800315a:	2200      	movs	r2, #0
 800315c:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800315e:	4b0d      	ldr	r3, [pc, #52]	@ (8003194 <I2C3_Init+0x70>)
 8003160:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003164:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8003166:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <I2C3_Init+0x70>)
 8003168:	2200      	movs	r2, #0
 800316a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800316c:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <I2C3_Init+0x70>)
 800316e:	2200      	movs	r2, #0
 8003170:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8003172:	4808      	ldr	r0, [pc, #32]	@ (8003194 <I2C3_Init+0x70>)
 8003174:	f000 ff48 	bl	8004008 <HAL_I2C_Init>
 8003178:	4603      	mov	r3, r0
 800317a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8003182:	bf00      	nop
 8003184:	e7fd      	b.n	8003182 <I2C3_Init+0x5e>
    }
    return;
 8003186:	bf00      	nop
}
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40023800 	.word	0x40023800
 8003194:	20025bc0 	.word	0x20025bc0
 8003198:	40005c00 	.word	0x40005c00
 800319c:	000186a0 	.word	0x000186a0

080031a0 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b088      	sub	sp, #32
 80031a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a6:	f107 030c 	add.w	r3, r7, #12
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	605a      	str	r2, [r3, #4]
 80031b0:	609a      	str	r2, [r3, #8]
 80031b2:	60da      	str	r2, [r3, #12]
 80031b4:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	4b20      	ldr	r3, [pc, #128]	@ (800323c <I2C3_MspInit+0x9c>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	4a1f      	ldr	r2, [pc, #124]	@ (800323c <I2C3_MspInit+0x9c>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031c6:	4b1d      	ldr	r3, [pc, #116]	@ (800323c <I2C3_MspInit+0x9c>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	607b      	str	r3, [r7, #4]
 80031d6:	4b19      	ldr	r3, [pc, #100]	@ (800323c <I2C3_MspInit+0x9c>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031da:	4a18      	ldr	r2, [pc, #96]	@ (800323c <I2C3_MspInit+0x9c>)
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031e2:	4b16      	ldr	r3, [pc, #88]	@ (800323c <I2C3_MspInit+0x9c>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	607b      	str	r3, [r7, #4]
 80031ec:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80031ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031f4:	2312      	movs	r3, #18
 80031f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fc:	2300      	movs	r3, #0
 80031fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003200:	2304      	movs	r3, #4
 8003202:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003204:	f107 030c 	add.w	r3, r7, #12
 8003208:	4619      	mov	r1, r3
 800320a:	480d      	ldr	r0, [pc, #52]	@ (8003240 <I2C3_MspInit+0xa0>)
 800320c:	f000 fc2a 	bl	8003a64 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003214:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003216:	2312      	movs	r3, #18
 8003218:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321e:	2300      	movs	r3, #0
 8003220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003222:	2304      	movs	r3, #4
 8003224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8003226:	f107 030c 	add.w	r3, r7, #12
 800322a:	4619      	mov	r1, r3
 800322c:	4805      	ldr	r0, [pc, #20]	@ (8003244 <I2C3_MspInit+0xa4>)
 800322e:	f000 fc19 	bl	8003a64 <HAL_GPIO_Init>
    
}
 8003232:	bf00      	nop
 8003234:	3720      	adds	r7, #32
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40023800 	.word	0x40023800
 8003240:	40020800 	.word	0x40020800
 8003244:	40020000 	.word	0x40020000

08003248 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af04      	add	r7, sp, #16
 800324e:	4603      	mov	r3, r0
 8003250:	80fb      	strh	r3, [r7, #6]
 8003252:	460b      	mov	r3, r1
 8003254:	717b      	strb	r3, [r7, #5]
 8003256:	4613      	mov	r3, r2
 8003258:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800325a:	793b      	ldrb	r3, [r7, #4]
 800325c:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800325e:	797b      	ldrb	r3, [r7, #5]
 8003260:	b29a      	uxth	r2, r3
 8003262:	88f9      	ldrh	r1, [r7, #6]
 8003264:	4b0a      	ldr	r3, [pc, #40]	@ (8003290 <I2C3_Write+0x48>)
 8003266:	9302      	str	r3, [sp, #8]
 8003268:	2301      	movs	r3, #1
 800326a:	9301      	str	r3, [sp, #4]
 800326c:	f107 030f 	add.w	r3, r7, #15
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	2301      	movs	r3, #1
 8003274:	4807      	ldr	r0, [pc, #28]	@ (8003294 <I2C3_Write+0x4c>)
 8003276:	f001 f80b 	bl	8004290 <HAL_I2C_Mem_Write>
 800327a:	4603      	mov	r3, r0
 800327c:	461a      	mov	r2, r3
 800327e:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <I2C3_Write+0x50>)
 8003280:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003282:	f7ff ff3f 	bl	8003104 <verifyHAL_I2C_IS_OKAY>
}
 8003286:	bf00      	nop
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	0003d090 	.word	0x0003d090
 8003294:	20025bc0 	.word	0x20025bc0
 8003298:	20025c14 	.word	0x20025c14

0800329c <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af04      	add	r7, sp, #16
 80032a2:	4603      	mov	r3, r0
 80032a4:	603a      	str	r2, [r7, #0]
 80032a6:	71fb      	strb	r3, [r7, #7]
 80032a8:	460b      	mov	r3, r1
 80032aa:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	b299      	uxth	r1, r3
 80032b0:	79bb      	ldrb	r3, [r7, #6]
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	4b09      	ldr	r3, [pc, #36]	@ (80032dc <I2C3_Read+0x40>)
 80032b6:	9302      	str	r3, [sp, #8]
 80032b8:	2301      	movs	r3, #1
 80032ba:	9301      	str	r3, [sp, #4]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	2301      	movs	r3, #1
 80032c2:	4807      	ldr	r0, [pc, #28]	@ (80032e0 <I2C3_Read+0x44>)
 80032c4:	f001 f8de 	bl	8004484 <HAL_I2C_Mem_Read>
 80032c8:	4603      	mov	r3, r0
 80032ca:	461a      	mov	r2, r3
 80032cc:	4b05      	ldr	r3, [pc, #20]	@ (80032e4 <I2C3_Read+0x48>)
 80032ce:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80032d0:	f7ff ff18 	bl	8003104 <verifyHAL_I2C_IS_OKAY>
}
 80032d4:	bf00      	nop
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	0003d090 	.word	0x0003d090
 80032e0:	20025bc0 	.word	0x20025bc0
 80032e4:	20025c14 	.word	0x20025c14

080032e8 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af04      	add	r7, sp, #16
 80032ee:	603a      	str	r2, [r7, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
 80032f6:	460b      	mov	r3, r1
 80032f8:	71bb      	strb	r3, [r7, #6]
 80032fa:	4613      	mov	r3, r2
 80032fc:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	b299      	uxth	r1, r3
 8003302:	79bb      	ldrb	r3, [r7, #6]
 8003304:	b29a      	uxth	r2, r3
 8003306:	4b07      	ldr	r3, [pc, #28]	@ (8003324 <I2C3_MulitByteRead+0x3c>)
 8003308:	9302      	str	r3, [sp, #8]
 800330a:	88bb      	ldrh	r3, [r7, #4]
 800330c:	9301      	str	r3, [sp, #4]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	2301      	movs	r3, #1
 8003314:	4804      	ldr	r0, [pc, #16]	@ (8003328 <I2C3_MulitByteRead+0x40>)
 8003316:	f001 f8b5 	bl	8004484 <HAL_I2C_Mem_Read>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	0003d090 	.word	0x0003d090
 8003328:	20025bc0 	.word	0x20025bc0

0800332c <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8003336:	204d      	movs	r0, #77	@ 0x4d
 8003338:	f7ff fe06 	bl	8002f48 <STMPE811_Read>
 800333c:	4603      	mov	r3, r0
 800333e:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8003340:	204e      	movs	r0, #78	@ 0x4e
 8003342:	f7ff fe01 	bl	8002f48 <STMPE811_Read>
 8003346:	4603      	mov	r3, r0
 8003348:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800334a:	7a7b      	ldrb	r3, [r7, #9]
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	b21a      	sxth	r2, r3
 8003350:	7a3b      	ldrb	r3, [r7, #8]
 8003352:	b21b      	sxth	r3, r3
 8003354:	4313      	orrs	r3, r2
 8003356:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8003358:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800335c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003360:	4293      	cmp	r3, r2
 8003362:	dc06      	bgt.n	8003372 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8003364:	89fb      	ldrh	r3, [r7, #14]
 8003366:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 800336a:	330c      	adds	r3, #12
 800336c:	b29b      	uxth	r3, r3
 800336e:	81fb      	strh	r3, [r7, #14]
 8003370:	e005      	b.n	800337e <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8003372:	89fb      	ldrh	r3, [r7, #14]
 8003374:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8003378:	3308      	adds	r3, #8
 800337a:	b29b      	uxth	r3, r3
 800337c:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 800337e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003382:	4a18      	ldr	r2, [pc, #96]	@ (80033e4 <TM_STMPE811_ReadX+0xb8>)
 8003384:	fb82 1203 	smull	r1, r2, r2, r3
 8003388:	441a      	add	r2, r3
 800338a:	10d2      	asrs	r2, r2, #3
 800338c:	17db      	asrs	r3, r3, #31
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8003392:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003396:	2bef      	cmp	r3, #239	@ 0xef
 8003398:	dd02      	ble.n	80033a0 <TM_STMPE811_ReadX+0x74>
        val = 239;
 800339a:	23ef      	movs	r3, #239	@ 0xef
 800339c:	81fb      	strh	r3, [r7, #14]
 800339e:	e005      	b.n	80033ac <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 80033a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	da01      	bge.n	80033ac <TM_STMPE811_ReadX+0x80>
        val = 0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 80033ac:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80033b0:	88fb      	ldrh	r3, [r7, #6]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	dd05      	ble.n	80033c2 <TM_STMPE811_ReadX+0x96>
 80033b6:	89fa      	ldrh	r2, [r7, #14]
 80033b8:	88fb      	ldrh	r3, [r7, #6]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	b29b      	uxth	r3, r3
 80033be:	b21b      	sxth	r3, r3
 80033c0:	e004      	b.n	80033cc <TM_STMPE811_ReadX+0xa0>
 80033c2:	89fb      	ldrh	r3, [r7, #14]
 80033c4:	88fa      	ldrh	r2, [r7, #6]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	b21b      	sxth	r3, r3
 80033cc:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80033ce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	dd01      	ble.n	80033da <TM_STMPE811_ReadX+0xae>
        return val;
 80033d6:	89fb      	ldrh	r3, [r7, #14]
 80033d8:	e000      	b.n	80033dc <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 80033da:	88fb      	ldrh	r3, [r7, #6]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	88888889 	.word	0x88888889

080033e8 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80033f2:	204f      	movs	r0, #79	@ 0x4f
 80033f4:	f7ff fda8 	bl	8002f48 <STMPE811_Read>
 80033f8:	4603      	mov	r3, r0
 80033fa:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80033fc:	2050      	movs	r0, #80	@ 0x50
 80033fe:	f7ff fda3 	bl	8002f48 <STMPE811_Read>
 8003402:	4603      	mov	r3, r0
 8003404:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8003406:	7a7b      	ldrb	r3, [r7, #9]
 8003408:	021b      	lsls	r3, r3, #8
 800340a:	b21a      	sxth	r2, r3
 800340c:	7a3b      	ldrb	r3, [r7, #8]
 800340e:	b21b      	sxth	r3, r3
 8003410:	4313      	orrs	r3, r2
 8003412:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8003414:	89fb      	ldrh	r3, [r7, #14]
 8003416:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800341a:	b29b      	uxth	r3, r3
 800341c:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 800341e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003422:	4a19      	ldr	r2, [pc, #100]	@ (8003488 <TM_STMPE811_ReadY+0xa0>)
 8003424:	fb82 1203 	smull	r1, r2, r2, r3
 8003428:	1052      	asrs	r2, r2, #1
 800342a:	17db      	asrs	r3, r3, #31
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8003430:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003434:	2b00      	cmp	r3, #0
 8003436:	dc02      	bgt.n	800343e <TM_STMPE811_ReadY+0x56>
        val = 0;
 8003438:	2300      	movs	r3, #0
 800343a:	81fb      	strh	r3, [r7, #14]
 800343c:	e007      	b.n	800344e <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 800343e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003442:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003446:	db02      	blt.n	800344e <TM_STMPE811_ReadY+0x66>
        val = 319;
 8003448:	f240 133f 	movw	r3, #319	@ 0x13f
 800344c:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 800344e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	429a      	cmp	r2, r3
 8003456:	dd05      	ble.n	8003464 <TM_STMPE811_ReadY+0x7c>
 8003458:	89fa      	ldrh	r2, [r7, #14]
 800345a:	88fb      	ldrh	r3, [r7, #6]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	b29b      	uxth	r3, r3
 8003460:	b21b      	sxth	r3, r3
 8003462:	e004      	b.n	800346e <TM_STMPE811_ReadY+0x86>
 8003464:	89fb      	ldrh	r3, [r7, #14]
 8003466:	88fa      	ldrh	r2, [r7, #6]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	b29b      	uxth	r3, r3
 800346c:	b21b      	sxth	r3, r3
 800346e:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8003470:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003474:	2b04      	cmp	r3, #4
 8003476:	dd01      	ble.n	800347c <TM_STMPE811_ReadY+0x94>
        return val;
 8003478:	89fb      	ldrh	r3, [r7, #14]
 800347a:	e000      	b.n	800347e <TM_STMPE811_ReadY+0x96>
    }
    return y;
 800347c:	88fb      	ldrh	r3, [r7, #6]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	2e8ba2e9 	.word	0x2e8ba2e9

0800348c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
}
 8003490:	bf00      	nop
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b086      	sub	sp, #24
 800349e:	af00      	add	r7, sp, #0
 80034a0:	60f8      	str	r0, [r7, #12]
 80034a2:	60b9      	str	r1, [r7, #8]
 80034a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	e00a      	b.n	80034c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034ac:	f3af 8000 	nop.w
 80034b0:	4601      	mov	r1, r0
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	60ba      	str	r2, [r7, #8]
 80034b8:	b2ca      	uxtb	r2, r1
 80034ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	3301      	adds	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	dbf0      	blt.n	80034ac <_read+0x12>
  }

  return len;
 80034ca:	687b      	ldr	r3, [r7, #4]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3718      	adds	r7, #24
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
 80034e4:	e009      	b.n	80034fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	1c5a      	adds	r2, r3, #1
 80034ea:	60ba      	str	r2, [r7, #8]
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	3301      	adds	r3, #1
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	429a      	cmp	r2, r3
 8003500:	dbf1      	blt.n	80034e6 <_write+0x12>
  }
  return len;
 8003502:	687b      	ldr	r3, [r7, #4]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3718      	adds	r7, #24
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <_close>:

int _close(int file)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003514:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003518:	4618      	mov	r0, r3
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003534:	605a      	str	r2, [r3, #4]
  return 0;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <_isatty>:

int _isatty(int file)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800354c:	2301      	movs	r3, #1
}
 800354e:	4618      	mov	r0, r3
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800355a:	b480      	push	{r7}
 800355c:	b085      	sub	sp, #20
 800355e:	af00      	add	r7, sp, #0
 8003560:	60f8      	str	r0, [r7, #12]
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3714      	adds	r7, #20
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800357c:	4a14      	ldr	r2, [pc, #80]	@ (80035d0 <_sbrk+0x5c>)
 800357e:	4b15      	ldr	r3, [pc, #84]	@ (80035d4 <_sbrk+0x60>)
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003588:	4b13      	ldr	r3, [pc, #76]	@ (80035d8 <_sbrk+0x64>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d102      	bne.n	8003596 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003590:	4b11      	ldr	r3, [pc, #68]	@ (80035d8 <_sbrk+0x64>)
 8003592:	4a12      	ldr	r2, [pc, #72]	@ (80035dc <_sbrk+0x68>)
 8003594:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003596:	4b10      	ldr	r3, [pc, #64]	@ (80035d8 <_sbrk+0x64>)
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4413      	add	r3, r2
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d207      	bcs.n	80035b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035a4:	f003 ff4a 	bl	800743c <__errno>
 80035a8:	4603      	mov	r3, r0
 80035aa:	220c      	movs	r2, #12
 80035ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035ae:	f04f 33ff 	mov.w	r3, #4294967295
 80035b2:	e009      	b.n	80035c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035b4:	4b08      	ldr	r3, [pc, #32]	@ (80035d8 <_sbrk+0x64>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035ba:	4b07      	ldr	r3, [pc, #28]	@ (80035d8 <_sbrk+0x64>)
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4413      	add	r3, r2
 80035c2:	4a05      	ldr	r2, [pc, #20]	@ (80035d8 <_sbrk+0x64>)
 80035c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035c6:	68fb      	ldr	r3, [r7, #12]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3718      	adds	r7, #24
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	20030000 	.word	0x20030000
 80035d4:	00000400 	.word	0x00000400
 80035d8:	20025c18 	.word	0x20025c18
 80035dc:	20025d70 	.word	0x20025d70

080035e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035e4:	4b06      	ldr	r3, [pc, #24]	@ (8003600 <SystemInit+0x20>)
 80035e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ea:	4a05      	ldr	r2, [pc, #20]	@ (8003600 <SystemInit+0x20>)
 80035ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	e000ed00 	.word	0xe000ed00

08003604 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003604:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800363c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003608:	f7ff ffea 	bl	80035e0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800360c:	480c      	ldr	r0, [pc, #48]	@ (8003640 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800360e:	490d      	ldr	r1, [pc, #52]	@ (8003644 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003610:	4a0d      	ldr	r2, [pc, #52]	@ (8003648 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003612:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003614:	e002      	b.n	800361c <LoopCopyDataInit>

08003616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800361a:	3304      	adds	r3, #4

0800361c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800361c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800361e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003620:	d3f9      	bcc.n	8003616 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003622:	4a0a      	ldr	r2, [pc, #40]	@ (800364c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003624:	4c0a      	ldr	r4, [pc, #40]	@ (8003650 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003628:	e001      	b.n	800362e <LoopFillZerobss>

0800362a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800362a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800362c:	3204      	adds	r2, #4

0800362e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800362e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003630:	d3fb      	bcc.n	800362a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003632:	f003 ff09 	bl	8007448 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003636:	f7fe fd8e 	bl	8002156 <main>
  bx  lr    
 800363a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800363c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003640:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003644:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8003648:	08009124 	.word	0x08009124
  ldr r2, =_sbss
 800364c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003650:	20025d6c 	.word	0x20025d6c

08003654 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003654:	e7fe      	b.n	8003654 <ADC_IRQHandler>
	...

08003658 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800365c:	4b0e      	ldr	r3, [pc, #56]	@ (8003698 <HAL_Init+0x40>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a0d      	ldr	r2, [pc, #52]	@ (8003698 <HAL_Init+0x40>)
 8003662:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003666:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003668:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <HAL_Init+0x40>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a0a      	ldr	r2, [pc, #40]	@ (8003698 <HAL_Init+0x40>)
 800366e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003672:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003674:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <HAL_Init+0x40>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a07      	ldr	r2, [pc, #28]	@ (8003698 <HAL_Init+0x40>)
 800367a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800367e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003680:	2003      	movs	r0, #3
 8003682:	f000 f991 	bl	80039a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003686:	2000      	movs	r0, #0
 8003688:	f000 f808 	bl	800369c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800368c:	f7ff f924 	bl	80028d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40023c00 	.word	0x40023c00

0800369c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036a4:	4b12      	ldr	r3, [pc, #72]	@ (80036f0 <HAL_InitTick+0x54>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b12      	ldr	r3, [pc, #72]	@ (80036f4 <HAL_InitTick+0x58>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	4619      	mov	r1, r3
 80036ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80036b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ba:	4618      	mov	r0, r3
 80036bc:	f000 f9b7 	bl	8003a2e <HAL_SYSTICK_Config>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e00e      	b.n	80036e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b0f      	cmp	r3, #15
 80036ce:	d80a      	bhi.n	80036e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036d0:	2200      	movs	r2, #0
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	f04f 30ff 	mov.w	r0, #4294967295
 80036d8:	f000 f971 	bl	80039be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036dc:	4a06      	ldr	r2, [pc, #24]	@ (80036f8 <HAL_InitTick+0x5c>)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	e000      	b.n	80036e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20000010 	.word	0x20000010
 80036f4:	20000018 	.word	0x20000018
 80036f8:	20000014 	.word	0x20000014

080036fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003700:	4b06      	ldr	r3, [pc, #24]	@ (800371c <HAL_IncTick+0x20>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	4b06      	ldr	r3, [pc, #24]	@ (8003720 <HAL_IncTick+0x24>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4413      	add	r3, r2
 800370c:	4a04      	ldr	r2, [pc, #16]	@ (8003720 <HAL_IncTick+0x24>)
 800370e:	6013      	str	r3, [r2, #0]
}
 8003710:	bf00      	nop
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	20000018 	.word	0x20000018
 8003720:	20025c1c 	.word	0x20025c1c

08003724 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  return uwTick;
 8003728:	4b03      	ldr	r3, [pc, #12]	@ (8003738 <HAL_GetTick+0x14>)
 800372a:	681b      	ldr	r3, [r3, #0]
}
 800372c:	4618      	mov	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	20025c1c 	.word	0x20025c1c

0800373c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003744:	f7ff ffee 	bl	8003724 <HAL_GetTick>
 8003748:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003754:	d005      	beq.n	8003762 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003756:	4b0a      	ldr	r3, [pc, #40]	@ (8003780 <HAL_Delay+0x44>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4413      	add	r3, r2
 8003760:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003762:	bf00      	nop
 8003764:	f7ff ffde 	bl	8003724 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	429a      	cmp	r2, r3
 8003772:	d8f7      	bhi.n	8003764 <HAL_Delay+0x28>
  {
  }
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	20000018 	.word	0x20000018

08003784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037a0:	4013      	ands	r3, r2
 80037a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037b6:	4a04      	ldr	r2, [pc, #16]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	60d3      	str	r3, [r2, #12]
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d0:	4b04      	ldr	r3, [pc, #16]	@ (80037e4 <__NVIC_GetPriorityGrouping+0x18>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	0a1b      	lsrs	r3, r3, #8
 80037d6:	f003 0307 	and.w	r3, r3, #7
}
 80037da:	4618      	mov	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	db0b      	blt.n	8003812 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	f003 021f 	and.w	r2, r3, #31
 8003800:	4907      	ldr	r1, [pc, #28]	@ (8003820 <__NVIC_EnableIRQ+0x38>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	2001      	movs	r0, #1
 800380a:	fa00 f202 	lsl.w	r2, r0, r2
 800380e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	e000e100 	.word	0xe000e100

08003824 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800382e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003832:	2b00      	cmp	r3, #0
 8003834:	db12      	blt.n	800385c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	f003 021f 	and.w	r2, r3, #31
 800383c:	490a      	ldr	r1, [pc, #40]	@ (8003868 <__NVIC_DisableIRQ+0x44>)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	2001      	movs	r0, #1
 8003846:	fa00 f202 	lsl.w	r2, r0, r2
 800384a:	3320      	adds	r3, #32
 800384c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003850:	f3bf 8f4f 	dsb	sy
}
 8003854:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003856:	f3bf 8f6f 	isb	sy
}
 800385a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	e000e100 	.word	0xe000e100

0800386c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	4603      	mov	r3, r0
 8003874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387a:	2b00      	cmp	r3, #0
 800387c:	db0c      	blt.n	8003898 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	f003 021f 	and.w	r2, r3, #31
 8003884:	4907      	ldr	r1, [pc, #28]	@ (80038a4 <__NVIC_ClearPendingIRQ+0x38>)
 8003886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388a:	095b      	lsrs	r3, r3, #5
 800388c:	2001      	movs	r0, #1
 800388e:	fa00 f202 	lsl.w	r2, r0, r2
 8003892:	3360      	adds	r3, #96	@ 0x60
 8003894:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000e100 	.word	0xe000e100

080038a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4603      	mov	r3, r0
 80038b0:	6039      	str	r1, [r7, #0]
 80038b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	db0a      	blt.n	80038d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	b2da      	uxtb	r2, r3
 80038c0:	490c      	ldr	r1, [pc, #48]	@ (80038f4 <__NVIC_SetPriority+0x4c>)
 80038c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c6:	0112      	lsls	r2, r2, #4
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	440b      	add	r3, r1
 80038cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038d0:	e00a      	b.n	80038e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	4908      	ldr	r1, [pc, #32]	@ (80038f8 <__NVIC_SetPriority+0x50>)
 80038d8:	79fb      	ldrb	r3, [r7, #7]
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	3b04      	subs	r3, #4
 80038e0:	0112      	lsls	r2, r2, #4
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	440b      	add	r3, r1
 80038e6:	761a      	strb	r2, [r3, #24]
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr
 80038f4:	e000e100 	.word	0xe000e100
 80038f8:	e000ed00 	.word	0xe000ed00

080038fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b089      	sub	sp, #36	@ 0x24
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f1c3 0307 	rsb	r3, r3, #7
 8003916:	2b04      	cmp	r3, #4
 8003918:	bf28      	it	cs
 800391a:	2304      	movcs	r3, #4
 800391c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	3304      	adds	r3, #4
 8003922:	2b06      	cmp	r3, #6
 8003924:	d902      	bls.n	800392c <NVIC_EncodePriority+0x30>
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	3b03      	subs	r3, #3
 800392a:	e000      	b.n	800392e <NVIC_EncodePriority+0x32>
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003930:	f04f 32ff 	mov.w	r2, #4294967295
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43da      	mvns	r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	401a      	ands	r2, r3
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003944:	f04f 31ff 	mov.w	r1, #4294967295
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	fa01 f303 	lsl.w	r3, r1, r3
 800394e:	43d9      	mvns	r1, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003954:	4313      	orrs	r3, r2
         );
}
 8003956:	4618      	mov	r0, r3
 8003958:	3724      	adds	r7, #36	@ 0x24
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
	...

08003964 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3b01      	subs	r3, #1
 8003970:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003974:	d301      	bcc.n	800397a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003976:	2301      	movs	r3, #1
 8003978:	e00f      	b.n	800399a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800397a:	4a0a      	ldr	r2, [pc, #40]	@ (80039a4 <SysTick_Config+0x40>)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3b01      	subs	r3, #1
 8003980:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003982:	210f      	movs	r1, #15
 8003984:	f04f 30ff 	mov.w	r0, #4294967295
 8003988:	f7ff ff8e 	bl	80038a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800398c:	4b05      	ldr	r3, [pc, #20]	@ (80039a4 <SysTick_Config+0x40>)
 800398e:	2200      	movs	r2, #0
 8003990:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003992:	4b04      	ldr	r3, [pc, #16]	@ (80039a4 <SysTick_Config+0x40>)
 8003994:	2207      	movs	r2, #7
 8003996:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	e000e010 	.word	0xe000e010

080039a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7ff fee7 	bl	8003784 <__NVIC_SetPriorityGrouping>
}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039be:	b580      	push	{r7, lr}
 80039c0:	b086      	sub	sp, #24
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	4603      	mov	r3, r0
 80039c6:	60b9      	str	r1, [r7, #8]
 80039c8:	607a      	str	r2, [r7, #4]
 80039ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039d0:	f7ff fefc 	bl	80037cc <__NVIC_GetPriorityGrouping>
 80039d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68b9      	ldr	r1, [r7, #8]
 80039da:	6978      	ldr	r0, [r7, #20]
 80039dc:	f7ff ff8e 	bl	80038fc <NVIC_EncodePriority>
 80039e0:	4602      	mov	r2, r0
 80039e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039e6:	4611      	mov	r1, r2
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff ff5d 	bl	80038a8 <__NVIC_SetPriority>
}
 80039ee:	bf00      	nop
 80039f0:	3718      	adds	r7, #24
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b082      	sub	sp, #8
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	4603      	mov	r3, r0
 80039fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff feef 	bl	80037e8 <__NVIC_EnableIRQ>
}
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b082      	sub	sp, #8
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	4603      	mov	r3, r0
 8003a1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff feff 	bl	8003824 <__NVIC_DisableIRQ>
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b082      	sub	sp, #8
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7ff ff94 	bl	8003964 <SysTick_Config>
 8003a3c:	4603      	mov	r3, r0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b082      	sub	sp, #8
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff ff09 	bl	800386c <__NVIC_ClearPendingIRQ>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
	...

08003a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b089      	sub	sp, #36	@ 0x24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	e177      	b.n	8003d70 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a80:	2201      	movs	r2, #1
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	f040 8166 	bne.w	8003d6a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d005      	beq.n	8003ab6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d130      	bne.n	8003b18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aec:	2201      	movs	r2, #1
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 0201 	and.w	r2, r3, #1
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	2b03      	cmp	r3, #3
 8003b22:	d017      	beq.n	8003b54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d123      	bne.n	8003ba8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	08da      	lsrs	r2, r3, #3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3208      	adds	r2, #8
 8003b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	220f      	movs	r2, #15
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	08da      	lsrs	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3208      	adds	r2, #8
 8003ba2:	69b9      	ldr	r1, [r7, #24]
 8003ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 0203 	and.w	r2, r3, #3
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 80c0 	beq.w	8003d6a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	4b66      	ldr	r3, [pc, #408]	@ (8003d88 <HAL_GPIO_Init+0x324>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf2:	4a65      	ldr	r2, [pc, #404]	@ (8003d88 <HAL_GPIO_Init+0x324>)
 8003bf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bfa:	4b63      	ldr	r3, [pc, #396]	@ (8003d88 <HAL_GPIO_Init+0x324>)
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c06:	4a61      	ldr	r2, [pc, #388]	@ (8003d8c <HAL_GPIO_Init+0x328>)
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	089b      	lsrs	r3, r3, #2
 8003c0c:	3302      	adds	r3, #2
 8003c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	220f      	movs	r2, #15
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a58      	ldr	r2, [pc, #352]	@ (8003d90 <HAL_GPIO_Init+0x32c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d037      	beq.n	8003ca2 <HAL_GPIO_Init+0x23e>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a57      	ldr	r2, [pc, #348]	@ (8003d94 <HAL_GPIO_Init+0x330>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d031      	beq.n	8003c9e <HAL_GPIO_Init+0x23a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a56      	ldr	r2, [pc, #344]	@ (8003d98 <HAL_GPIO_Init+0x334>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d02b      	beq.n	8003c9a <HAL_GPIO_Init+0x236>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a55      	ldr	r2, [pc, #340]	@ (8003d9c <HAL_GPIO_Init+0x338>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d025      	beq.n	8003c96 <HAL_GPIO_Init+0x232>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a54      	ldr	r2, [pc, #336]	@ (8003da0 <HAL_GPIO_Init+0x33c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d01f      	beq.n	8003c92 <HAL_GPIO_Init+0x22e>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a53      	ldr	r2, [pc, #332]	@ (8003da4 <HAL_GPIO_Init+0x340>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d019      	beq.n	8003c8e <HAL_GPIO_Init+0x22a>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a52      	ldr	r2, [pc, #328]	@ (8003da8 <HAL_GPIO_Init+0x344>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d013      	beq.n	8003c8a <HAL_GPIO_Init+0x226>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a51      	ldr	r2, [pc, #324]	@ (8003dac <HAL_GPIO_Init+0x348>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d00d      	beq.n	8003c86 <HAL_GPIO_Init+0x222>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a50      	ldr	r2, [pc, #320]	@ (8003db0 <HAL_GPIO_Init+0x34c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d007      	beq.n	8003c82 <HAL_GPIO_Init+0x21e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a4f      	ldr	r2, [pc, #316]	@ (8003db4 <HAL_GPIO_Init+0x350>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d101      	bne.n	8003c7e <HAL_GPIO_Init+0x21a>
 8003c7a:	2309      	movs	r3, #9
 8003c7c:	e012      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c7e:	230a      	movs	r3, #10
 8003c80:	e010      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c82:	2308      	movs	r3, #8
 8003c84:	e00e      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c86:	2307      	movs	r3, #7
 8003c88:	e00c      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c8a:	2306      	movs	r3, #6
 8003c8c:	e00a      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c8e:	2305      	movs	r3, #5
 8003c90:	e008      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c92:	2304      	movs	r3, #4
 8003c94:	e006      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c96:	2303      	movs	r3, #3
 8003c98:	e004      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c9a:	2302      	movs	r3, #2
 8003c9c:	e002      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <HAL_GPIO_Init+0x240>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	69fa      	ldr	r2, [r7, #28]
 8003ca6:	f002 0203 	and.w	r2, r2, #3
 8003caa:	0092      	lsls	r2, r2, #2
 8003cac:	4093      	lsls	r3, r2
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cb4:	4935      	ldr	r1, [pc, #212]	@ (8003d8c <HAL_GPIO_Init+0x328>)
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	089b      	lsrs	r3, r3, #2
 8003cba:	3302      	adds	r3, #2
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ce6:	4a34      	ldr	r2, [pc, #208]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cec:	4b32      	ldr	r3, [pc, #200]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d10:	4a29      	ldr	r2, [pc, #164]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d16:	4b28      	ldr	r3, [pc, #160]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4013      	ands	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d40:	4b1d      	ldr	r3, [pc, #116]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d64:	4a14      	ldr	r2, [pc, #80]	@ (8003db8 <HAL_GPIO_Init+0x354>)
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	61fb      	str	r3, [r7, #28]
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	2b0f      	cmp	r3, #15
 8003d74:	f67f ae84 	bls.w	8003a80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d78:	bf00      	nop
 8003d7a:	bf00      	nop
 8003d7c:	3724      	adds	r7, #36	@ 0x24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	40013800 	.word	0x40013800
 8003d90:	40020000 	.word	0x40020000
 8003d94:	40020400 	.word	0x40020400
 8003d98:	40020800 	.word	0x40020800
 8003d9c:	40020c00 	.word	0x40020c00
 8003da0:	40021000 	.word	0x40021000
 8003da4:	40021400 	.word	0x40021400
 8003da8:	40021800 	.word	0x40021800
 8003dac:	40021c00 	.word	0x40021c00
 8003db0:	40022000 	.word	0x40022000
 8003db4:	40022400 	.word	0x40022400
 8003db8:	40013c00 	.word	0x40013c00

08003dbc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b087      	sub	sp, #28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	e0d9      	b.n	8003f8c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003dd8:	2201      	movs	r2, #1
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	4013      	ands	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	f040 80c9 	bne.w	8003f86 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003df4:	4a6b      	ldr	r2, [pc, #428]	@ (8003fa4 <HAL_GPIO_DeInit+0x1e8>)
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	089b      	lsrs	r3, r3, #2
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e00:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f003 0303 	and.w	r3, r3, #3
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	220f      	movs	r2, #15
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	4013      	ands	r3, r2
 8003e14:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a63      	ldr	r2, [pc, #396]	@ (8003fa8 <HAL_GPIO_DeInit+0x1ec>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d037      	beq.n	8003e8e <HAL_GPIO_DeInit+0xd2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a62      	ldr	r2, [pc, #392]	@ (8003fac <HAL_GPIO_DeInit+0x1f0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d031      	beq.n	8003e8a <HAL_GPIO_DeInit+0xce>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a61      	ldr	r2, [pc, #388]	@ (8003fb0 <HAL_GPIO_DeInit+0x1f4>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d02b      	beq.n	8003e86 <HAL_GPIO_DeInit+0xca>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a60      	ldr	r2, [pc, #384]	@ (8003fb4 <HAL_GPIO_DeInit+0x1f8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d025      	beq.n	8003e82 <HAL_GPIO_DeInit+0xc6>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a5f      	ldr	r2, [pc, #380]	@ (8003fb8 <HAL_GPIO_DeInit+0x1fc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d01f      	beq.n	8003e7e <HAL_GPIO_DeInit+0xc2>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a5e      	ldr	r2, [pc, #376]	@ (8003fbc <HAL_GPIO_DeInit+0x200>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d019      	beq.n	8003e7a <HAL_GPIO_DeInit+0xbe>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a5d      	ldr	r2, [pc, #372]	@ (8003fc0 <HAL_GPIO_DeInit+0x204>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d013      	beq.n	8003e76 <HAL_GPIO_DeInit+0xba>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a5c      	ldr	r2, [pc, #368]	@ (8003fc4 <HAL_GPIO_DeInit+0x208>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d00d      	beq.n	8003e72 <HAL_GPIO_DeInit+0xb6>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a5b      	ldr	r2, [pc, #364]	@ (8003fc8 <HAL_GPIO_DeInit+0x20c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d007      	beq.n	8003e6e <HAL_GPIO_DeInit+0xb2>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a5a      	ldr	r2, [pc, #360]	@ (8003fcc <HAL_GPIO_DeInit+0x210>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d101      	bne.n	8003e6a <HAL_GPIO_DeInit+0xae>
 8003e66:	2309      	movs	r3, #9
 8003e68:	e012      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e6a:	230a      	movs	r3, #10
 8003e6c:	e010      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e6e:	2308      	movs	r3, #8
 8003e70:	e00e      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e72:	2307      	movs	r3, #7
 8003e74:	e00c      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e76:	2306      	movs	r3, #6
 8003e78:	e00a      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e7a:	2305      	movs	r3, #5
 8003e7c:	e008      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e7e:	2304      	movs	r3, #4
 8003e80:	e006      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e82:	2303      	movs	r3, #3
 8003e84:	e004      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e86:	2302      	movs	r3, #2
 8003e88:	e002      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e000      	b.n	8003e90 <HAL_GPIO_DeInit+0xd4>
 8003e8e:	2300      	movs	r3, #0
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	f002 0203 	and.w	r2, r2, #3
 8003e96:	0092      	lsls	r2, r2, #2
 8003e98:	4093      	lsls	r3, r2
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d132      	bne.n	8003f06 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003ea0:	4b4b      	ldr	r3, [pc, #300]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	4949      	ldr	r1, [pc, #292]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003eae:	4b48      	ldr	r3, [pc, #288]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	4946      	ldr	r1, [pc, #280]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003ebc:	4b44      	ldr	r3, [pc, #272]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	4942      	ldr	r1, [pc, #264]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003eca:	4b41      	ldr	r3, [pc, #260]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	43db      	mvns	r3, r3
 8003ed2:	493f      	ldr	r1, [pc, #252]	@ (8003fd0 <HAL_GPIO_DeInit+0x214>)
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	220f      	movs	r2, #15
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003ee8:	4a2e      	ldr	r2, [pc, #184]	@ (8003fa4 <HAL_GPIO_DeInit+0x1e8>)
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	089b      	lsrs	r3, r3, #2
 8003eee:	3302      	adds	r3, #2
 8003ef0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	482a      	ldr	r0, [pc, #168]	@ (8003fa4 <HAL_GPIO_DeInit+0x1e8>)
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	089b      	lsrs	r3, r3, #2
 8003efe:	400a      	ands	r2, r1
 8003f00:	3302      	adds	r3, #2
 8003f02:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	005b      	lsls	r3, r3, #1
 8003f0e:	2103      	movs	r1, #3
 8003f10:	fa01 f303 	lsl.w	r3, r1, r3
 8003f14:	43db      	mvns	r3, r3
 8003f16:	401a      	ands	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	08da      	lsrs	r2, r3, #3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3208      	adds	r2, #8
 8003f24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	220f      	movs	r2, #15
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43db      	mvns	r3, r3
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	08d2      	lsrs	r2, r2, #3
 8003f3c:	4019      	ands	r1, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3208      	adds	r2, #8
 8003f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	2103      	movs	r1, #3
 8003f50:	fa01 f303 	lsl.w	r3, r1, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	401a      	ands	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	2101      	movs	r1, #1
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	fa01 f303 	lsl.w	r3, r1, r3
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	401a      	ands	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	2103      	movs	r1, #3
 8003f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7e:	43db      	mvns	r3, r3
 8003f80:	401a      	ands	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	2b0f      	cmp	r3, #15
 8003f90:	f67f af22 	bls.w	8003dd8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003f94:	bf00      	nop
 8003f96:	bf00      	nop
 8003f98:	371c      	adds	r7, #28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	40020000 	.word	0x40020000
 8003fac:	40020400 	.word	0x40020400
 8003fb0:	40020800 	.word	0x40020800
 8003fb4:	40020c00 	.word	0x40020c00
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40021400 	.word	0x40021400
 8003fc0:	40021800 	.word	0x40021800
 8003fc4:	40021c00 	.word	0x40021c00
 8003fc8:	40022000 	.word	0x40022000
 8003fcc:	40022400 	.word	0x40022400
 8003fd0:	40013c00 	.word	0x40013c00

08003fd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	807b      	strh	r3, [r7, #2]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fe4:	787b      	ldrb	r3, [r7, #1]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fea:	887a      	ldrh	r2, [r7, #2]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ff0:	e003      	b.n	8003ffa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ff2:	887b      	ldrh	r3, [r7, #2]
 8003ff4:	041a      	lsls	r2, r3, #16
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	619a      	str	r2, [r3, #24]
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e12b      	b.n	8004272 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d106      	bne.n	8004034 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7fe fc7a 	bl	8002928 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	@ 0x24
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800405a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800406a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800406c:	f001 ff82 	bl	8005f74 <HAL_RCC_GetPCLK1Freq>
 8004070:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	4a81      	ldr	r2, [pc, #516]	@ (800427c <HAL_I2C_Init+0x274>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d807      	bhi.n	800408c <HAL_I2C_Init+0x84>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4a80      	ldr	r2, [pc, #512]	@ (8004280 <HAL_I2C_Init+0x278>)
 8004080:	4293      	cmp	r3, r2
 8004082:	bf94      	ite	ls
 8004084:	2301      	movls	r3, #1
 8004086:	2300      	movhi	r3, #0
 8004088:	b2db      	uxtb	r3, r3
 800408a:	e006      	b.n	800409a <HAL_I2C_Init+0x92>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4a7d      	ldr	r2, [pc, #500]	@ (8004284 <HAL_I2C_Init+0x27c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	bf94      	ite	ls
 8004094:	2301      	movls	r3, #1
 8004096:	2300      	movhi	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e0e7      	b.n	8004272 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	4a78      	ldr	r2, [pc, #480]	@ (8004288 <HAL_I2C_Init+0x280>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	0c9b      	lsrs	r3, r3, #18
 80040ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	430a      	orrs	r2, r1
 80040c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4a6a      	ldr	r2, [pc, #424]	@ (800427c <HAL_I2C_Init+0x274>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d802      	bhi.n	80040dc <HAL_I2C_Init+0xd4>
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	3301      	adds	r3, #1
 80040da:	e009      	b.n	80040f0 <HAL_I2C_Init+0xe8>
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	4a69      	ldr	r2, [pc, #420]	@ (800428c <HAL_I2C_Init+0x284>)
 80040e8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ec:	099b      	lsrs	r3, r3, #6
 80040ee:	3301      	adds	r3, #1
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6812      	ldr	r2, [r2, #0]
 80040f4:	430b      	orrs	r3, r1
 80040f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004102:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	495c      	ldr	r1, [pc, #368]	@ (800427c <HAL_I2C_Init+0x274>)
 800410c:	428b      	cmp	r3, r1
 800410e:	d819      	bhi.n	8004144 <HAL_I2C_Init+0x13c>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	1e59      	subs	r1, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	fbb1 f3f3 	udiv	r3, r1, r3
 800411e:	1c59      	adds	r1, r3, #1
 8004120:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004124:	400b      	ands	r3, r1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <HAL_I2C_Init+0x138>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	1e59      	subs	r1, r3, #1
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fbb1 f3f3 	udiv	r3, r1, r3
 8004138:	3301      	adds	r3, #1
 800413a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413e:	e051      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 8004140:	2304      	movs	r3, #4
 8004142:	e04f      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d111      	bne.n	8004170 <HAL_I2C_Init+0x168>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	1e58      	subs	r0, r3, #1
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6859      	ldr	r1, [r3, #4]
 8004154:	460b      	mov	r3, r1
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	440b      	add	r3, r1
 800415a:	fbb0 f3f3 	udiv	r3, r0, r3
 800415e:	3301      	adds	r3, #1
 8004160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004164:	2b00      	cmp	r3, #0
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	e012      	b.n	8004196 <HAL_I2C_Init+0x18e>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	1e58      	subs	r0, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6859      	ldr	r1, [r3, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	0099      	lsls	r1, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	fbb0 f3f3 	udiv	r3, r0, r3
 8004186:	3301      	adds	r3, #1
 8004188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800418c:	2b00      	cmp	r3, #0
 800418e:	bf0c      	ite	eq
 8004190:	2301      	moveq	r3, #1
 8004192:	2300      	movne	r3, #0
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_Init+0x196>
 800419a:	2301      	movs	r3, #1
 800419c:	e022      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10e      	bne.n	80041c4 <HAL_I2C_Init+0x1bc>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	1e58      	subs	r0, r3, #1
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6859      	ldr	r1, [r3, #4]
 80041ae:	460b      	mov	r3, r1
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	440b      	add	r3, r1
 80041b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80041b8:	3301      	adds	r3, #1
 80041ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041c2:	e00f      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	1e58      	subs	r0, r3, #1
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6859      	ldr	r1, [r3, #4]
 80041cc:	460b      	mov	r3, r1
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	0099      	lsls	r1, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041da:	3301      	adds	r3, #1
 80041dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	6809      	ldr	r1, [r1, #0]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69da      	ldr	r2, [r3, #28]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004212:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6911      	ldr	r1, [r2, #16]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	68d2      	ldr	r2, [r2, #12]
 800421e:	4311      	orrs	r1, r2
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	430b      	orrs	r3, r1
 8004226:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695a      	ldr	r2, [r3, #20]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0201 	orr.w	r2, r2, #1
 8004252:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	000186a0 	.word	0x000186a0
 8004280:	001e847f 	.word	0x001e847f
 8004284:	003d08ff 	.word	0x003d08ff
 8004288:	431bde83 	.word	0x431bde83
 800428c:	10624dd3 	.word	0x10624dd3

08004290 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	4608      	mov	r0, r1
 800429a:	4611      	mov	r1, r2
 800429c:	461a      	mov	r2, r3
 800429e:	4603      	mov	r3, r0
 80042a0:	817b      	strh	r3, [r7, #10]
 80042a2:	460b      	mov	r3, r1
 80042a4:	813b      	strh	r3, [r7, #8]
 80042a6:	4613      	mov	r3, r2
 80042a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042aa:	f7ff fa3b 	bl	8003724 <HAL_GetTick>
 80042ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b20      	cmp	r3, #32
 80042ba:	f040 80d9 	bne.w	8004470 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	2319      	movs	r3, #25
 80042c4:	2201      	movs	r2, #1
 80042c6:	496d      	ldr	r1, [pc, #436]	@ (800447c <HAL_I2C_Mem_Write+0x1ec>)
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 fc8b 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80042d4:	2302      	movs	r3, #2
 80042d6:	e0cc      	b.n	8004472 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d101      	bne.n	80042e6 <HAL_I2C_Mem_Write+0x56>
 80042e2:	2302      	movs	r3, #2
 80042e4:	e0c5      	b.n	8004472 <HAL_I2C_Mem_Write+0x1e2>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d007      	beq.n	800430c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0201 	orr.w	r2, r2, #1
 800430a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800431a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2221      	movs	r2, #33	@ 0x21
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2240      	movs	r2, #64	@ 0x40
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a3a      	ldr	r2, [r7, #32]
 8004336:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800433c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004342:	b29a      	uxth	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4a4d      	ldr	r2, [pc, #308]	@ (8004480 <HAL_I2C_Mem_Write+0x1f0>)
 800434c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800434e:	88f8      	ldrh	r0, [r7, #6]
 8004350:	893a      	ldrh	r2, [r7, #8]
 8004352:	8979      	ldrh	r1, [r7, #10]
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	9301      	str	r3, [sp, #4]
 8004358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435a:	9300      	str	r3, [sp, #0]
 800435c:	4603      	mov	r3, r0
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 fac2 	bl	80048e8 <I2C_RequestMemoryWrite>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d052      	beq.n	8004410 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e081      	b.n	8004472 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 fd50 	bl	8004e18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00d      	beq.n	800439a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004382:	2b04      	cmp	r3, #4
 8004384:	d107      	bne.n	8004396 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004394:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e06b      	b.n	8004472 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	781a      	ldrb	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d11b      	bne.n	8004410 <HAL_I2C_Mem_Write+0x180>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d017      	beq.n	8004410 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	781a      	ldrb	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f0:	1c5a      	adds	r2, r3, #1
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1aa      	bne.n	800436e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004418:	697a      	ldr	r2, [r7, #20]
 800441a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 fd43 	bl	8004ea8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00d      	beq.n	8004444 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442c:	2b04      	cmp	r3, #4
 800442e:	d107      	bne.n	8004440 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800443e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e016      	b.n	8004472 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004452:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	e000      	b.n	8004472 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004470:	2302      	movs	r3, #2
  }
}
 8004472:	4618      	mov	r0, r3
 8004474:	3718      	adds	r7, #24
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	00100002 	.word	0x00100002
 8004480:	ffff0000 	.word	0xffff0000

08004484 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b08c      	sub	sp, #48	@ 0x30
 8004488:	af02      	add	r7, sp, #8
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	4608      	mov	r0, r1
 800448e:	4611      	mov	r1, r2
 8004490:	461a      	mov	r2, r3
 8004492:	4603      	mov	r3, r0
 8004494:	817b      	strh	r3, [r7, #10]
 8004496:	460b      	mov	r3, r1
 8004498:	813b      	strh	r3, [r7, #8]
 800449a:	4613      	mov	r3, r2
 800449c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800449e:	f7ff f941 	bl	8003724 <HAL_GetTick>
 80044a2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	f040 8214 	bne.w	80048da <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	2319      	movs	r3, #25
 80044b8:	2201      	movs	r2, #1
 80044ba:	497b      	ldr	r1, [pc, #492]	@ (80046a8 <HAL_I2C_Mem_Read+0x224>)
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f000 fb91 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80044c8:	2302      	movs	r3, #2
 80044ca:	e207      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d101      	bne.n	80044da <HAL_I2C_Mem_Read+0x56>
 80044d6:	2302      	movs	r3, #2
 80044d8:	e200      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d007      	beq.n	8004500 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f042 0201 	orr.w	r2, r2, #1
 80044fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800450e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2222      	movs	r2, #34	@ 0x22
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2240      	movs	r2, #64	@ 0x40
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800452a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004530:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4a5b      	ldr	r2, [pc, #364]	@ (80046ac <HAL_I2C_Mem_Read+0x228>)
 8004540:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004542:	88f8      	ldrh	r0, [r7, #6]
 8004544:	893a      	ldrh	r2, [r7, #8]
 8004546:	8979      	ldrh	r1, [r7, #10]
 8004548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454a:	9301      	str	r3, [sp, #4]
 800454c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	4603      	mov	r3, r0
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fa5e 	bl	8004a14 <I2C_RequestMemoryRead>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e1bc      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004566:	2b00      	cmp	r3, #0
 8004568:	d113      	bne.n	8004592 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800456a:	2300      	movs	r3, #0
 800456c:	623b      	str	r3, [r7, #32]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695b      	ldr	r3, [r3, #20]
 8004574:	623b      	str	r3, [r7, #32]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	623b      	str	r3, [r7, #32]
 800457e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	e190      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004596:	2b01      	cmp	r3, #1
 8004598:	d11b      	bne.n	80045d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045aa:	2300      	movs	r3, #0
 80045ac:	61fb      	str	r3, [r7, #28]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	61fb      	str	r3, [r7, #28]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	61fb      	str	r3, [r7, #28]
 80045be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	e170      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d11b      	bne.n	8004612 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fa:	2300      	movs	r3, #0
 80045fc:	61bb      	str	r3, [r7, #24]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	61bb      	str	r3, [r7, #24]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	61bb      	str	r3, [r7, #24]
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	e150      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004612:	2300      	movs	r3, #0
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	617b      	str	r3, [r7, #20]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004628:	e144      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800462e:	2b03      	cmp	r3, #3
 8004630:	f200 80f1 	bhi.w	8004816 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004638:	2b01      	cmp	r3, #1
 800463a:	d123      	bne.n	8004684 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800463c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800463e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 fc79 	bl	8004f38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e145      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b29a      	uxth	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004682:	e117      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004688:	2b02      	cmp	r3, #2
 800468a:	d14e      	bne.n	800472a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004692:	2200      	movs	r2, #0
 8004694:	4906      	ldr	r1, [pc, #24]	@ (80046b0 <HAL_I2C_Mem_Read+0x22c>)
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 faa4 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d008      	beq.n	80046b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e11a      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
 80046a6:	bf00      	nop
 80046a8:	00100002 	.word	0x00100002
 80046ac:	ffff0000 	.word	0xffff0000
 80046b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	691a      	ldr	r2, [r3, #16]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ce:	b2d2      	uxtb	r2, r2
 80046d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004700:	b2d2      	uxtb	r2, r2
 8004702:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471e:	b29b      	uxth	r3, r3
 8004720:	3b01      	subs	r3, #1
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004728:	e0c4      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800472a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004730:	2200      	movs	r2, #0
 8004732:	496c      	ldr	r1, [pc, #432]	@ (80048e4 <HAL_I2C_Mem_Read+0x460>)
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 fa55 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e0cb      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004752:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004770:	3b01      	subs	r3, #1
 8004772:	b29a      	uxth	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477c:	b29b      	uxth	r3, r3
 800477e:	3b01      	subs	r3, #1
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478c:	2200      	movs	r2, #0
 800478e:	4955      	ldr	r1, [pc, #340]	@ (80048e4 <HAL_I2C_Mem_Read+0x460>)
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 fa27 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e09d      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	691a      	ldr	r2, [r3, #16]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	b2d2      	uxtb	r2, r2
 80047bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c2:	1c5a      	adds	r2, r3, #1
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d8:	b29b      	uxth	r3, r3
 80047da:	3b01      	subs	r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	691a      	ldr	r2, [r3, #16]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	b2d2      	uxtb	r2, r2
 80047ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fe:	3b01      	subs	r3, #1
 8004800:	b29a      	uxth	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480a:	b29b      	uxth	r3, r3
 800480c:	3b01      	subs	r3, #1
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004814:	e04e      	b.n	80048b4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004818:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 fb8c 	bl	8004f38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e058      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	691a      	ldr	r2, [r3, #16]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	b2d2      	uxtb	r2, r2
 8004836:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004852:	b29b      	uxth	r3, r3
 8004854:	3b01      	subs	r3, #1
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	f003 0304 	and.w	r3, r3, #4
 8004866:	2b04      	cmp	r3, #4
 8004868:	d124      	bne.n	80048b4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486e:	2b03      	cmp	r3, #3
 8004870:	d107      	bne.n	8004882 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004880:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	691a      	ldr	r2, [r3, #16]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	b2d2      	uxtb	r2, r2
 800488e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489e:	3b01      	subs	r3, #1
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f47f aeb6 	bne.w	800462a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	e000      	b.n	80048dc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80048da:	2302      	movs	r3, #2
  }
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3728      	adds	r7, #40	@ 0x28
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	00010004 	.word	0x00010004

080048e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af02      	add	r7, sp, #8
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	4608      	mov	r0, r1
 80048f2:	4611      	mov	r1, r2
 80048f4:	461a      	mov	r2, r3
 80048f6:	4603      	mov	r3, r0
 80048f8:	817b      	strh	r3, [r7, #10]
 80048fa:	460b      	mov	r3, r1
 80048fc:	813b      	strh	r3, [r7, #8]
 80048fe:	4613      	mov	r3, r2
 8004900:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004910:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	2200      	movs	r2, #0
 800491a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 f960 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00d      	beq.n	8004946 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004934:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004938:	d103      	bne.n	8004942 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004940:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e05f      	b.n	8004a06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004946:	897b      	ldrh	r3, [r7, #10]
 8004948:	b2db      	uxtb	r3, r3
 800494a:	461a      	mov	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004954:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	6a3a      	ldr	r2, [r7, #32]
 800495a:	492d      	ldr	r1, [pc, #180]	@ (8004a10 <I2C_RequestMemoryWrite+0x128>)
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f9bb 	bl	8004cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e04c      	b.n	8004a06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800496c:	2300      	movs	r3, #0
 800496e:	617b      	str	r3, [r7, #20]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	617b      	str	r3, [r7, #20]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	617b      	str	r3, [r7, #20]
 8004980:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004982:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004984:	6a39      	ldr	r1, [r7, #32]
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 fa46 	bl	8004e18 <I2C_WaitOnTXEFlagUntilTimeout>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00d      	beq.n	80049ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	2b04      	cmp	r3, #4
 8004998:	d107      	bne.n	80049aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e02b      	b.n	8004a06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d105      	bne.n	80049c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049b4:	893b      	ldrh	r3, [r7, #8]
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	611a      	str	r2, [r3, #16]
 80049be:	e021      	b.n	8004a04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049c0:	893b      	ldrh	r3, [r7, #8]
 80049c2:	0a1b      	lsrs	r3, r3, #8
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049d0:	6a39      	ldr	r1, [r7, #32]
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 fa20 	bl	8004e18 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00d      	beq.n	80049fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d107      	bne.n	80049f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e005      	b.n	8004a06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049fa:	893b      	ldrh	r3, [r7, #8]
 80049fc:	b2da      	uxtb	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3718      	adds	r7, #24
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	00010002 	.word	0x00010002

08004a14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b088      	sub	sp, #32
 8004a18:	af02      	add	r7, sp, #8
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	4608      	mov	r0, r1
 8004a1e:	4611      	mov	r1, r2
 8004a20:	461a      	mov	r2, r3
 8004a22:	4603      	mov	r3, r0
 8004a24:	817b      	strh	r3, [r7, #10]
 8004a26:	460b      	mov	r3, r1
 8004a28:	813b      	strh	r3, [r7, #8]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	f000 f8c2 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d00d      	beq.n	8004a82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a74:	d103      	bne.n	8004a7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a7c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e0aa      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a82:	897b      	ldrh	r3, [r7, #10]
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	6a3a      	ldr	r2, [r7, #32]
 8004a96:	4952      	ldr	r1, [pc, #328]	@ (8004be0 <I2C_RequestMemoryRead+0x1cc>)
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f000 f91d 	bl	8004cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d001      	beq.n	8004aa8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e097      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	617b      	str	r3, [r7, #20]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	617b      	str	r3, [r7, #20]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	617b      	str	r3, [r7, #20]
 8004abc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac0:	6a39      	ldr	r1, [r7, #32]
 8004ac2:	68f8      	ldr	r0, [r7, #12]
 8004ac4:	f000 f9a8 	bl	8004e18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00d      	beq.n	8004aea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d107      	bne.n	8004ae6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ae4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e076      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d105      	bne.n	8004afc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004af0:	893b      	ldrh	r3, [r7, #8]
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	611a      	str	r2, [r3, #16]
 8004afa:	e021      	b.n	8004b40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004afc:	893b      	ldrh	r3, [r7, #8]
 8004afe:	0a1b      	lsrs	r3, r3, #8
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b0c:	6a39      	ldr	r1, [r7, #32]
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 f982 	bl	8004e18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00d      	beq.n	8004b36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d107      	bne.n	8004b32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e050      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b36:	893b      	ldrh	r3, [r7, #8]
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b42:	6a39      	ldr	r1, [r7, #32]
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 f967 	bl	8004e18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00d      	beq.n	8004b6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b54:	2b04      	cmp	r3, #4
 8004b56:	d107      	bne.n	8004b68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e035      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f000 f82b 	bl	8004be4 <I2C_WaitOnFlagUntilTimeout>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00d      	beq.n	8004bb0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ba2:	d103      	bne.n	8004bac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004baa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e013      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004bb0:	897b      	ldrh	r3, [r7, #10]
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	f043 0301 	orr.w	r3, r3, #1
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc2:	6a3a      	ldr	r2, [r7, #32]
 8004bc4:	4906      	ldr	r1, [pc, #24]	@ (8004be0 <I2C_RequestMemoryRead+0x1cc>)
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 f886 	bl	8004cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	00010002 	.word	0x00010002

08004be4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	603b      	str	r3, [r7, #0]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bf4:	e048      	b.n	8004c88 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfc:	d044      	beq.n	8004c88 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bfe:	f7fe fd91 	bl	8003724 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d302      	bcc.n	8004c14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d139      	bne.n	8004c88 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	0c1b      	lsrs	r3, r3, #16
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d10d      	bne.n	8004c3a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	43da      	mvns	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	bf0c      	ite	eq
 8004c30:	2301      	moveq	r3, #1
 8004c32:	2300      	movne	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	e00c      	b.n	8004c54 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	43da      	mvns	r2, r3
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	4013      	ands	r3, r2
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	461a      	mov	r2, r3
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d116      	bne.n	8004c88 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c74:	f043 0220 	orr.w	r2, r3, #32
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e023      	b.n	8004cd0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	0c1b      	lsrs	r3, r3, #16
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d10d      	bne.n	8004cae <I2C_WaitOnFlagUntilTimeout+0xca>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	43da      	mvns	r2, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bf0c      	ite	eq
 8004ca4:	2301      	moveq	r3, #1
 8004ca6:	2300      	movne	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	461a      	mov	r2, r3
 8004cac:	e00c      	b.n	8004cc8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	43da      	mvns	r2, r3
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	bf0c      	ite	eq
 8004cc0:	2301      	moveq	r3, #1
 8004cc2:	2300      	movne	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	79fb      	ldrb	r3, [r7, #7]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d093      	beq.n	8004bf6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
 8004ce4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ce6:	e071      	b.n	8004dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cf6:	d123      	bne.n	8004d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d06:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2c:	f043 0204 	orr.w	r2, r3, #4
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e067      	b.n	8004e10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d46:	d041      	beq.n	8004dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d48:	f7fe fcec 	bl	8003724 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d302      	bcc.n	8004d5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d136      	bne.n	8004dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	0c1b      	lsrs	r3, r3, #16
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d10c      	bne.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	43da      	mvns	r2, r3
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	4013      	ands	r3, r2
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	bf14      	ite	ne
 8004d7a:	2301      	movne	r3, #1
 8004d7c:	2300      	moveq	r3, #0
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	e00b      	b.n	8004d9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	43da      	mvns	r2, r3
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	bf14      	ite	ne
 8004d94:	2301      	movne	r3, #1
 8004d96:	2300      	moveq	r3, #0
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d016      	beq.n	8004dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db8:	f043 0220 	orr.w	r2, r3, #32
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e021      	b.n	8004e10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	0c1b      	lsrs	r3, r3, #16
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d10c      	bne.n	8004df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	43da      	mvns	r2, r3
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	4013      	ands	r3, r2
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	bf14      	ite	ne
 8004de8:	2301      	movne	r3, #1
 8004dea:	2300      	moveq	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	e00b      	b.n	8004e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	43da      	mvns	r2, r3
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	bf14      	ite	ne
 8004e02:	2301      	movne	r3, #1
 8004e04:	2300      	moveq	r3, #0
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f47f af6d 	bne.w	8004ce8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004e0e:	2300      	movs	r3, #0
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e24:	e034      	b.n	8004e90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f000 f8e3 	bl	8004ff2 <I2C_IsAcknowledgeFailed>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e034      	b.n	8004ea0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3c:	d028      	beq.n	8004e90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e3e:	f7fe fc71 	bl	8003724 <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d302      	bcc.n	8004e54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d11d      	bne.n	8004e90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e5e:	2b80      	cmp	r3, #128	@ 0x80
 8004e60:	d016      	beq.n	8004e90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7c:	f043 0220 	orr.w	r2, r3, #32
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e007      	b.n	8004ea0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e9a:	2b80      	cmp	r3, #128	@ 0x80
 8004e9c:	d1c3      	bne.n	8004e26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004eb4:	e034      	b.n	8004f20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f000 f89b 	bl	8004ff2 <I2C_IsAcknowledgeFailed>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e034      	b.n	8004f30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ecc:	d028      	beq.n	8004f20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ece:	f7fe fc29 	bl	8003724 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d302      	bcc.n	8004ee4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d11d      	bne.n	8004f20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	f003 0304 	and.w	r3, r3, #4
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d016      	beq.n	8004f20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0c:	f043 0220 	orr.w	r2, r3, #32
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e007      	b.n	8004f30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f003 0304 	and.w	r3, r3, #4
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d1c3      	bne.n	8004eb6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f44:	e049      	b.n	8004fda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f003 0310 	and.w	r3, r3, #16
 8004f50:	2b10      	cmp	r3, #16
 8004f52:	d119      	bne.n	8004f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f06f 0210 	mvn.w	r2, #16
 8004f5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2220      	movs	r2, #32
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e030      	b.n	8004fea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f88:	f7fe fbcc 	bl	8003724 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d302      	bcc.n	8004f9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d11d      	bne.n	8004fda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa8:	2b40      	cmp	r3, #64	@ 0x40
 8004faa:	d016      	beq.n	8004fda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	f043 0220 	orr.w	r2, r3, #32
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e007      	b.n	8004fea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe4:	2b40      	cmp	r3, #64	@ 0x40
 8004fe6:	d1ae      	bne.n	8004f46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b083      	sub	sp, #12
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005008:	d11b      	bne.n	8005042 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005012:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502e:	f043 0204 	orr.w	r2, r3, #4
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e000      	b.n	8005044 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b20      	cmp	r3, #32
 8005064:	d129      	bne.n	80050ba <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2224      	movs	r2, #36	@ 0x24
 800506a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0201 	bic.w	r2, r2, #1
 800507c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 0210 	bic.w	r2, r2, #16
 800508c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	430a      	orrs	r2, r1
 800509c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f042 0201 	orr.w	r2, r2, #1
 80050ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2220      	movs	r2, #32
 80050b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	e000      	b.n	80050bc <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80050ba:	2302      	movs	r3, #2
  }
}
 80050bc:	4618      	mov	r0, r3
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80050d2:	2300      	movs	r3, #0
 80050d4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b20      	cmp	r3, #32
 80050e0:	d12a      	bne.n	8005138 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2224      	movs	r2, #36	@ 0x24
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0201 	bic.w	r2, r2, #1
 80050f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005102:	89fb      	ldrh	r3, [r7, #14]
 8005104:	f023 030f 	bic.w	r3, r3, #15
 8005108:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	b29a      	uxth	r2, r3
 800510e:	89fb      	ldrh	r3, [r7, #14]
 8005110:	4313      	orrs	r3, r2
 8005112:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	89fa      	ldrh	r2, [r7, #14]
 800511a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005134:	2300      	movs	r3, #0
 8005136:	e000      	b.n	800513a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005138:	2302      	movs	r3, #2
  }
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
	...

08005148 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e0bf      	b.n	80052da <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d106      	bne.n	8005174 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7fd fc44 	bl	80029fc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2202      	movs	r2, #2
 8005178:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	699a      	ldr	r2, [r3, #24]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800518a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6999      	ldr	r1, [r3, #24]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80051a0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6899      	ldr	r1, [r3, #8]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	4b4a      	ldr	r3, [pc, #296]	@ (80052e4 <HAL_LTDC_Init+0x19c>)
 80051bc:	400b      	ands	r3, r1
 80051be:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	041b      	lsls	r3, r3, #16
 80051c6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6899      	ldr	r1, [r3, #8]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699a      	ldr	r2, [r3, #24]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	431a      	orrs	r2, r3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	430a      	orrs	r2, r1
 80051dc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68d9      	ldr	r1, [r3, #12]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	4b3e      	ldr	r3, [pc, #248]	@ (80052e4 <HAL_LTDC_Init+0x19c>)
 80051ea:	400b      	ands	r3, r1
 80051ec:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	041b      	lsls	r3, r3, #16
 80051f4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68d9      	ldr	r1, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	430a      	orrs	r2, r1
 800520a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6919      	ldr	r1, [r3, #16]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	4b33      	ldr	r3, [pc, #204]	@ (80052e4 <HAL_LTDC_Init+0x19c>)
 8005218:	400b      	ands	r3, r1
 800521a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	041b      	lsls	r3, r3, #16
 8005222:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6919      	ldr	r1, [r3, #16]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	431a      	orrs	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6959      	ldr	r1, [r3, #20]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	4b27      	ldr	r3, [pc, #156]	@ (80052e4 <HAL_LTDC_Init+0x19c>)
 8005246:	400b      	ands	r3, r1
 8005248:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524e:	041b      	lsls	r3, r3, #16
 8005250:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6959      	ldr	r1, [r3, #20]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	431a      	orrs	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	430a      	orrs	r2, r1
 8005266:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800526e:	021b      	lsls	r3, r3, #8
 8005270:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005278:	041b      	lsls	r3, r3, #16
 800527a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800528a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	4313      	orrs	r3, r2
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800529e:	431a      	orrs	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	430a      	orrs	r2, r1
 80052a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0206 	orr.w	r2, r2, #6
 80052b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	699a      	ldr	r2, [r3, #24]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0201 	orr.w	r2, r2, #1
 80052c6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	f000f800 	.word	0xf000f800

080052e8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80052e8:	b5b0      	push	{r4, r5, r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <HAL_LTDC_ConfigLayer+0x1a>
 80052fe:	2302      	movs	r3, #2
 8005300:	e02c      	b.n	800535c <HAL_LTDC_ConfigLayer+0x74>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2202      	movs	r2, #2
 800530e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2134      	movs	r1, #52	@ 0x34
 8005318:	fb01 f303 	mul.w	r3, r1, r3
 800531c:	4413      	add	r3, r2
 800531e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	4614      	mov	r4, r2
 8005326:	461d      	mov	r5, r3
 8005328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800532a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800532c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800532e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	68b9      	ldr	r1, [r7, #8]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 f811 	bl	8005364 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2201      	movs	r2, #1
 8005348:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3710      	adds	r7, #16
 8005360:	46bd      	mov	sp, r7
 8005362:	bdb0      	pop	{r4, r5, r7, pc}

08005364 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005364:	b480      	push	{r7}
 8005366:	b089      	sub	sp, #36	@ 0x24
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	0c1b      	lsrs	r3, r3, #16
 800537c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005380:	4413      	add	r3, r2
 8005382:	041b      	lsls	r3, r3, #16
 8005384:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	461a      	mov	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	01db      	lsls	r3, r3, #7
 8005390:	4413      	add	r3, r2
 8005392:	3384      	adds	r3, #132	@ 0x84
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	6812      	ldr	r2, [r2, #0]
 800539a:	4611      	mov	r1, r2
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	01d2      	lsls	r2, r2, #7
 80053a0:	440a      	add	r2, r1
 80053a2:	3284      	adds	r2, #132	@ 0x84
 80053a4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80053a8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	0c1b      	lsrs	r3, r3, #16
 80053b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80053ba:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80053bc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4619      	mov	r1, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	01db      	lsls	r3, r3, #7
 80053c8:	440b      	add	r3, r1
 80053ca:	3384      	adds	r3, #132	@ 0x84
 80053cc:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80053d2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	68da      	ldr	r2, [r3, #12]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053e2:	4413      	add	r3, r2
 80053e4:	041b      	lsls	r3, r3, #16
 80053e6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	461a      	mov	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	01db      	lsls	r3, r3, #7
 80053f2:	4413      	add	r3, r2
 80053f4:	3384      	adds	r3, #132	@ 0x84
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	6812      	ldr	r2, [r2, #0]
 80053fc:	4611      	mov	r1, r2
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	01d2      	lsls	r2, r2, #7
 8005402:	440a      	add	r2, r1
 8005404:	3284      	adds	r2, #132	@ 0x84
 8005406:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800540a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	689a      	ldr	r2, [r3, #8]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800541a:	4413      	add	r3, r2
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4619      	mov	r1, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	01db      	lsls	r3, r3, #7
 8005428:	440b      	add	r3, r1
 800542a:	3384      	adds	r3, #132	@ 0x84
 800542c:	4619      	mov	r1, r3
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	4313      	orrs	r3, r2
 8005432:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	461a      	mov	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	01db      	lsls	r3, r3, #7
 800543e:	4413      	add	r3, r2
 8005440:	3384      	adds	r3, #132	@ 0x84
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	6812      	ldr	r2, [r2, #0]
 8005448:	4611      	mov	r1, r2
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	01d2      	lsls	r2, r2, #7
 800544e:	440a      	add	r2, r1
 8005450:	3284      	adds	r2, #132	@ 0x84
 8005452:	f023 0307 	bic.w	r3, r3, #7
 8005456:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	461a      	mov	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	01db      	lsls	r3, r3, #7
 8005462:	4413      	add	r3, r2
 8005464:	3384      	adds	r3, #132	@ 0x84
 8005466:	461a      	mov	r2, r3
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005474:	021b      	lsls	r3, r3, #8
 8005476:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800547e:	041b      	lsls	r3, r3, #16
 8005480:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	061b      	lsls	r3, r3, #24
 8005488:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	461a      	mov	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	01db      	lsls	r3, r3, #7
 8005494:	4413      	add	r3, r2
 8005496:	3384      	adds	r3, #132	@ 0x84
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	01db      	lsls	r3, r3, #7
 80054a4:	4413      	add	r3, r2
 80054a6:	3384      	adds	r3, #132	@ 0x84
 80054a8:	461a      	mov	r2, r3
 80054aa:	2300      	movs	r3, #0
 80054ac:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80054b4:	461a      	mov	r2, r3
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	431a      	orrs	r2, r3
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	431a      	orrs	r2, r3
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4619      	mov	r1, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	01db      	lsls	r3, r3, #7
 80054c8:	440b      	add	r3, r1
 80054ca:	3384      	adds	r3, #132	@ 0x84
 80054cc:	4619      	mov	r1, r3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	461a      	mov	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	01db      	lsls	r3, r3, #7
 80054de:	4413      	add	r3, r2
 80054e0:	3384      	adds	r3, #132	@ 0x84
 80054e2:	695b      	ldr	r3, [r3, #20]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	4611      	mov	r1, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	01d2      	lsls	r2, r2, #7
 80054ee:	440a      	add	r2, r1
 80054f0:	3284      	adds	r2, #132	@ 0x84
 80054f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80054f6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	461a      	mov	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	01db      	lsls	r3, r3, #7
 8005502:	4413      	add	r3, r2
 8005504:	3384      	adds	r3, #132	@ 0x84
 8005506:	461a      	mov	r2, r3
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	01db      	lsls	r3, r3, #7
 8005518:	4413      	add	r3, r2
 800551a:	3384      	adds	r3, #132	@ 0x84
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	6812      	ldr	r2, [r2, #0]
 8005522:	4611      	mov	r1, r2
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	01d2      	lsls	r2, r2, #7
 8005528:	440a      	add	r2, r1
 800552a:	3284      	adds	r2, #132	@ 0x84
 800552c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005530:	f023 0307 	bic.w	r3, r3, #7
 8005534:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	69da      	ldr	r2, [r3, #28]
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	68f9      	ldr	r1, [r7, #12]
 8005540:	6809      	ldr	r1, [r1, #0]
 8005542:	4608      	mov	r0, r1
 8005544:	6879      	ldr	r1, [r7, #4]
 8005546:	01c9      	lsls	r1, r1, #7
 8005548:	4401      	add	r1, r0
 800554a:	3184      	adds	r1, #132	@ 0x84
 800554c:	4313      	orrs	r3, r2
 800554e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	461a      	mov	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	01db      	lsls	r3, r3, #7
 800555a:	4413      	add	r3, r2
 800555c:	3384      	adds	r3, #132	@ 0x84
 800555e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	01db      	lsls	r3, r3, #7
 800556a:	4413      	add	r3, r2
 800556c:	3384      	adds	r3, #132	@ 0x84
 800556e:	461a      	mov	r2, r3
 8005570:	2300      	movs	r3, #0
 8005572:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	01db      	lsls	r3, r3, #7
 800557e:	4413      	add	r3, r2
 8005580:	3384      	adds	r3, #132	@ 0x84
 8005582:	461a      	mov	r2, r3
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005588:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d102      	bne.n	8005598 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005592:	2304      	movs	r3, #4
 8005594:	61fb      	str	r3, [r7, #28]
 8005596:	e01b      	b.n	80055d0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d102      	bne.n	80055a6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80055a0:	2303      	movs	r3, #3
 80055a2:	61fb      	str	r3, [r7, #28]
 80055a4:	e014      	b.n	80055d0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d00b      	beq.n	80055c6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d007      	beq.n	80055c6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80055ba:	2b03      	cmp	r3, #3
 80055bc:	d003      	beq.n	80055c6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80055c2:	2b07      	cmp	r3, #7
 80055c4:	d102      	bne.n	80055cc <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80055c6:	2302      	movs	r3, #2
 80055c8:	61fb      	str	r3, [r7, #28]
 80055ca:	e001      	b.n	80055d0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80055cc:	2301      	movs	r3, #1
 80055ce:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	461a      	mov	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	01db      	lsls	r3, r3, #7
 80055da:	4413      	add	r3, r2
 80055dc:	3384      	adds	r3, #132	@ 0x84
 80055de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	4611      	mov	r1, r2
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	01d2      	lsls	r2, r2, #7
 80055ea:	440a      	add	r2, r1
 80055ec:	3284      	adds	r2, #132	@ 0x84
 80055ee:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80055f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f8:	69fa      	ldr	r2, [r7, #28]
 80055fa:	fb02 f303 	mul.w	r3, r2, r3
 80055fe:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	6859      	ldr	r1, [r3, #4]
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	1acb      	subs	r3, r1, r3
 800560a:	69f9      	ldr	r1, [r7, #28]
 800560c:	fb01 f303 	mul.w	r3, r1, r3
 8005610:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005612:	68f9      	ldr	r1, [r7, #12]
 8005614:	6809      	ldr	r1, [r1, #0]
 8005616:	4608      	mov	r0, r1
 8005618:	6879      	ldr	r1, [r7, #4]
 800561a:	01c9      	lsls	r1, r1, #7
 800561c:	4401      	add	r1, r0
 800561e:	3184      	adds	r1, #132	@ 0x84
 8005620:	4313      	orrs	r3, r2
 8005622:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	461a      	mov	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	01db      	lsls	r3, r3, #7
 800562e:	4413      	add	r3, r2
 8005630:	3384      	adds	r3, #132	@ 0x84
 8005632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	6812      	ldr	r2, [r2, #0]
 8005638:	4611      	mov	r1, r2
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	01d2      	lsls	r2, r2, #7
 800563e:	440a      	add	r2, r1
 8005640:	3284      	adds	r2, #132	@ 0x84
 8005642:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005646:	f023 0307 	bic.w	r3, r3, #7
 800564a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	461a      	mov	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	01db      	lsls	r3, r3, #7
 8005656:	4413      	add	r3, r2
 8005658:	3384      	adds	r3, #132	@ 0x84
 800565a:	461a      	mov	r2, r3
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005660:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	01db      	lsls	r3, r3, #7
 800566c:	4413      	add	r3, r2
 800566e:	3384      	adds	r3, #132	@ 0x84
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	4611      	mov	r1, r2
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	01d2      	lsls	r2, r2, #7
 800567c:	440a      	add	r2, r1
 800567e:	3284      	adds	r2, #132	@ 0x84
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	6013      	str	r3, [r2, #0]
}
 8005686:	bf00      	nop
 8005688:	3724      	adds	r7, #36	@ 0x24
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
	...

08005694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e267      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d075      	beq.n	800579e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056b2:	4b88      	ldr	r3, [pc, #544]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 030c 	and.w	r3, r3, #12
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d00c      	beq.n	80056d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056be:	4b85      	ldr	r3, [pc, #532]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d112      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ca:	4b82      	ldr	r3, [pc, #520]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056d6:	d10b      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d8:	4b7e      	ldr	r3, [pc, #504]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d05b      	beq.n	800579c <HAL_RCC_OscConfig+0x108>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d157      	bne.n	800579c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e242      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f8:	d106      	bne.n	8005708 <HAL_RCC_OscConfig+0x74>
 80056fa:	4b76      	ldr	r3, [pc, #472]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a75      	ldr	r2, [pc, #468]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e01d      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005710:	d10c      	bne.n	800572c <HAL_RCC_OscConfig+0x98>
 8005712:	4b70      	ldr	r3, [pc, #448]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a6f      	ldr	r2, [pc, #444]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005718:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	4b6d      	ldr	r3, [pc, #436]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a6c      	ldr	r2, [pc, #432]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e00b      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 800572c:	4b69      	ldr	r3, [pc, #420]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a68      	ldr	r2, [pc, #416]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005732:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	4b66      	ldr	r3, [pc, #408]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a65      	ldr	r2, [pc, #404]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 800573e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d013      	beq.n	8005774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800574c:	f7fd ffea 	bl	8003724 <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005752:	e008      	b.n	8005766 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005754:	f7fd ffe6 	bl	8003724 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b64      	cmp	r3, #100	@ 0x64
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e207      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005766:	4b5b      	ldr	r3, [pc, #364]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0f0      	beq.n	8005754 <HAL_RCC_OscConfig+0xc0>
 8005772:	e014      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fd ffd6 	bl	8003724 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800577c:	f7fd ffd2 	bl	8003724 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	@ 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e1f3      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800578e:	4b51      	ldr	r3, [pc, #324]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1f0      	bne.n	800577c <HAL_RCC_OscConfig+0xe8>
 800579a:	e000      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800579c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d063      	beq.n	8005872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057aa:	4b4a      	ldr	r3, [pc, #296]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 030c 	and.w	r3, r3, #12
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00b      	beq.n	80057ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057b6:	4b47      	ldr	r3, [pc, #284]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d11c      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057c2:	4b44      	ldr	r3, [pc, #272]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d116      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ce:	4b41      	ldr	r3, [pc, #260]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d001      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e1c7      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e6:	4b3b      	ldr	r3, [pc, #236]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	4937      	ldr	r1, [pc, #220]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fa:	e03a      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d020      	beq.n	8005846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005804:	4b34      	ldr	r3, [pc, #208]	@ (80058d8 <HAL_RCC_OscConfig+0x244>)
 8005806:	2201      	movs	r2, #1
 8005808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fd ff8b 	bl	8003724 <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005812:	f7fd ff87 	bl	8003724 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e1a8      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005824:	4b2b      	ldr	r3, [pc, #172]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005830:	4b28      	ldr	r3, [pc, #160]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4925      	ldr	r1, [pc, #148]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005840:	4313      	orrs	r3, r2
 8005842:	600b      	str	r3, [r1, #0]
 8005844:	e015      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005846:	4b24      	ldr	r3, [pc, #144]	@ (80058d8 <HAL_RCC_OscConfig+0x244>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fd ff6a 	bl	8003724 <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005854:	f7fd ff66 	bl	8003724 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e187      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005866:	4b1b      	ldr	r3, [pc, #108]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d036      	beq.n	80058ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d016      	beq.n	80058b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005886:	4b15      	ldr	r3, [pc, #84]	@ (80058dc <HAL_RCC_OscConfig+0x248>)
 8005888:	2201      	movs	r2, #1
 800588a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588c:	f7fd ff4a 	bl	8003724 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005894:	f7fd ff46 	bl	8003724 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e167      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a6:	4b0b      	ldr	r3, [pc, #44]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80058a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0x200>
 80058b2:	e01b      	b.n	80058ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058b4:	4b09      	ldr	r3, [pc, #36]	@ (80058dc <HAL_RCC_OscConfig+0x248>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ba:	f7fd ff33 	bl	8003724 <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c0:	e00e      	b.n	80058e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058c2:	f7fd ff2f 	bl	8003724 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d907      	bls.n	80058e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e150      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
 80058d4:	40023800 	.word	0x40023800
 80058d8:	42470000 	.word	0x42470000
 80058dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e0:	4b88      	ldr	r3, [pc, #544]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80058e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1ea      	bne.n	80058c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 8097 	beq.w	8005a28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058fa:	2300      	movs	r3, #0
 80058fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058fe:	4b81      	ldr	r3, [pc, #516]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10f      	bne.n	800592a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800590a:	2300      	movs	r3, #0
 800590c:	60bb      	str	r3, [r7, #8]
 800590e:	4b7d      	ldr	r3, [pc, #500]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005912:	4a7c      	ldr	r2, [pc, #496]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005918:	6413      	str	r3, [r2, #64]	@ 0x40
 800591a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 800591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005922:	60bb      	str	r3, [r7, #8]
 8005924:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005926:	2301      	movs	r3, #1
 8005928:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592a:	4b77      	ldr	r3, [pc, #476]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005932:	2b00      	cmp	r3, #0
 8005934:	d118      	bne.n	8005968 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005936:	4b74      	ldr	r3, [pc, #464]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a73      	ldr	r2, [pc, #460]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 800593c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005940:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005942:	f7fd feef 	bl	8003724 <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800594a:	f7fd feeb 	bl	8003724 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e10c      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800595c:	4b6a      	ldr	r3, [pc, #424]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d106      	bne.n	800597e <HAL_RCC_OscConfig+0x2ea>
 8005970:	4b64      	ldr	r3, [pc, #400]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005974:	4a63      	ldr	r2, [pc, #396]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005976:	f043 0301 	orr.w	r3, r3, #1
 800597a:	6713      	str	r3, [r2, #112]	@ 0x70
 800597c:	e01c      	b.n	80059b8 <HAL_RCC_OscConfig+0x324>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b05      	cmp	r3, #5
 8005984:	d10c      	bne.n	80059a0 <HAL_RCC_OscConfig+0x30c>
 8005986:	4b5f      	ldr	r3, [pc, #380]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598a:	4a5e      	ldr	r2, [pc, #376]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 800598c:	f043 0304 	orr.w	r3, r3, #4
 8005990:	6713      	str	r3, [r2, #112]	@ 0x70
 8005992:	4b5c      	ldr	r3, [pc, #368]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005996:	4a5b      	ldr	r2, [pc, #364]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005998:	f043 0301 	orr.w	r3, r3, #1
 800599c:	6713      	str	r3, [r2, #112]	@ 0x70
 800599e:	e00b      	b.n	80059b8 <HAL_RCC_OscConfig+0x324>
 80059a0:	4b58      	ldr	r3, [pc, #352]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a4:	4a57      	ldr	r2, [pc, #348]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059a6:	f023 0301 	bic.w	r3, r3, #1
 80059aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ac:	4b55      	ldr	r3, [pc, #340]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b0:	4a54      	ldr	r2, [pc, #336]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059b2:	f023 0304 	bic.w	r3, r3, #4
 80059b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d015      	beq.n	80059ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c0:	f7fd feb0 	bl	8003724 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c6:	e00a      	b.n	80059de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059c8:	f7fd feac 	bl	8003724 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e0cb      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059de:	4b49      	ldr	r3, [pc, #292]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0ee      	beq.n	80059c8 <HAL_RCC_OscConfig+0x334>
 80059ea:	e014      	b.n	8005a16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ec:	f7fd fe9a 	bl	8003724 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f2:	e00a      	b.n	8005a0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f4:	f7fd fe96 	bl	8003724 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e0b5      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1ee      	bne.n	80059f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a16:	7dfb      	ldrb	r3, [r7, #23]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d105      	bne.n	8005a28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1c:	4b39      	ldr	r3, [pc, #228]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a20:	4a38      	ldr	r2, [pc, #224]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 80a1 	beq.w	8005b74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a32:	4b34      	ldr	r3, [pc, #208]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 030c 	and.w	r3, r3, #12
 8005a3a:	2b08      	cmp	r3, #8
 8005a3c:	d05c      	beq.n	8005af8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d141      	bne.n	8005aca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a46:	4b31      	ldr	r3, [pc, #196]	@ (8005b0c <HAL_RCC_OscConfig+0x478>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4c:	f7fd fe6a 	bl	8003724 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a52:	e008      	b.n	8005a66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a54:	f7fd fe66 	bl	8003724 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e087      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a66:	4b27      	ldr	r3, [pc, #156]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f0      	bne.n	8005a54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69da      	ldr	r2, [r3, #28]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a80:	019b      	lsls	r3, r3, #6
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a88:	085b      	lsrs	r3, r3, #1
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	041b      	lsls	r3, r3, #16
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a94:	061b      	lsls	r3, r3, #24
 8005a96:	491b      	ldr	r1, [pc, #108]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8005b0c <HAL_RCC_OscConfig+0x478>)
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa2:	f7fd fe3f 	bl	8003724 <HAL_GetTick>
 8005aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aa8:	e008      	b.n	8005abc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aaa:	f7fd fe3b 	bl	8003724 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e05c      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abc:	4b11      	ldr	r3, [pc, #68]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0f0      	beq.n	8005aaa <HAL_RCC_OscConfig+0x416>
 8005ac8:	e054      	b.n	8005b74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aca:	4b10      	ldr	r3, [pc, #64]	@ (8005b0c <HAL_RCC_OscConfig+0x478>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad0:	f7fd fe28 	bl	8003724 <HAL_GetTick>
 8005ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ad8:	f7fd fe24 	bl	8003724 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e045      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aea:	4b06      	ldr	r3, [pc, #24]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1f0      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x444>
 8005af6:	e03d      	b.n	8005b74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d107      	bne.n	8005b10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e038      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
 8005b04:	40023800 	.word	0x40023800
 8005b08:	40007000 	.word	0x40007000
 8005b0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b10:	4b1b      	ldr	r3, [pc, #108]	@ (8005b80 <HAL_RCC_OscConfig+0x4ec>)
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d028      	beq.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d121      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d11a      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b40:	4013      	ands	r3, r2
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d111      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d107      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d001      	beq.n	8005b74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e000      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	40023800 	.word	0x40023800

08005b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0cc      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b98:	4b68      	ldr	r3, [pc, #416]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d90c      	bls.n	8005bc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba6:	4b65      	ldr	r3, [pc, #404]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bae:	4b63      	ldr	r3, [pc, #396]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 030f 	and.w	r3, r3, #15
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d001      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e0b8      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d020      	beq.n	8005c0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0304 	and.w	r3, r3, #4
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bd8:	4b59      	ldr	r3, [pc, #356]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	4a58      	ldr	r2, [pc, #352]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005be2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0308 	and.w	r3, r3, #8
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d005      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bf0:	4b53      	ldr	r3, [pc, #332]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4a52      	ldr	r2, [pc, #328]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005bfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bfc:	4b50      	ldr	r3, [pc, #320]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	494d      	ldr	r1, [pc, #308]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d044      	beq.n	8005ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d107      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c22:	4b47      	ldr	r3, [pc, #284]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d119      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e07f      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d003      	beq.n	8005c42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c3e:	2b03      	cmp	r3, #3
 8005c40:	d107      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c42:	4b3f      	ldr	r3, [pc, #252]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d109      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e06f      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c52:	4b3b      	ldr	r3, [pc, #236]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e067      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c62:	4b37      	ldr	r3, [pc, #220]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f023 0203 	bic.w	r2, r3, #3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	4934      	ldr	r1, [pc, #208]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c74:	f7fd fd56 	bl	8003724 <HAL_GetTick>
 8005c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c7a:	e00a      	b.n	8005c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c7c:	f7fd fd52 	bl	8003724 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e04f      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c92:	4b2b      	ldr	r3, [pc, #172]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 020c 	and.w	r2, r3, #12
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d1eb      	bne.n	8005c7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ca4:	4b25      	ldr	r3, [pc, #148]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 030f 	and.w	r3, r3, #15
 8005cac:	683a      	ldr	r2, [r7, #0]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d20c      	bcs.n	8005ccc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cb2:	4b22      	ldr	r3, [pc, #136]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005cb4:	683a      	ldr	r2, [r7, #0]
 8005cb6:	b2d2      	uxtb	r2, r2
 8005cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cba:	4b20      	ldr	r3, [pc, #128]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 030f 	and.w	r3, r3, #15
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d001      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e032      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d008      	beq.n	8005cea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cd8:	4b19      	ldr	r3, [pc, #100]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4916      	ldr	r1, [pc, #88]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0308 	and.w	r3, r3, #8
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d009      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cf6:	4b12      	ldr	r3, [pc, #72]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	00db      	lsls	r3, r3, #3
 8005d04:	490e      	ldr	r1, [pc, #56]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d0a:	f000 f821 	bl	8005d50 <HAL_RCC_GetSysClockFreq>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	091b      	lsrs	r3, r3, #4
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	490a      	ldr	r1, [pc, #40]	@ (8005d44 <HAL_RCC_ClockConfig+0x1c0>)
 8005d1c:	5ccb      	ldrb	r3, [r1, r3]
 8005d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d22:	4a09      	ldr	r2, [pc, #36]	@ (8005d48 <HAL_RCC_ClockConfig+0x1c4>)
 8005d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d26:	4b09      	ldr	r3, [pc, #36]	@ (8005d4c <HAL_RCC_ClockConfig+0x1c8>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fd fcb6 	bl	800369c <HAL_InitTick>

  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40023c00 	.word	0x40023c00
 8005d40:	40023800 	.word	0x40023800
 8005d44:	080090c8 	.word	0x080090c8
 8005d48:	20000010 	.word	0x20000010
 8005d4c:	20000014 	.word	0x20000014

08005d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d54:	b094      	sub	sp, #80	@ 0x50
 8005d56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005d60:	2300      	movs	r3, #0
 8005d62:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d68:	4b79      	ldr	r3, [pc, #484]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f003 030c 	and.w	r3, r3, #12
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d00d      	beq.n	8005d90 <HAL_RCC_GetSysClockFreq+0x40>
 8005d74:	2b08      	cmp	r3, #8
 8005d76:	f200 80e1 	bhi.w	8005f3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <HAL_RCC_GetSysClockFreq+0x34>
 8005d7e:	2b04      	cmp	r3, #4
 8005d80:	d003      	beq.n	8005d8a <HAL_RCC_GetSysClockFreq+0x3a>
 8005d82:	e0db      	b.n	8005f3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d84:	4b73      	ldr	r3, [pc, #460]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d86:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d88:	e0db      	b.n	8005f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d8a:	4b73      	ldr	r3, [pc, #460]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x208>)
 8005d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d8e:	e0d8      	b.n	8005f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d90:	4b6f      	ldr	r3, [pc, #444]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d98:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d9a:	4b6d      	ldr	r3, [pc, #436]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d063      	beq.n	8005e6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005da6:	4b6a      	ldr	r3, [pc, #424]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	099b      	lsrs	r3, r3, #6
 8005dac:	2200      	movs	r2, #0
 8005dae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005db0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005db8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dba:	2300      	movs	r3, #0
 8005dbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	462b      	mov	r3, r5
 8005dc6:	f04f 0000 	mov.w	r0, #0
 8005dca:	f04f 0100 	mov.w	r1, #0
 8005dce:	0159      	lsls	r1, r3, #5
 8005dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005dd4:	0150      	lsls	r0, r2, #5
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4621      	mov	r1, r4
 8005ddc:	1a51      	subs	r1, r2, r1
 8005dde:	6139      	str	r1, [r7, #16]
 8005de0:	4629      	mov	r1, r5
 8005de2:	eb63 0301 	sbc.w	r3, r3, r1
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	f04f 0300 	mov.w	r3, #0
 8005df0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005df4:	4659      	mov	r1, fp
 8005df6:	018b      	lsls	r3, r1, #6
 8005df8:	4651      	mov	r1, sl
 8005dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005dfe:	4651      	mov	r1, sl
 8005e00:	018a      	lsls	r2, r1, #6
 8005e02:	4651      	mov	r1, sl
 8005e04:	ebb2 0801 	subs.w	r8, r2, r1
 8005e08:	4659      	mov	r1, fp
 8005e0a:	eb63 0901 	sbc.w	r9, r3, r1
 8005e0e:	f04f 0200 	mov.w	r2, #0
 8005e12:	f04f 0300 	mov.w	r3, #0
 8005e16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e22:	4690      	mov	r8, r2
 8005e24:	4699      	mov	r9, r3
 8005e26:	4623      	mov	r3, r4
 8005e28:	eb18 0303 	adds.w	r3, r8, r3
 8005e2c:	60bb      	str	r3, [r7, #8]
 8005e2e:	462b      	mov	r3, r5
 8005e30:	eb49 0303 	adc.w	r3, r9, r3
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e42:	4629      	mov	r1, r5
 8005e44:	024b      	lsls	r3, r1, #9
 8005e46:	4621      	mov	r1, r4
 8005e48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e4c:	4621      	mov	r1, r4
 8005e4e:	024a      	lsls	r2, r1, #9
 8005e50:	4610      	mov	r0, r2
 8005e52:	4619      	mov	r1, r3
 8005e54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e56:	2200      	movs	r2, #0
 8005e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e60:	f7fa fa16 	bl	8000290 <__aeabi_uldivmod>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4613      	mov	r3, r2
 8005e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e6c:	e058      	b.n	8005f20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e6e:	4b38      	ldr	r3, [pc, #224]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	099b      	lsrs	r3, r3, #6
 8005e74:	2200      	movs	r2, #0
 8005e76:	4618      	mov	r0, r3
 8005e78:	4611      	mov	r1, r2
 8005e7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e7e:	623b      	str	r3, [r7, #32]
 8005e80:	2300      	movs	r3, #0
 8005e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e88:	4642      	mov	r2, r8
 8005e8a:	464b      	mov	r3, r9
 8005e8c:	f04f 0000 	mov.w	r0, #0
 8005e90:	f04f 0100 	mov.w	r1, #0
 8005e94:	0159      	lsls	r1, r3, #5
 8005e96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e9a:	0150      	lsls	r0, r2, #5
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4641      	mov	r1, r8
 8005ea2:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	eb63 0b01 	sbc.w	fp, r3, r1
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f04f 0300 	mov.w	r3, #0
 8005eb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005eb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ebc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ec0:	ebb2 040a 	subs.w	r4, r2, sl
 8005ec4:	eb63 050b 	sbc.w	r5, r3, fp
 8005ec8:	f04f 0200 	mov.w	r2, #0
 8005ecc:	f04f 0300 	mov.w	r3, #0
 8005ed0:	00eb      	lsls	r3, r5, #3
 8005ed2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ed6:	00e2      	lsls	r2, r4, #3
 8005ed8:	4614      	mov	r4, r2
 8005eda:	461d      	mov	r5, r3
 8005edc:	4643      	mov	r3, r8
 8005ede:	18e3      	adds	r3, r4, r3
 8005ee0:	603b      	str	r3, [r7, #0]
 8005ee2:	464b      	mov	r3, r9
 8005ee4:	eb45 0303 	adc.w	r3, r5, r3
 8005ee8:	607b      	str	r3, [r7, #4]
 8005eea:	f04f 0200 	mov.w	r2, #0
 8005eee:	f04f 0300 	mov.w	r3, #0
 8005ef2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	028b      	lsls	r3, r1, #10
 8005efa:	4621      	mov	r1, r4
 8005efc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f00:	4621      	mov	r1, r4
 8005f02:	028a      	lsls	r2, r1, #10
 8005f04:	4610      	mov	r0, r2
 8005f06:	4619      	mov	r1, r3
 8005f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	61bb      	str	r3, [r7, #24]
 8005f0e:	61fa      	str	r2, [r7, #28]
 8005f10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f14:	f7fa f9bc 	bl	8000290 <__aeabi_uldivmod>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f20:	4b0b      	ldr	r3, [pc, #44]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	0c1b      	lsrs	r3, r3, #16
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	005b      	lsls	r3, r3, #1
 8005f2e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f3a:	e002      	b.n	8005f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f3c:	4b05      	ldr	r3, [pc, #20]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3750      	adds	r7, #80	@ 0x50
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f4e:	bf00      	nop
 8005f50:	40023800 	.word	0x40023800
 8005f54:	00f42400 	.word	0x00f42400
 8005f58:	007a1200 	.word	0x007a1200

08005f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f60:	4b03      	ldr	r3, [pc, #12]	@ (8005f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f62:	681b      	ldr	r3, [r3, #0]
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	20000010 	.word	0x20000010

08005f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f78:	f7ff fff0 	bl	8005f5c <HAL_RCC_GetHCLKFreq>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	4b05      	ldr	r3, [pc, #20]	@ (8005f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	0a9b      	lsrs	r3, r3, #10
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	4903      	ldr	r1, [pc, #12]	@ (8005f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f8a:	5ccb      	ldrb	r3, [r1, r3]
 8005f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	40023800 	.word	0x40023800
 8005f98:	080090d8 	.word	0x080090d8

08005f9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10b      	bne.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d105      	bne.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d075      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005fd0:	4b91      	ldr	r3, [pc, #580]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fd6:	f7fd fba5 	bl	8003724 <HAL_GetTick>
 8005fda:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fdc:	e008      	b.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005fde:	f7fd fba1 	bl	8003724 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e189      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ff0:	4b8a      	ldr	r3, [pc, #552]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1f0      	bne.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	d009      	beq.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	019a      	lsls	r2, r3, #6
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	071b      	lsls	r3, r3, #28
 8006014:	4981      	ldr	r1, [pc, #516]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006016:	4313      	orrs	r3, r2
 8006018:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d01f      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006028:	4b7c      	ldr	r3, [pc, #496]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800602a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800602e:	0f1b      	lsrs	r3, r3, #28
 8006030:	f003 0307 	and.w	r3, r3, #7
 8006034:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	019a      	lsls	r2, r3, #6
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	061b      	lsls	r3, r3, #24
 8006042:	431a      	orrs	r2, r3
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	071b      	lsls	r3, r3, #28
 8006048:	4974      	ldr	r1, [pc, #464]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800604a:	4313      	orrs	r3, r2
 800604c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006050:	4b72      	ldr	r3, [pc, #456]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006052:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006056:	f023 021f 	bic.w	r2, r3, #31
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	3b01      	subs	r3, #1
 8006060:	496e      	ldr	r1, [pc, #440]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006062:	4313      	orrs	r3, r2
 8006064:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00d      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	019a      	lsls	r2, r3, #6
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	061b      	lsls	r3, r3, #24
 8006080:	431a      	orrs	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	071b      	lsls	r3, r3, #28
 8006088:	4964      	ldr	r1, [pc, #400]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800608a:	4313      	orrs	r3, r2
 800608c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006090:	4b61      	ldr	r3, [pc, #388]	@ (8006218 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006092:	2201      	movs	r2, #1
 8006094:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006096:	f7fd fb45 	bl	8003724 <HAL_GetTick>
 800609a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800609c:	e008      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800609e:	f7fd fb41 	bl	8003724 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d901      	bls.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e129      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060b0:	4b5a      	ldr	r3, [pc, #360]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d0f0      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0304 	and.w	r3, r3, #4
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d105      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d079      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80060d4:	4b52      	ldr	r3, [pc, #328]	@ (8006220 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80060d6:	2200      	movs	r2, #0
 80060d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060da:	f7fd fb23 	bl	8003724 <HAL_GetTick>
 80060de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80060e0:	e008      	b.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80060e2:	f7fd fb1f 	bl	8003724 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	1ad3      	subs	r3, r2, r3
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d901      	bls.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e107      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80060f4:	4b49      	ldr	r3, [pc, #292]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006100:	d0ef      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0304 	and.w	r3, r3, #4
 800610a:	2b00      	cmp	r3, #0
 800610c:	d020      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800610e:	4b43      	ldr	r3, [pc, #268]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006114:	0f1b      	lsrs	r3, r3, #28
 8006116:	f003 0307 	and.w	r3, r3, #7
 800611a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	019a      	lsls	r2, r3, #6
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	061b      	lsls	r3, r3, #24
 8006128:	431a      	orrs	r2, r3
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	071b      	lsls	r3, r3, #28
 800612e:	493b      	ldr	r1, [pc, #236]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006130:	4313      	orrs	r3, r2
 8006132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006136:	4b39      	ldr	r3, [pc, #228]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006138:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800613c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	3b01      	subs	r3, #1
 8006146:	021b      	lsls	r3, r3, #8
 8006148:	4934      	ldr	r1, [pc, #208]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800614a:	4313      	orrs	r3, r2
 800614c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d01e      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800615c:	4b2f      	ldr	r3, [pc, #188]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800615e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006162:	0e1b      	lsrs	r3, r3, #24
 8006164:	f003 030f 	and.w	r3, r3, #15
 8006168:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	019a      	lsls	r2, r3, #6
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	061b      	lsls	r3, r3, #24
 8006174:	431a      	orrs	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	071b      	lsls	r3, r3, #28
 800617c:	4927      	ldr	r1, [pc, #156]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800617e:	4313      	orrs	r3, r2
 8006180:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006184:	4b25      	ldr	r3, [pc, #148]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006186:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800618a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006192:	4922      	ldr	r1, [pc, #136]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006194:	4313      	orrs	r3, r2
 8006196:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800619a:	4b21      	ldr	r3, [pc, #132]	@ (8006220 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800619c:	2201      	movs	r2, #1
 800619e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80061a0:	f7fd fac0 	bl	8003724 <HAL_GetTick>
 80061a4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80061a6:	e008      	b.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80061a8:	f7fd fabc 	bl	8003724 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d901      	bls.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e0a4      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80061ba:	4b18      	ldr	r3, [pc, #96]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061c6:	d1ef      	bne.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 808b 	beq.w	80062ec <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80061d6:	2300      	movs	r3, #0
 80061d8:	60fb      	str	r3, [r7, #12]
 80061da:	4b10      	ldr	r3, [pc, #64]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	4a0f      	ldr	r2, [pc, #60]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80061e6:	4b0d      	ldr	r3, [pc, #52]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80061e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ee:	60fb      	str	r3, [r7, #12]
 80061f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80061f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a0b      	ldr	r2, [pc, #44]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80061f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061fe:	f7fd fa91 	bl	8003724 <HAL_GetTick>
 8006202:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006204:	e010      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006206:	f7fd fa8d 	bl	8003724 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d909      	bls.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e075      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006218:	42470068 	.word	0x42470068
 800621c:	40023800 	.word	0x40023800
 8006220:	42470070 	.word	0x42470070
 8006224:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006228:	4b38      	ldr	r3, [pc, #224]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006230:	2b00      	cmp	r3, #0
 8006232:	d0e8      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006234:	4b36      	ldr	r3, [pc, #216]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006238:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800623c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d02f      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006248:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	429a      	cmp	r2, r3
 8006250:	d028      	beq.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006252:	4b2f      	ldr	r3, [pc, #188]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800625a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800625c:	4b2d      	ldr	r3, [pc, #180]	@ (8006314 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800625e:	2201      	movs	r2, #1
 8006260:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006262:	4b2c      	ldr	r3, [pc, #176]	@ (8006314 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006264:	2200      	movs	r2, #0
 8006266:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006268:	4a29      	ldr	r2, [pc, #164]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800626e:	4b28      	ldr	r3, [pc, #160]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	2b01      	cmp	r3, #1
 8006278:	d114      	bne.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800627a:	f7fd fa53 	bl	8003724 <HAL_GetTick>
 800627e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006280:	e00a      	b.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006282:	f7fd fa4f 	bl	8003724 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006290:	4293      	cmp	r3, r2
 8006292:	d901      	bls.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e035      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006298:	4b1d      	ldr	r3, [pc, #116]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800629a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629c:	f003 0302 	and.w	r3, r3, #2
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d0ee      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062b0:	d10d      	bne.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x332>
 80062b2:	4b17      	ldr	r3, [pc, #92]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062be:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80062c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062c6:	4912      	ldr	r1, [pc, #72]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	608b      	str	r3, [r1, #8]
 80062cc:	e005      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80062ce:	4b10      	ldr	r3, [pc, #64]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	4a0f      	ldr	r2, [pc, #60]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062d4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80062d8:	6093      	str	r3, [r2, #8]
 80062da:	4b0d      	ldr	r3, [pc, #52]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062dc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062e6:	490a      	ldr	r1, [pc, #40]	@ (8006310 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0310 	and.w	r3, r3, #16
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d004      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80062fe:	4b06      	ldr	r3, [pc, #24]	@ (8006318 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006300:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3718      	adds	r7, #24
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	40007000 	.word	0x40007000
 8006310:	40023800 	.word	0x40023800
 8006314:	42470e40 	.word	0x42470e40
 8006318:	424711e0 	.word	0x424711e0

0800631c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e01c      	b.n	8006368 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	795b      	ldrb	r3, [r3, #5]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	d105      	bne.n	8006344 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f7fc fc84 	bl	8002c4c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2202      	movs	r2, #2
 8006348:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f042 0204 	orr.w	r2, r2, #4
 8006358:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3708      	adds	r7, #8
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	791b      	ldrb	r3, [r3, #4]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_RNG_GenerateRandomNumber+0x1a>
 8006386:	2302      	movs	r3, #2
 8006388:	e044      	b.n	8006414 <HAL_RNG_GenerateRandomNumber+0xa4>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	795b      	ldrb	r3, [r3, #5]
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b01      	cmp	r3, #1
 8006398:	d133      	bne.n	8006402 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2202      	movs	r2, #2
 800639e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063a0:	f7fd f9c0 	bl	8003724 <HAL_GetTick>
 80063a4:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80063a6:	e018      	b.n	80063da <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80063a8:	f7fd f9bc 	bl	8003724 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d911      	bls.n	80063da <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f003 0301 	and.w	r3, r3, #1
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d00a      	beq.n	80063da <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2202      	movs	r2, #2
 80063ce:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e01c      	b.n	8006414 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f003 0301 	and.w	r3, r3, #1
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d1df      	bne.n	80063a8 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	689a      	ldr	r2, [r3, #8]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	68da      	ldr	r2, [r3, #12]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	715a      	strb	r2, [r3, #5]
 8006400:	e004      	b.n	800640c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2204      	movs	r2, #4
 8006406:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	711a      	strb	r2, [r3, #4]

  return status;
 8006412:	7bfb      	ldrb	r3, [r7, #15]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e07b      	b.n	8006526 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006432:	2b00      	cmp	r3, #0
 8006434:	d108      	bne.n	8006448 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800643e:	d009      	beq.n	8006454 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	61da      	str	r2, [r3, #28]
 8006446:	e005      	b.n	8006454 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b00      	cmp	r3, #0
 8006464:	d106      	bne.n	8006474 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f7fc fc0e 	bl	8002c90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2202      	movs	r2, #2
 8006478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800648a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800649c:	431a      	orrs	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	431a      	orrs	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	699b      	ldr	r3, [r3, #24]
 80064c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064c4:	431a      	orrs	r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064d8:	ea42 0103 	orr.w	r1, r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	430a      	orrs	r2, r1
 80064ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	0c1b      	lsrs	r3, r3, #16
 80064f2:	f003 0104 	and.w	r1, r3, #4
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fa:	f003 0210 	and.w	r2, r3, #16
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	430a      	orrs	r2, r1
 8006504:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	69da      	ldr	r2, [r3, #28]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006514:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3708      	adds	r7, #8
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b082      	sub	sp, #8
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e01a      	b.n	8006576 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006556:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7fc fbe1 	bl	8002d20 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b088      	sub	sp, #32
 8006582:	af00      	add	r7, sp, #0
 8006584:	60f8      	str	r0, [r7, #12]
 8006586:	60b9      	str	r1, [r7, #8]
 8006588:	603b      	str	r3, [r7, #0]
 800658a:	4613      	mov	r3, r2
 800658c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800658e:	f7fd f8c9 	bl	8003724 <HAL_GetTick>
 8006592:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006594:	88fb      	ldrh	r3, [r7, #6]
 8006596:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d001      	beq.n	80065a8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80065a4:	2302      	movs	r3, #2
 80065a6:	e12a      	b.n	80067fe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d002      	beq.n	80065b4 <HAL_SPI_Transmit+0x36>
 80065ae:	88fb      	ldrh	r3, [r7, #6]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d101      	bne.n	80065b8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e122      	b.n	80067fe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d101      	bne.n	80065c6 <HAL_SPI_Transmit+0x48>
 80065c2:	2302      	movs	r3, #2
 80065c4:	e11b      	b.n	80067fe <HAL_SPI_Transmit+0x280>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2203      	movs	r2, #3
 80065d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	88fa      	ldrh	r2, [r7, #6]
 80065e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	88fa      	ldrh	r2, [r7, #6]
 80065ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2200      	movs	r2, #0
 800660a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006614:	d10f      	bne.n	8006636 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006624:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006634:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006640:	2b40      	cmp	r3, #64	@ 0x40
 8006642:	d007      	beq.n	8006654 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006652:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800665c:	d152      	bne.n	8006704 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d002      	beq.n	800666c <HAL_SPI_Transmit+0xee>
 8006666:	8b7b      	ldrh	r3, [r7, #26]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d145      	bne.n	80066f8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006670:	881a      	ldrh	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800667c:	1c9a      	adds	r2, r3, #2
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006686:	b29b      	uxth	r3, r3
 8006688:	3b01      	subs	r3, #1
 800668a:	b29a      	uxth	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006690:	e032      	b.n	80066f8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b02      	cmp	r3, #2
 800669e:	d112      	bne.n	80066c6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a4:	881a      	ldrh	r2, [r3, #0]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b0:	1c9a      	adds	r2, r3, #2
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80066c4:	e018      	b.n	80066f8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066c6:	f7fd f82d 	bl	8003724 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d803      	bhi.n	80066de <HAL_SPI_Transmit+0x160>
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066dc:	d102      	bne.n	80066e4 <HAL_SPI_Transmit+0x166>
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d109      	bne.n	80066f8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066f4:	2303      	movs	r3, #3
 80066f6:	e082      	b.n	80067fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d1c7      	bne.n	8006692 <HAL_SPI_Transmit+0x114>
 8006702:	e053      	b.n	80067ac <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d002      	beq.n	8006712 <HAL_SPI_Transmit+0x194>
 800670c:	8b7b      	ldrh	r3, [r7, #26]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d147      	bne.n	80067a2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	7812      	ldrb	r2, [r2, #0]
 800671e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006724:	1c5a      	adds	r2, r3, #1
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800672e:	b29b      	uxth	r3, r3
 8006730:	3b01      	subs	r3, #1
 8006732:	b29a      	uxth	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006738:	e033      	b.n	80067a2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f003 0302 	and.w	r3, r3, #2
 8006744:	2b02      	cmp	r3, #2
 8006746:	d113      	bne.n	8006770 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	330c      	adds	r3, #12
 8006752:	7812      	ldrb	r2, [r2, #0]
 8006754:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675a:	1c5a      	adds	r2, r3, #1
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006764:	b29b      	uxth	r3, r3
 8006766:	3b01      	subs	r3, #1
 8006768:	b29a      	uxth	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800676e:	e018      	b.n	80067a2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006770:	f7fc ffd8 	bl	8003724 <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	683a      	ldr	r2, [r7, #0]
 800677c:	429a      	cmp	r2, r3
 800677e:	d803      	bhi.n	8006788 <HAL_SPI_Transmit+0x20a>
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006786:	d102      	bne.n	800678e <HAL_SPI_Transmit+0x210>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d109      	bne.n	80067a2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e02d      	b.n	80067fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1c6      	bne.n	800673a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067ac:	69fa      	ldr	r2, [r7, #28]
 80067ae:	6839      	ldr	r1, [r7, #0]
 80067b0:	68f8      	ldr	r0, [r7, #12]
 80067b2:	f000 f8bf 	bl	8006934 <SPI_EndRxTxTransaction>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2220      	movs	r2, #32
 80067c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d10a      	bne.n	80067e0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067ca:	2300      	movs	r3, #0
 80067cc:	617b      	str	r3, [r7, #20]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	617b      	str	r3, [r7, #20]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	617b      	str	r3, [r7, #20]
 80067de:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e000      	b.n	80067fe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80067fc:	2300      	movs	r3, #0
  }
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3720      	adds	r7, #32
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}

08006806 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006814:	b2db      	uxtb	r3, r3
}
 8006816:	4618      	mov	r0, r3
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
	...

08006824 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b088      	sub	sp, #32
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	603b      	str	r3, [r7, #0]
 8006830:	4613      	mov	r3, r2
 8006832:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006834:	f7fc ff76 	bl	8003724 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683c:	1a9b      	subs	r3, r3, r2
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	4413      	add	r3, r2
 8006842:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006844:	f7fc ff6e 	bl	8003724 <HAL_GetTick>
 8006848:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800684a:	4b39      	ldr	r3, [pc, #228]	@ (8006930 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	015b      	lsls	r3, r3, #5
 8006850:	0d1b      	lsrs	r3, r3, #20
 8006852:	69fa      	ldr	r2, [r7, #28]
 8006854:	fb02 f303 	mul.w	r3, r2, r3
 8006858:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800685a:	e054      	b.n	8006906 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006862:	d050      	beq.n	8006906 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006864:	f7fc ff5e 	bl	8003724 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	429a      	cmp	r2, r3
 8006872:	d902      	bls.n	800687a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d13d      	bne.n	80068f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006888:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006892:	d111      	bne.n	80068b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800689c:	d004      	beq.n	80068a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068a6:	d107      	bne.n	80068b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c0:	d10f      	bne.n	80068e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e017      	b.n	8006926 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80068fc:	2300      	movs	r3, #0
 80068fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	3b01      	subs	r3, #1
 8006904:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	4013      	ands	r3, r2
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	429a      	cmp	r2, r3
 8006914:	bf0c      	ite	eq
 8006916:	2301      	moveq	r3, #1
 8006918:	2300      	movne	r3, #0
 800691a:	b2db      	uxtb	r3, r3
 800691c:	461a      	mov	r2, r3
 800691e:	79fb      	ldrb	r3, [r7, #7]
 8006920:	429a      	cmp	r2, r3
 8006922:	d19b      	bne.n	800685c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3720      	adds	r7, #32
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	20000010 	.word	0x20000010

08006934 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b088      	sub	sp, #32
 8006938:	af02      	add	r7, sp, #8
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2201      	movs	r2, #1
 8006948:	2102      	movs	r1, #2
 800694a:	68f8      	ldr	r0, [r7, #12]
 800694c:	f7ff ff6a 	bl	8006824 <SPI_WaitFlagStateUntilTimeout>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d007      	beq.n	8006966 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695a:	f043 0220 	orr.w	r2, r3, #32
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e032      	b.n	80069cc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006966:	4b1b      	ldr	r3, [pc, #108]	@ (80069d4 <SPI_EndRxTxTransaction+0xa0>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1b      	ldr	r2, [pc, #108]	@ (80069d8 <SPI_EndRxTxTransaction+0xa4>)
 800696c:	fba2 2303 	umull	r2, r3, r2, r3
 8006970:	0d5b      	lsrs	r3, r3, #21
 8006972:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006976:	fb02 f303 	mul.w	r3, r2, r3
 800697a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006984:	d112      	bne.n	80069ac <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	2200      	movs	r2, #0
 800698e:	2180      	movs	r1, #128	@ 0x80
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f7ff ff47 	bl	8006824 <SPI_WaitFlagStateUntilTimeout>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d016      	beq.n	80069ca <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a0:	f043 0220 	orr.w	r2, r3, #32
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e00f      	b.n	80069cc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d00a      	beq.n	80069c8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	3b01      	subs	r3, #1
 80069b6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c2:	2b80      	cmp	r3, #128	@ 0x80
 80069c4:	d0f2      	beq.n	80069ac <SPI_EndRxTxTransaction+0x78>
 80069c6:	e000      	b.n	80069ca <SPI_EndRxTxTransaction+0x96>
        break;
 80069c8:	bf00      	nop
  }

  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	20000010 	.word	0x20000010
 80069d8:	165e9f81 	.word	0x165e9f81

080069dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e041      	b.n	8006a72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d106      	bne.n	8006a08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7fc f9aa 	bl	8002d5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	3304      	adds	r3, #4
 8006a18:	4619      	mov	r1, r3
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	f000 f8f4 	bl	8006c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b084      	sub	sp, #16
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
 8006a82:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d101      	bne.n	8006a96 <HAL_TIM_ConfigClockSource+0x1c>
 8006a92:	2302      	movs	r3, #2
 8006a94:	e0b4      	b.n	8006c00 <HAL_TIM_ConfigClockSource+0x186>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006ab4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006abc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ace:	d03e      	beq.n	8006b4e <HAL_TIM_ConfigClockSource+0xd4>
 8006ad0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ad4:	f200 8087 	bhi.w	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006ad8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006adc:	f000 8086 	beq.w	8006bec <HAL_TIM_ConfigClockSource+0x172>
 8006ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae4:	d87f      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006ae6:	2b70      	cmp	r3, #112	@ 0x70
 8006ae8:	d01a      	beq.n	8006b20 <HAL_TIM_ConfigClockSource+0xa6>
 8006aea:	2b70      	cmp	r3, #112	@ 0x70
 8006aec:	d87b      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006aee:	2b60      	cmp	r3, #96	@ 0x60
 8006af0:	d050      	beq.n	8006b94 <HAL_TIM_ConfigClockSource+0x11a>
 8006af2:	2b60      	cmp	r3, #96	@ 0x60
 8006af4:	d877      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006af6:	2b50      	cmp	r3, #80	@ 0x50
 8006af8:	d03c      	beq.n	8006b74 <HAL_TIM_ConfigClockSource+0xfa>
 8006afa:	2b50      	cmp	r3, #80	@ 0x50
 8006afc:	d873      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006afe:	2b40      	cmp	r3, #64	@ 0x40
 8006b00:	d058      	beq.n	8006bb4 <HAL_TIM_ConfigClockSource+0x13a>
 8006b02:	2b40      	cmp	r3, #64	@ 0x40
 8006b04:	d86f      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006b06:	2b30      	cmp	r3, #48	@ 0x30
 8006b08:	d064      	beq.n	8006bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8006b0a:	2b30      	cmp	r3, #48	@ 0x30
 8006b0c:	d86b      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006b0e:	2b20      	cmp	r3, #32
 8006b10:	d060      	beq.n	8006bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8006b12:	2b20      	cmp	r3, #32
 8006b14:	d867      	bhi.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d05c      	beq.n	8006bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8006b1a:	2b10      	cmp	r3, #16
 8006b1c:	d05a      	beq.n	8006bd4 <HAL_TIM_ConfigClockSource+0x15a>
 8006b1e:	e062      	b.n	8006be6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b30:	f000 f990 	bl	8006e54 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b42:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	609a      	str	r2, [r3, #8]
      break;
 8006b4c:	e04f      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b5e:	f000 f979 	bl	8006e54 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b70:	609a      	str	r2, [r3, #8]
      break;
 8006b72:	e03c      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b80:	461a      	mov	r2, r3
 8006b82:	f000 f8ed 	bl	8006d60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2150      	movs	r1, #80	@ 0x50
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 f946 	bl	8006e1e <TIM_ITRx_SetConfig>
      break;
 8006b92:	e02c      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	f000 f90c 	bl	8006dbe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2160      	movs	r1, #96	@ 0x60
 8006bac:	4618      	mov	r0, r3
 8006bae:	f000 f936 	bl	8006e1e <TIM_ITRx_SetConfig>
      break;
 8006bb2:	e01c      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	f000 f8cd 	bl	8006d60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2140      	movs	r1, #64	@ 0x40
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f000 f926 	bl	8006e1e <TIM_ITRx_SetConfig>
      break;
 8006bd2:	e00c      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4610      	mov	r0, r2
 8006be0:	f000 f91d 	bl	8006e1e <TIM_ITRx_SetConfig>
      break;
 8006be4:	e003      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	73fb      	strb	r3, [r7, #15]
      break;
 8006bea:	e000      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006bec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a46      	ldr	r2, [pc, #280]	@ (8006d34 <TIM_Base_SetConfig+0x12c>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d013      	beq.n	8006c48 <TIM_Base_SetConfig+0x40>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c26:	d00f      	beq.n	8006c48 <TIM_Base_SetConfig+0x40>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a43      	ldr	r2, [pc, #268]	@ (8006d38 <TIM_Base_SetConfig+0x130>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d00b      	beq.n	8006c48 <TIM_Base_SetConfig+0x40>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a42      	ldr	r2, [pc, #264]	@ (8006d3c <TIM_Base_SetConfig+0x134>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d007      	beq.n	8006c48 <TIM_Base_SetConfig+0x40>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	4a41      	ldr	r2, [pc, #260]	@ (8006d40 <TIM_Base_SetConfig+0x138>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d003      	beq.n	8006c48 <TIM_Base_SetConfig+0x40>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a40      	ldr	r2, [pc, #256]	@ (8006d44 <TIM_Base_SetConfig+0x13c>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d108      	bne.n	8006c5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a35      	ldr	r2, [pc, #212]	@ (8006d34 <TIM_Base_SetConfig+0x12c>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d02b      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c68:	d027      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a32      	ldr	r2, [pc, #200]	@ (8006d38 <TIM_Base_SetConfig+0x130>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d023      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a31      	ldr	r2, [pc, #196]	@ (8006d3c <TIM_Base_SetConfig+0x134>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d01f      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a30      	ldr	r2, [pc, #192]	@ (8006d40 <TIM_Base_SetConfig+0x138>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d01b      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a2f      	ldr	r2, [pc, #188]	@ (8006d44 <TIM_Base_SetConfig+0x13c>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d017      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a2e      	ldr	r2, [pc, #184]	@ (8006d48 <TIM_Base_SetConfig+0x140>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d013      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a2d      	ldr	r2, [pc, #180]	@ (8006d4c <TIM_Base_SetConfig+0x144>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d00f      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8006d50 <TIM_Base_SetConfig+0x148>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d00b      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a2b      	ldr	r2, [pc, #172]	@ (8006d54 <TIM_Base_SetConfig+0x14c>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d007      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a2a      	ldr	r2, [pc, #168]	@ (8006d58 <TIM_Base_SetConfig+0x150>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d003      	beq.n	8006cba <TIM_Base_SetConfig+0xb2>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a29      	ldr	r2, [pc, #164]	@ (8006d5c <TIM_Base_SetConfig+0x154>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d108      	bne.n	8006ccc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	689a      	ldr	r2, [r3, #8]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a10      	ldr	r2, [pc, #64]	@ (8006d34 <TIM_Base_SetConfig+0x12c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d003      	beq.n	8006d00 <TIM_Base_SetConfig+0xf8>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a12      	ldr	r2, [pc, #72]	@ (8006d44 <TIM_Base_SetConfig+0x13c>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d103      	bne.n	8006d08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	f003 0301 	and.w	r3, r3, #1
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d105      	bne.n	8006d26 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	f023 0201 	bic.w	r2, r3, #1
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	611a      	str	r2, [r3, #16]
  }
}
 8006d26:	bf00      	nop
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	40010000 	.word	0x40010000
 8006d38:	40000400 	.word	0x40000400
 8006d3c:	40000800 	.word	0x40000800
 8006d40:	40000c00 	.word	0x40000c00
 8006d44:	40010400 	.word	0x40010400
 8006d48:	40014000 	.word	0x40014000
 8006d4c:	40014400 	.word	0x40014400
 8006d50:	40014800 	.word	0x40014800
 8006d54:	40001800 	.word	0x40001800
 8006d58:	40001c00 	.word	0x40001c00
 8006d5c:	40002000 	.word	0x40002000

08006d60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b087      	sub	sp, #28
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6a1b      	ldr	r3, [r3, #32]
 8006d70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	f023 0201 	bic.w	r2, r3, #1
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	699b      	ldr	r3, [r3, #24]
 8006d82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	011b      	lsls	r3, r3, #4
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f023 030a 	bic.w	r3, r3, #10
 8006d9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	693a      	ldr	r2, [r7, #16]
 8006daa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	621a      	str	r2, [r3, #32]
}
 8006db2:	bf00      	nop
 8006db4:	371c      	adds	r7, #28
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr

08006dbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dbe:	b480      	push	{r7}
 8006dc0:	b087      	sub	sp, #28
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	60f8      	str	r0, [r7, #12]
 8006dc6:	60b9      	str	r1, [r7, #8]
 8006dc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6a1b      	ldr	r3, [r3, #32]
 8006dd4:	f023 0210 	bic.w	r2, r3, #16
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006de8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	031b      	lsls	r3, r3, #12
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dfa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	011b      	lsls	r3, r3, #4
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	621a      	str	r2, [r3, #32]
}
 8006e12:	bf00      	nop
 8006e14:	371c      	adds	r7, #28
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr

08006e1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b085      	sub	sp, #20
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
 8006e26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	f043 0307 	orr.w	r3, r3, #7
 8006e40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	609a      	str	r2, [r3, #8]
}
 8006e48:	bf00      	nop
 8006e4a:	3714      	adds	r7, #20
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b087      	sub	sp, #28
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	607a      	str	r2, [r7, #4]
 8006e60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	021a      	lsls	r2, r3, #8
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	431a      	orrs	r2, r3
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	609a      	str	r2, [r3, #8]
}
 8006e88:	bf00      	nop
 8006e8a:	371c      	adds	r7, #28
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d101      	bne.n	8006eac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	e05a      	b.n	8006f62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2202      	movs	r2, #2
 8006eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a21      	ldr	r2, [pc, #132]	@ (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d022      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ef8:	d01d      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a1d      	ldr	r2, [pc, #116]	@ (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d018      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a1b      	ldr	r2, [pc, #108]	@ (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d013      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a1a      	ldr	r2, [pc, #104]	@ (8006f7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00e      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a18      	ldr	r2, [pc, #96]	@ (8006f80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d009      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a17      	ldr	r2, [pc, #92]	@ (8006f84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d004      	beq.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a15      	ldr	r2, [pc, #84]	@ (8006f88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d10c      	bne.n	8006f50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3714      	adds	r7, #20
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	40010000 	.word	0x40010000
 8006f74:	40000400 	.word	0x40000400
 8006f78:	40000800 	.word	0x40000800
 8006f7c:	40000c00 	.word	0x40000c00
 8006f80:	40010400 	.word	0x40010400
 8006f84:	40014000 	.word	0x40014000
 8006f88:	40001800 	.word	0x40001800

08006f8c <std>:
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	b510      	push	{r4, lr}
 8006f90:	4604      	mov	r4, r0
 8006f92:	e9c0 3300 	strd	r3, r3, [r0]
 8006f96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f9a:	6083      	str	r3, [r0, #8]
 8006f9c:	8181      	strh	r1, [r0, #12]
 8006f9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fa0:	81c2      	strh	r2, [r0, #14]
 8006fa2:	6183      	str	r3, [r0, #24]
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	2208      	movs	r2, #8
 8006fa8:	305c      	adds	r0, #92	@ 0x5c
 8006faa:	f000 f9f9 	bl	80073a0 <memset>
 8006fae:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe4 <std+0x58>)
 8006fb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe8 <std+0x5c>)
 8006fb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006fec <std+0x60>)
 8006fb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff0 <std+0x64>)
 8006fbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff4 <std+0x68>)
 8006fc0:	6224      	str	r4, [r4, #32]
 8006fc2:	429c      	cmp	r4, r3
 8006fc4:	d006      	beq.n	8006fd4 <std+0x48>
 8006fc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fca:	4294      	cmp	r4, r2
 8006fcc:	d002      	beq.n	8006fd4 <std+0x48>
 8006fce:	33d0      	adds	r3, #208	@ 0xd0
 8006fd0:	429c      	cmp	r4, r3
 8006fd2:	d105      	bne.n	8006fe0 <std+0x54>
 8006fd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fdc:	f000 ba58 	b.w	8007490 <__retarget_lock_init_recursive>
 8006fe0:	bd10      	pop	{r4, pc}
 8006fe2:	bf00      	nop
 8006fe4:	080071f1 	.word	0x080071f1
 8006fe8:	08007213 	.word	0x08007213
 8006fec:	0800724b 	.word	0x0800724b
 8006ff0:	0800726f 	.word	0x0800726f
 8006ff4:	20025c20 	.word	0x20025c20

08006ff8 <stdio_exit_handler>:
 8006ff8:	4a02      	ldr	r2, [pc, #8]	@ (8007004 <stdio_exit_handler+0xc>)
 8006ffa:	4903      	ldr	r1, [pc, #12]	@ (8007008 <stdio_exit_handler+0x10>)
 8006ffc:	4803      	ldr	r0, [pc, #12]	@ (800700c <stdio_exit_handler+0x14>)
 8006ffe:	f000 b869 	b.w	80070d4 <_fwalk_sglue>
 8007002:	bf00      	nop
 8007004:	2000001c 	.word	0x2000001c
 8007008:	08007d31 	.word	0x08007d31
 800700c:	2000002c 	.word	0x2000002c

08007010 <cleanup_stdio>:
 8007010:	6841      	ldr	r1, [r0, #4]
 8007012:	4b0c      	ldr	r3, [pc, #48]	@ (8007044 <cleanup_stdio+0x34>)
 8007014:	4299      	cmp	r1, r3
 8007016:	b510      	push	{r4, lr}
 8007018:	4604      	mov	r4, r0
 800701a:	d001      	beq.n	8007020 <cleanup_stdio+0x10>
 800701c:	f000 fe88 	bl	8007d30 <_fflush_r>
 8007020:	68a1      	ldr	r1, [r4, #8]
 8007022:	4b09      	ldr	r3, [pc, #36]	@ (8007048 <cleanup_stdio+0x38>)
 8007024:	4299      	cmp	r1, r3
 8007026:	d002      	beq.n	800702e <cleanup_stdio+0x1e>
 8007028:	4620      	mov	r0, r4
 800702a:	f000 fe81 	bl	8007d30 <_fflush_r>
 800702e:	68e1      	ldr	r1, [r4, #12]
 8007030:	4b06      	ldr	r3, [pc, #24]	@ (800704c <cleanup_stdio+0x3c>)
 8007032:	4299      	cmp	r1, r3
 8007034:	d004      	beq.n	8007040 <cleanup_stdio+0x30>
 8007036:	4620      	mov	r0, r4
 8007038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800703c:	f000 be78 	b.w	8007d30 <_fflush_r>
 8007040:	bd10      	pop	{r4, pc}
 8007042:	bf00      	nop
 8007044:	20025c20 	.word	0x20025c20
 8007048:	20025c88 	.word	0x20025c88
 800704c:	20025cf0 	.word	0x20025cf0

08007050 <global_stdio_init.part.0>:
 8007050:	b510      	push	{r4, lr}
 8007052:	4b0b      	ldr	r3, [pc, #44]	@ (8007080 <global_stdio_init.part.0+0x30>)
 8007054:	4c0b      	ldr	r4, [pc, #44]	@ (8007084 <global_stdio_init.part.0+0x34>)
 8007056:	4a0c      	ldr	r2, [pc, #48]	@ (8007088 <global_stdio_init.part.0+0x38>)
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	4620      	mov	r0, r4
 800705c:	2200      	movs	r2, #0
 800705e:	2104      	movs	r1, #4
 8007060:	f7ff ff94 	bl	8006f8c <std>
 8007064:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007068:	2201      	movs	r2, #1
 800706a:	2109      	movs	r1, #9
 800706c:	f7ff ff8e 	bl	8006f8c <std>
 8007070:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007074:	2202      	movs	r2, #2
 8007076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800707a:	2112      	movs	r1, #18
 800707c:	f7ff bf86 	b.w	8006f8c <std>
 8007080:	20025d58 	.word	0x20025d58
 8007084:	20025c20 	.word	0x20025c20
 8007088:	08006ff9 	.word	0x08006ff9

0800708c <__sfp_lock_acquire>:
 800708c:	4801      	ldr	r0, [pc, #4]	@ (8007094 <__sfp_lock_acquire+0x8>)
 800708e:	f000 ba00 	b.w	8007492 <__retarget_lock_acquire_recursive>
 8007092:	bf00      	nop
 8007094:	20025d61 	.word	0x20025d61

08007098 <__sfp_lock_release>:
 8007098:	4801      	ldr	r0, [pc, #4]	@ (80070a0 <__sfp_lock_release+0x8>)
 800709a:	f000 b9fb 	b.w	8007494 <__retarget_lock_release_recursive>
 800709e:	bf00      	nop
 80070a0:	20025d61 	.word	0x20025d61

080070a4 <__sinit>:
 80070a4:	b510      	push	{r4, lr}
 80070a6:	4604      	mov	r4, r0
 80070a8:	f7ff fff0 	bl	800708c <__sfp_lock_acquire>
 80070ac:	6a23      	ldr	r3, [r4, #32]
 80070ae:	b11b      	cbz	r3, 80070b8 <__sinit+0x14>
 80070b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b4:	f7ff bff0 	b.w	8007098 <__sfp_lock_release>
 80070b8:	4b04      	ldr	r3, [pc, #16]	@ (80070cc <__sinit+0x28>)
 80070ba:	6223      	str	r3, [r4, #32]
 80070bc:	4b04      	ldr	r3, [pc, #16]	@ (80070d0 <__sinit+0x2c>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1f5      	bne.n	80070b0 <__sinit+0xc>
 80070c4:	f7ff ffc4 	bl	8007050 <global_stdio_init.part.0>
 80070c8:	e7f2      	b.n	80070b0 <__sinit+0xc>
 80070ca:	bf00      	nop
 80070cc:	08007011 	.word	0x08007011
 80070d0:	20025d58 	.word	0x20025d58

080070d4 <_fwalk_sglue>:
 80070d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d8:	4607      	mov	r7, r0
 80070da:	4688      	mov	r8, r1
 80070dc:	4614      	mov	r4, r2
 80070de:	2600      	movs	r6, #0
 80070e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070e4:	f1b9 0901 	subs.w	r9, r9, #1
 80070e8:	d505      	bpl.n	80070f6 <_fwalk_sglue+0x22>
 80070ea:	6824      	ldr	r4, [r4, #0]
 80070ec:	2c00      	cmp	r4, #0
 80070ee:	d1f7      	bne.n	80070e0 <_fwalk_sglue+0xc>
 80070f0:	4630      	mov	r0, r6
 80070f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070f6:	89ab      	ldrh	r3, [r5, #12]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d907      	bls.n	800710c <_fwalk_sglue+0x38>
 80070fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007100:	3301      	adds	r3, #1
 8007102:	d003      	beq.n	800710c <_fwalk_sglue+0x38>
 8007104:	4629      	mov	r1, r5
 8007106:	4638      	mov	r0, r7
 8007108:	47c0      	blx	r8
 800710a:	4306      	orrs	r6, r0
 800710c:	3568      	adds	r5, #104	@ 0x68
 800710e:	e7e9      	b.n	80070e4 <_fwalk_sglue+0x10>

08007110 <iprintf>:
 8007110:	b40f      	push	{r0, r1, r2, r3}
 8007112:	b507      	push	{r0, r1, r2, lr}
 8007114:	4906      	ldr	r1, [pc, #24]	@ (8007130 <iprintf+0x20>)
 8007116:	ab04      	add	r3, sp, #16
 8007118:	6808      	ldr	r0, [r1, #0]
 800711a:	f853 2b04 	ldr.w	r2, [r3], #4
 800711e:	6881      	ldr	r1, [r0, #8]
 8007120:	9301      	str	r3, [sp, #4]
 8007122:	f000 fadb 	bl	80076dc <_vfiprintf_r>
 8007126:	b003      	add	sp, #12
 8007128:	f85d eb04 	ldr.w	lr, [sp], #4
 800712c:	b004      	add	sp, #16
 800712e:	4770      	bx	lr
 8007130:	20000028 	.word	0x20000028

08007134 <_puts_r>:
 8007134:	6a03      	ldr	r3, [r0, #32]
 8007136:	b570      	push	{r4, r5, r6, lr}
 8007138:	6884      	ldr	r4, [r0, #8]
 800713a:	4605      	mov	r5, r0
 800713c:	460e      	mov	r6, r1
 800713e:	b90b      	cbnz	r3, 8007144 <_puts_r+0x10>
 8007140:	f7ff ffb0 	bl	80070a4 <__sinit>
 8007144:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007146:	07db      	lsls	r3, r3, #31
 8007148:	d405      	bmi.n	8007156 <_puts_r+0x22>
 800714a:	89a3      	ldrh	r3, [r4, #12]
 800714c:	0598      	lsls	r0, r3, #22
 800714e:	d402      	bmi.n	8007156 <_puts_r+0x22>
 8007150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007152:	f000 f99e 	bl	8007492 <__retarget_lock_acquire_recursive>
 8007156:	89a3      	ldrh	r3, [r4, #12]
 8007158:	0719      	lsls	r1, r3, #28
 800715a:	d502      	bpl.n	8007162 <_puts_r+0x2e>
 800715c:	6923      	ldr	r3, [r4, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d135      	bne.n	80071ce <_puts_r+0x9a>
 8007162:	4621      	mov	r1, r4
 8007164:	4628      	mov	r0, r5
 8007166:	f000 f8c5 	bl	80072f4 <__swsetup_r>
 800716a:	b380      	cbz	r0, 80071ce <_puts_r+0x9a>
 800716c:	f04f 35ff 	mov.w	r5, #4294967295
 8007170:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007172:	07da      	lsls	r2, r3, #31
 8007174:	d405      	bmi.n	8007182 <_puts_r+0x4e>
 8007176:	89a3      	ldrh	r3, [r4, #12]
 8007178:	059b      	lsls	r3, r3, #22
 800717a:	d402      	bmi.n	8007182 <_puts_r+0x4e>
 800717c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717e:	f000 f989 	bl	8007494 <__retarget_lock_release_recursive>
 8007182:	4628      	mov	r0, r5
 8007184:	bd70      	pop	{r4, r5, r6, pc}
 8007186:	2b00      	cmp	r3, #0
 8007188:	da04      	bge.n	8007194 <_puts_r+0x60>
 800718a:	69a2      	ldr	r2, [r4, #24]
 800718c:	429a      	cmp	r2, r3
 800718e:	dc17      	bgt.n	80071c0 <_puts_r+0x8c>
 8007190:	290a      	cmp	r1, #10
 8007192:	d015      	beq.n	80071c0 <_puts_r+0x8c>
 8007194:	6823      	ldr	r3, [r4, #0]
 8007196:	1c5a      	adds	r2, r3, #1
 8007198:	6022      	str	r2, [r4, #0]
 800719a:	7019      	strb	r1, [r3, #0]
 800719c:	68a3      	ldr	r3, [r4, #8]
 800719e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80071a2:	3b01      	subs	r3, #1
 80071a4:	60a3      	str	r3, [r4, #8]
 80071a6:	2900      	cmp	r1, #0
 80071a8:	d1ed      	bne.n	8007186 <_puts_r+0x52>
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	da11      	bge.n	80071d2 <_puts_r+0x9e>
 80071ae:	4622      	mov	r2, r4
 80071b0:	210a      	movs	r1, #10
 80071b2:	4628      	mov	r0, r5
 80071b4:	f000 f85f 	bl	8007276 <__swbuf_r>
 80071b8:	3001      	adds	r0, #1
 80071ba:	d0d7      	beq.n	800716c <_puts_r+0x38>
 80071bc:	250a      	movs	r5, #10
 80071be:	e7d7      	b.n	8007170 <_puts_r+0x3c>
 80071c0:	4622      	mov	r2, r4
 80071c2:	4628      	mov	r0, r5
 80071c4:	f000 f857 	bl	8007276 <__swbuf_r>
 80071c8:	3001      	adds	r0, #1
 80071ca:	d1e7      	bne.n	800719c <_puts_r+0x68>
 80071cc:	e7ce      	b.n	800716c <_puts_r+0x38>
 80071ce:	3e01      	subs	r6, #1
 80071d0:	e7e4      	b.n	800719c <_puts_r+0x68>
 80071d2:	6823      	ldr	r3, [r4, #0]
 80071d4:	1c5a      	adds	r2, r3, #1
 80071d6:	6022      	str	r2, [r4, #0]
 80071d8:	220a      	movs	r2, #10
 80071da:	701a      	strb	r2, [r3, #0]
 80071dc:	e7ee      	b.n	80071bc <_puts_r+0x88>
	...

080071e0 <puts>:
 80071e0:	4b02      	ldr	r3, [pc, #8]	@ (80071ec <puts+0xc>)
 80071e2:	4601      	mov	r1, r0
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	f7ff bfa5 	b.w	8007134 <_puts_r>
 80071ea:	bf00      	nop
 80071ec:	20000028 	.word	0x20000028

080071f0 <__sread>:
 80071f0:	b510      	push	{r4, lr}
 80071f2:	460c      	mov	r4, r1
 80071f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f8:	f000 f8fc 	bl	80073f4 <_read_r>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	bfab      	itete	ge
 8007200:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007202:	89a3      	ldrhlt	r3, [r4, #12]
 8007204:	181b      	addge	r3, r3, r0
 8007206:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800720a:	bfac      	ite	ge
 800720c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800720e:	81a3      	strhlt	r3, [r4, #12]
 8007210:	bd10      	pop	{r4, pc}

08007212 <__swrite>:
 8007212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007216:	461f      	mov	r7, r3
 8007218:	898b      	ldrh	r3, [r1, #12]
 800721a:	05db      	lsls	r3, r3, #23
 800721c:	4605      	mov	r5, r0
 800721e:	460c      	mov	r4, r1
 8007220:	4616      	mov	r6, r2
 8007222:	d505      	bpl.n	8007230 <__swrite+0x1e>
 8007224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007228:	2302      	movs	r3, #2
 800722a:	2200      	movs	r2, #0
 800722c:	f000 f8d0 	bl	80073d0 <_lseek_r>
 8007230:	89a3      	ldrh	r3, [r4, #12]
 8007232:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007236:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800723a:	81a3      	strh	r3, [r4, #12]
 800723c:	4632      	mov	r2, r6
 800723e:	463b      	mov	r3, r7
 8007240:	4628      	mov	r0, r5
 8007242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007246:	f000 b8e7 	b.w	8007418 <_write_r>

0800724a <__sseek>:
 800724a:	b510      	push	{r4, lr}
 800724c:	460c      	mov	r4, r1
 800724e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007252:	f000 f8bd 	bl	80073d0 <_lseek_r>
 8007256:	1c43      	adds	r3, r0, #1
 8007258:	89a3      	ldrh	r3, [r4, #12]
 800725a:	bf15      	itete	ne
 800725c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800725e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007262:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007266:	81a3      	strheq	r3, [r4, #12]
 8007268:	bf18      	it	ne
 800726a:	81a3      	strhne	r3, [r4, #12]
 800726c:	bd10      	pop	{r4, pc}

0800726e <__sclose>:
 800726e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007272:	f000 b89d 	b.w	80073b0 <_close_r>

08007276 <__swbuf_r>:
 8007276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007278:	460e      	mov	r6, r1
 800727a:	4614      	mov	r4, r2
 800727c:	4605      	mov	r5, r0
 800727e:	b118      	cbz	r0, 8007288 <__swbuf_r+0x12>
 8007280:	6a03      	ldr	r3, [r0, #32]
 8007282:	b90b      	cbnz	r3, 8007288 <__swbuf_r+0x12>
 8007284:	f7ff ff0e 	bl	80070a4 <__sinit>
 8007288:	69a3      	ldr	r3, [r4, #24]
 800728a:	60a3      	str	r3, [r4, #8]
 800728c:	89a3      	ldrh	r3, [r4, #12]
 800728e:	071a      	lsls	r2, r3, #28
 8007290:	d501      	bpl.n	8007296 <__swbuf_r+0x20>
 8007292:	6923      	ldr	r3, [r4, #16]
 8007294:	b943      	cbnz	r3, 80072a8 <__swbuf_r+0x32>
 8007296:	4621      	mov	r1, r4
 8007298:	4628      	mov	r0, r5
 800729a:	f000 f82b 	bl	80072f4 <__swsetup_r>
 800729e:	b118      	cbz	r0, 80072a8 <__swbuf_r+0x32>
 80072a0:	f04f 37ff 	mov.w	r7, #4294967295
 80072a4:	4638      	mov	r0, r7
 80072a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	6922      	ldr	r2, [r4, #16]
 80072ac:	1a98      	subs	r0, r3, r2
 80072ae:	6963      	ldr	r3, [r4, #20]
 80072b0:	b2f6      	uxtb	r6, r6
 80072b2:	4283      	cmp	r3, r0
 80072b4:	4637      	mov	r7, r6
 80072b6:	dc05      	bgt.n	80072c4 <__swbuf_r+0x4e>
 80072b8:	4621      	mov	r1, r4
 80072ba:	4628      	mov	r0, r5
 80072bc:	f000 fd38 	bl	8007d30 <_fflush_r>
 80072c0:	2800      	cmp	r0, #0
 80072c2:	d1ed      	bne.n	80072a0 <__swbuf_r+0x2a>
 80072c4:	68a3      	ldr	r3, [r4, #8]
 80072c6:	3b01      	subs	r3, #1
 80072c8:	60a3      	str	r3, [r4, #8]
 80072ca:	6823      	ldr	r3, [r4, #0]
 80072cc:	1c5a      	adds	r2, r3, #1
 80072ce:	6022      	str	r2, [r4, #0]
 80072d0:	701e      	strb	r6, [r3, #0]
 80072d2:	6962      	ldr	r2, [r4, #20]
 80072d4:	1c43      	adds	r3, r0, #1
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d004      	beq.n	80072e4 <__swbuf_r+0x6e>
 80072da:	89a3      	ldrh	r3, [r4, #12]
 80072dc:	07db      	lsls	r3, r3, #31
 80072de:	d5e1      	bpl.n	80072a4 <__swbuf_r+0x2e>
 80072e0:	2e0a      	cmp	r6, #10
 80072e2:	d1df      	bne.n	80072a4 <__swbuf_r+0x2e>
 80072e4:	4621      	mov	r1, r4
 80072e6:	4628      	mov	r0, r5
 80072e8:	f000 fd22 	bl	8007d30 <_fflush_r>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	d0d9      	beq.n	80072a4 <__swbuf_r+0x2e>
 80072f0:	e7d6      	b.n	80072a0 <__swbuf_r+0x2a>
	...

080072f4 <__swsetup_r>:
 80072f4:	b538      	push	{r3, r4, r5, lr}
 80072f6:	4b29      	ldr	r3, [pc, #164]	@ (800739c <__swsetup_r+0xa8>)
 80072f8:	4605      	mov	r5, r0
 80072fa:	6818      	ldr	r0, [r3, #0]
 80072fc:	460c      	mov	r4, r1
 80072fe:	b118      	cbz	r0, 8007308 <__swsetup_r+0x14>
 8007300:	6a03      	ldr	r3, [r0, #32]
 8007302:	b90b      	cbnz	r3, 8007308 <__swsetup_r+0x14>
 8007304:	f7ff fece 	bl	80070a4 <__sinit>
 8007308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800730c:	0719      	lsls	r1, r3, #28
 800730e:	d422      	bmi.n	8007356 <__swsetup_r+0x62>
 8007310:	06da      	lsls	r2, r3, #27
 8007312:	d407      	bmi.n	8007324 <__swsetup_r+0x30>
 8007314:	2209      	movs	r2, #9
 8007316:	602a      	str	r2, [r5, #0]
 8007318:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800731c:	81a3      	strh	r3, [r4, #12]
 800731e:	f04f 30ff 	mov.w	r0, #4294967295
 8007322:	e033      	b.n	800738c <__swsetup_r+0x98>
 8007324:	0758      	lsls	r0, r3, #29
 8007326:	d512      	bpl.n	800734e <__swsetup_r+0x5a>
 8007328:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800732a:	b141      	cbz	r1, 800733e <__swsetup_r+0x4a>
 800732c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007330:	4299      	cmp	r1, r3
 8007332:	d002      	beq.n	800733a <__swsetup_r+0x46>
 8007334:	4628      	mov	r0, r5
 8007336:	f000 f8af 	bl	8007498 <_free_r>
 800733a:	2300      	movs	r3, #0
 800733c:	6363      	str	r3, [r4, #52]	@ 0x34
 800733e:	89a3      	ldrh	r3, [r4, #12]
 8007340:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007344:	81a3      	strh	r3, [r4, #12]
 8007346:	2300      	movs	r3, #0
 8007348:	6063      	str	r3, [r4, #4]
 800734a:	6923      	ldr	r3, [r4, #16]
 800734c:	6023      	str	r3, [r4, #0]
 800734e:	89a3      	ldrh	r3, [r4, #12]
 8007350:	f043 0308 	orr.w	r3, r3, #8
 8007354:	81a3      	strh	r3, [r4, #12]
 8007356:	6923      	ldr	r3, [r4, #16]
 8007358:	b94b      	cbnz	r3, 800736e <__swsetup_r+0x7a>
 800735a:	89a3      	ldrh	r3, [r4, #12]
 800735c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007360:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007364:	d003      	beq.n	800736e <__swsetup_r+0x7a>
 8007366:	4621      	mov	r1, r4
 8007368:	4628      	mov	r0, r5
 800736a:	f000 fd2f 	bl	8007dcc <__smakebuf_r>
 800736e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007372:	f013 0201 	ands.w	r2, r3, #1
 8007376:	d00a      	beq.n	800738e <__swsetup_r+0x9a>
 8007378:	2200      	movs	r2, #0
 800737a:	60a2      	str	r2, [r4, #8]
 800737c:	6962      	ldr	r2, [r4, #20]
 800737e:	4252      	negs	r2, r2
 8007380:	61a2      	str	r2, [r4, #24]
 8007382:	6922      	ldr	r2, [r4, #16]
 8007384:	b942      	cbnz	r2, 8007398 <__swsetup_r+0xa4>
 8007386:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800738a:	d1c5      	bne.n	8007318 <__swsetup_r+0x24>
 800738c:	bd38      	pop	{r3, r4, r5, pc}
 800738e:	0799      	lsls	r1, r3, #30
 8007390:	bf58      	it	pl
 8007392:	6962      	ldrpl	r2, [r4, #20]
 8007394:	60a2      	str	r2, [r4, #8]
 8007396:	e7f4      	b.n	8007382 <__swsetup_r+0x8e>
 8007398:	2000      	movs	r0, #0
 800739a:	e7f7      	b.n	800738c <__swsetup_r+0x98>
 800739c:	20000028 	.word	0x20000028

080073a0 <memset>:
 80073a0:	4402      	add	r2, r0
 80073a2:	4603      	mov	r3, r0
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d100      	bne.n	80073aa <memset+0xa>
 80073a8:	4770      	bx	lr
 80073aa:	f803 1b01 	strb.w	r1, [r3], #1
 80073ae:	e7f9      	b.n	80073a4 <memset+0x4>

080073b0 <_close_r>:
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	4d06      	ldr	r5, [pc, #24]	@ (80073cc <_close_r+0x1c>)
 80073b4:	2300      	movs	r3, #0
 80073b6:	4604      	mov	r4, r0
 80073b8:	4608      	mov	r0, r1
 80073ba:	602b      	str	r3, [r5, #0]
 80073bc:	f7fc f8a6 	bl	800350c <_close>
 80073c0:	1c43      	adds	r3, r0, #1
 80073c2:	d102      	bne.n	80073ca <_close_r+0x1a>
 80073c4:	682b      	ldr	r3, [r5, #0]
 80073c6:	b103      	cbz	r3, 80073ca <_close_r+0x1a>
 80073c8:	6023      	str	r3, [r4, #0]
 80073ca:	bd38      	pop	{r3, r4, r5, pc}
 80073cc:	20025d5c 	.word	0x20025d5c

080073d0 <_lseek_r>:
 80073d0:	b538      	push	{r3, r4, r5, lr}
 80073d2:	4d07      	ldr	r5, [pc, #28]	@ (80073f0 <_lseek_r+0x20>)
 80073d4:	4604      	mov	r4, r0
 80073d6:	4608      	mov	r0, r1
 80073d8:	4611      	mov	r1, r2
 80073da:	2200      	movs	r2, #0
 80073dc:	602a      	str	r2, [r5, #0]
 80073de:	461a      	mov	r2, r3
 80073e0:	f7fc f8bb 	bl	800355a <_lseek>
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	d102      	bne.n	80073ee <_lseek_r+0x1e>
 80073e8:	682b      	ldr	r3, [r5, #0]
 80073ea:	b103      	cbz	r3, 80073ee <_lseek_r+0x1e>
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	bd38      	pop	{r3, r4, r5, pc}
 80073f0:	20025d5c 	.word	0x20025d5c

080073f4 <_read_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4d07      	ldr	r5, [pc, #28]	@ (8007414 <_read_r+0x20>)
 80073f8:	4604      	mov	r4, r0
 80073fa:	4608      	mov	r0, r1
 80073fc:	4611      	mov	r1, r2
 80073fe:	2200      	movs	r2, #0
 8007400:	602a      	str	r2, [r5, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f7fc f849 	bl	800349a <_read>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d102      	bne.n	8007412 <_read_r+0x1e>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b103      	cbz	r3, 8007412 <_read_r+0x1e>
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	20025d5c 	.word	0x20025d5c

08007418 <_write_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	4d07      	ldr	r5, [pc, #28]	@ (8007438 <_write_r+0x20>)
 800741c:	4604      	mov	r4, r0
 800741e:	4608      	mov	r0, r1
 8007420:	4611      	mov	r1, r2
 8007422:	2200      	movs	r2, #0
 8007424:	602a      	str	r2, [r5, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	f7fc f854 	bl	80034d4 <_write>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d102      	bne.n	8007436 <_write_r+0x1e>
 8007430:	682b      	ldr	r3, [r5, #0]
 8007432:	b103      	cbz	r3, 8007436 <_write_r+0x1e>
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	bd38      	pop	{r3, r4, r5, pc}
 8007438:	20025d5c 	.word	0x20025d5c

0800743c <__errno>:
 800743c:	4b01      	ldr	r3, [pc, #4]	@ (8007444 <__errno+0x8>)
 800743e:	6818      	ldr	r0, [r3, #0]
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20000028 	.word	0x20000028

08007448 <__libc_init_array>:
 8007448:	b570      	push	{r4, r5, r6, lr}
 800744a:	4d0d      	ldr	r5, [pc, #52]	@ (8007480 <__libc_init_array+0x38>)
 800744c:	4c0d      	ldr	r4, [pc, #52]	@ (8007484 <__libc_init_array+0x3c>)
 800744e:	1b64      	subs	r4, r4, r5
 8007450:	10a4      	asrs	r4, r4, #2
 8007452:	2600      	movs	r6, #0
 8007454:	42a6      	cmp	r6, r4
 8007456:	d109      	bne.n	800746c <__libc_init_array+0x24>
 8007458:	4d0b      	ldr	r5, [pc, #44]	@ (8007488 <__libc_init_array+0x40>)
 800745a:	4c0c      	ldr	r4, [pc, #48]	@ (800748c <__libc_init_array+0x44>)
 800745c:	f000 fd24 	bl	8007ea8 <_init>
 8007460:	1b64      	subs	r4, r4, r5
 8007462:	10a4      	asrs	r4, r4, #2
 8007464:	2600      	movs	r6, #0
 8007466:	42a6      	cmp	r6, r4
 8007468:	d105      	bne.n	8007476 <__libc_init_array+0x2e>
 800746a:	bd70      	pop	{r4, r5, r6, pc}
 800746c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007470:	4798      	blx	r3
 8007472:	3601      	adds	r6, #1
 8007474:	e7ee      	b.n	8007454 <__libc_init_array+0xc>
 8007476:	f855 3b04 	ldr.w	r3, [r5], #4
 800747a:	4798      	blx	r3
 800747c:	3601      	adds	r6, #1
 800747e:	e7f2      	b.n	8007466 <__libc_init_array+0x1e>
 8007480:	0800911c 	.word	0x0800911c
 8007484:	0800911c 	.word	0x0800911c
 8007488:	0800911c 	.word	0x0800911c
 800748c:	08009120 	.word	0x08009120

08007490 <__retarget_lock_init_recursive>:
 8007490:	4770      	bx	lr

08007492 <__retarget_lock_acquire_recursive>:
 8007492:	4770      	bx	lr

08007494 <__retarget_lock_release_recursive>:
 8007494:	4770      	bx	lr
	...

08007498 <_free_r>:
 8007498:	b538      	push	{r3, r4, r5, lr}
 800749a:	4605      	mov	r5, r0
 800749c:	2900      	cmp	r1, #0
 800749e:	d041      	beq.n	8007524 <_free_r+0x8c>
 80074a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074a4:	1f0c      	subs	r4, r1, #4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	bfb8      	it	lt
 80074aa:	18e4      	addlt	r4, r4, r3
 80074ac:	f000 f8e0 	bl	8007670 <__malloc_lock>
 80074b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007528 <_free_r+0x90>)
 80074b2:	6813      	ldr	r3, [r2, #0]
 80074b4:	b933      	cbnz	r3, 80074c4 <_free_r+0x2c>
 80074b6:	6063      	str	r3, [r4, #4]
 80074b8:	6014      	str	r4, [r2, #0]
 80074ba:	4628      	mov	r0, r5
 80074bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074c0:	f000 b8dc 	b.w	800767c <__malloc_unlock>
 80074c4:	42a3      	cmp	r3, r4
 80074c6:	d908      	bls.n	80074da <_free_r+0x42>
 80074c8:	6820      	ldr	r0, [r4, #0]
 80074ca:	1821      	adds	r1, r4, r0
 80074cc:	428b      	cmp	r3, r1
 80074ce:	bf01      	itttt	eq
 80074d0:	6819      	ldreq	r1, [r3, #0]
 80074d2:	685b      	ldreq	r3, [r3, #4]
 80074d4:	1809      	addeq	r1, r1, r0
 80074d6:	6021      	streq	r1, [r4, #0]
 80074d8:	e7ed      	b.n	80074b6 <_free_r+0x1e>
 80074da:	461a      	mov	r2, r3
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	b10b      	cbz	r3, 80074e4 <_free_r+0x4c>
 80074e0:	42a3      	cmp	r3, r4
 80074e2:	d9fa      	bls.n	80074da <_free_r+0x42>
 80074e4:	6811      	ldr	r1, [r2, #0]
 80074e6:	1850      	adds	r0, r2, r1
 80074e8:	42a0      	cmp	r0, r4
 80074ea:	d10b      	bne.n	8007504 <_free_r+0x6c>
 80074ec:	6820      	ldr	r0, [r4, #0]
 80074ee:	4401      	add	r1, r0
 80074f0:	1850      	adds	r0, r2, r1
 80074f2:	4283      	cmp	r3, r0
 80074f4:	6011      	str	r1, [r2, #0]
 80074f6:	d1e0      	bne.n	80074ba <_free_r+0x22>
 80074f8:	6818      	ldr	r0, [r3, #0]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	6053      	str	r3, [r2, #4]
 80074fe:	4408      	add	r0, r1
 8007500:	6010      	str	r0, [r2, #0]
 8007502:	e7da      	b.n	80074ba <_free_r+0x22>
 8007504:	d902      	bls.n	800750c <_free_r+0x74>
 8007506:	230c      	movs	r3, #12
 8007508:	602b      	str	r3, [r5, #0]
 800750a:	e7d6      	b.n	80074ba <_free_r+0x22>
 800750c:	6820      	ldr	r0, [r4, #0]
 800750e:	1821      	adds	r1, r4, r0
 8007510:	428b      	cmp	r3, r1
 8007512:	bf04      	itt	eq
 8007514:	6819      	ldreq	r1, [r3, #0]
 8007516:	685b      	ldreq	r3, [r3, #4]
 8007518:	6063      	str	r3, [r4, #4]
 800751a:	bf04      	itt	eq
 800751c:	1809      	addeq	r1, r1, r0
 800751e:	6021      	streq	r1, [r4, #0]
 8007520:	6054      	str	r4, [r2, #4]
 8007522:	e7ca      	b.n	80074ba <_free_r+0x22>
 8007524:	bd38      	pop	{r3, r4, r5, pc}
 8007526:	bf00      	nop
 8007528:	20025d68 	.word	0x20025d68

0800752c <sbrk_aligned>:
 800752c:	b570      	push	{r4, r5, r6, lr}
 800752e:	4e0f      	ldr	r6, [pc, #60]	@ (800756c <sbrk_aligned+0x40>)
 8007530:	460c      	mov	r4, r1
 8007532:	6831      	ldr	r1, [r6, #0]
 8007534:	4605      	mov	r5, r0
 8007536:	b911      	cbnz	r1, 800753e <sbrk_aligned+0x12>
 8007538:	f000 fca6 	bl	8007e88 <_sbrk_r>
 800753c:	6030      	str	r0, [r6, #0]
 800753e:	4621      	mov	r1, r4
 8007540:	4628      	mov	r0, r5
 8007542:	f000 fca1 	bl	8007e88 <_sbrk_r>
 8007546:	1c43      	adds	r3, r0, #1
 8007548:	d103      	bne.n	8007552 <sbrk_aligned+0x26>
 800754a:	f04f 34ff 	mov.w	r4, #4294967295
 800754e:	4620      	mov	r0, r4
 8007550:	bd70      	pop	{r4, r5, r6, pc}
 8007552:	1cc4      	adds	r4, r0, #3
 8007554:	f024 0403 	bic.w	r4, r4, #3
 8007558:	42a0      	cmp	r0, r4
 800755a:	d0f8      	beq.n	800754e <sbrk_aligned+0x22>
 800755c:	1a21      	subs	r1, r4, r0
 800755e:	4628      	mov	r0, r5
 8007560:	f000 fc92 	bl	8007e88 <_sbrk_r>
 8007564:	3001      	adds	r0, #1
 8007566:	d1f2      	bne.n	800754e <sbrk_aligned+0x22>
 8007568:	e7ef      	b.n	800754a <sbrk_aligned+0x1e>
 800756a:	bf00      	nop
 800756c:	20025d64 	.word	0x20025d64

08007570 <_malloc_r>:
 8007570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007574:	1ccd      	adds	r5, r1, #3
 8007576:	f025 0503 	bic.w	r5, r5, #3
 800757a:	3508      	adds	r5, #8
 800757c:	2d0c      	cmp	r5, #12
 800757e:	bf38      	it	cc
 8007580:	250c      	movcc	r5, #12
 8007582:	2d00      	cmp	r5, #0
 8007584:	4606      	mov	r6, r0
 8007586:	db01      	blt.n	800758c <_malloc_r+0x1c>
 8007588:	42a9      	cmp	r1, r5
 800758a:	d904      	bls.n	8007596 <_malloc_r+0x26>
 800758c:	230c      	movs	r3, #12
 800758e:	6033      	str	r3, [r6, #0]
 8007590:	2000      	movs	r0, #0
 8007592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007596:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800766c <_malloc_r+0xfc>
 800759a:	f000 f869 	bl	8007670 <__malloc_lock>
 800759e:	f8d8 3000 	ldr.w	r3, [r8]
 80075a2:	461c      	mov	r4, r3
 80075a4:	bb44      	cbnz	r4, 80075f8 <_malloc_r+0x88>
 80075a6:	4629      	mov	r1, r5
 80075a8:	4630      	mov	r0, r6
 80075aa:	f7ff ffbf 	bl	800752c <sbrk_aligned>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	4604      	mov	r4, r0
 80075b2:	d158      	bne.n	8007666 <_malloc_r+0xf6>
 80075b4:	f8d8 4000 	ldr.w	r4, [r8]
 80075b8:	4627      	mov	r7, r4
 80075ba:	2f00      	cmp	r7, #0
 80075bc:	d143      	bne.n	8007646 <_malloc_r+0xd6>
 80075be:	2c00      	cmp	r4, #0
 80075c0:	d04b      	beq.n	800765a <_malloc_r+0xea>
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	4639      	mov	r1, r7
 80075c6:	4630      	mov	r0, r6
 80075c8:	eb04 0903 	add.w	r9, r4, r3
 80075cc:	f000 fc5c 	bl	8007e88 <_sbrk_r>
 80075d0:	4581      	cmp	r9, r0
 80075d2:	d142      	bne.n	800765a <_malloc_r+0xea>
 80075d4:	6821      	ldr	r1, [r4, #0]
 80075d6:	1a6d      	subs	r5, r5, r1
 80075d8:	4629      	mov	r1, r5
 80075da:	4630      	mov	r0, r6
 80075dc:	f7ff ffa6 	bl	800752c <sbrk_aligned>
 80075e0:	3001      	adds	r0, #1
 80075e2:	d03a      	beq.n	800765a <_malloc_r+0xea>
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	442b      	add	r3, r5
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	f8d8 3000 	ldr.w	r3, [r8]
 80075ee:	685a      	ldr	r2, [r3, #4]
 80075f0:	bb62      	cbnz	r2, 800764c <_malloc_r+0xdc>
 80075f2:	f8c8 7000 	str.w	r7, [r8]
 80075f6:	e00f      	b.n	8007618 <_malloc_r+0xa8>
 80075f8:	6822      	ldr	r2, [r4, #0]
 80075fa:	1b52      	subs	r2, r2, r5
 80075fc:	d420      	bmi.n	8007640 <_malloc_r+0xd0>
 80075fe:	2a0b      	cmp	r2, #11
 8007600:	d917      	bls.n	8007632 <_malloc_r+0xc2>
 8007602:	1961      	adds	r1, r4, r5
 8007604:	42a3      	cmp	r3, r4
 8007606:	6025      	str	r5, [r4, #0]
 8007608:	bf18      	it	ne
 800760a:	6059      	strne	r1, [r3, #4]
 800760c:	6863      	ldr	r3, [r4, #4]
 800760e:	bf08      	it	eq
 8007610:	f8c8 1000 	streq.w	r1, [r8]
 8007614:	5162      	str	r2, [r4, r5]
 8007616:	604b      	str	r3, [r1, #4]
 8007618:	4630      	mov	r0, r6
 800761a:	f000 f82f 	bl	800767c <__malloc_unlock>
 800761e:	f104 000b 	add.w	r0, r4, #11
 8007622:	1d23      	adds	r3, r4, #4
 8007624:	f020 0007 	bic.w	r0, r0, #7
 8007628:	1ac2      	subs	r2, r0, r3
 800762a:	bf1c      	itt	ne
 800762c:	1a1b      	subne	r3, r3, r0
 800762e:	50a3      	strne	r3, [r4, r2]
 8007630:	e7af      	b.n	8007592 <_malloc_r+0x22>
 8007632:	6862      	ldr	r2, [r4, #4]
 8007634:	42a3      	cmp	r3, r4
 8007636:	bf0c      	ite	eq
 8007638:	f8c8 2000 	streq.w	r2, [r8]
 800763c:	605a      	strne	r2, [r3, #4]
 800763e:	e7eb      	b.n	8007618 <_malloc_r+0xa8>
 8007640:	4623      	mov	r3, r4
 8007642:	6864      	ldr	r4, [r4, #4]
 8007644:	e7ae      	b.n	80075a4 <_malloc_r+0x34>
 8007646:	463c      	mov	r4, r7
 8007648:	687f      	ldr	r7, [r7, #4]
 800764a:	e7b6      	b.n	80075ba <_malloc_r+0x4a>
 800764c:	461a      	mov	r2, r3
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	42a3      	cmp	r3, r4
 8007652:	d1fb      	bne.n	800764c <_malloc_r+0xdc>
 8007654:	2300      	movs	r3, #0
 8007656:	6053      	str	r3, [r2, #4]
 8007658:	e7de      	b.n	8007618 <_malloc_r+0xa8>
 800765a:	230c      	movs	r3, #12
 800765c:	6033      	str	r3, [r6, #0]
 800765e:	4630      	mov	r0, r6
 8007660:	f000 f80c 	bl	800767c <__malloc_unlock>
 8007664:	e794      	b.n	8007590 <_malloc_r+0x20>
 8007666:	6005      	str	r5, [r0, #0]
 8007668:	e7d6      	b.n	8007618 <_malloc_r+0xa8>
 800766a:	bf00      	nop
 800766c:	20025d68 	.word	0x20025d68

08007670 <__malloc_lock>:
 8007670:	4801      	ldr	r0, [pc, #4]	@ (8007678 <__malloc_lock+0x8>)
 8007672:	f7ff bf0e 	b.w	8007492 <__retarget_lock_acquire_recursive>
 8007676:	bf00      	nop
 8007678:	20025d60 	.word	0x20025d60

0800767c <__malloc_unlock>:
 800767c:	4801      	ldr	r0, [pc, #4]	@ (8007684 <__malloc_unlock+0x8>)
 800767e:	f7ff bf09 	b.w	8007494 <__retarget_lock_release_recursive>
 8007682:	bf00      	nop
 8007684:	20025d60 	.word	0x20025d60

08007688 <__sfputc_r>:
 8007688:	6893      	ldr	r3, [r2, #8]
 800768a:	3b01      	subs	r3, #1
 800768c:	2b00      	cmp	r3, #0
 800768e:	b410      	push	{r4}
 8007690:	6093      	str	r3, [r2, #8]
 8007692:	da08      	bge.n	80076a6 <__sfputc_r+0x1e>
 8007694:	6994      	ldr	r4, [r2, #24]
 8007696:	42a3      	cmp	r3, r4
 8007698:	db01      	blt.n	800769e <__sfputc_r+0x16>
 800769a:	290a      	cmp	r1, #10
 800769c:	d103      	bne.n	80076a6 <__sfputc_r+0x1e>
 800769e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076a2:	f7ff bde8 	b.w	8007276 <__swbuf_r>
 80076a6:	6813      	ldr	r3, [r2, #0]
 80076a8:	1c58      	adds	r0, r3, #1
 80076aa:	6010      	str	r0, [r2, #0]
 80076ac:	7019      	strb	r1, [r3, #0]
 80076ae:	4608      	mov	r0, r1
 80076b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076b4:	4770      	bx	lr

080076b6 <__sfputs_r>:
 80076b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076b8:	4606      	mov	r6, r0
 80076ba:	460f      	mov	r7, r1
 80076bc:	4614      	mov	r4, r2
 80076be:	18d5      	adds	r5, r2, r3
 80076c0:	42ac      	cmp	r4, r5
 80076c2:	d101      	bne.n	80076c8 <__sfputs_r+0x12>
 80076c4:	2000      	movs	r0, #0
 80076c6:	e007      	b.n	80076d8 <__sfputs_r+0x22>
 80076c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076cc:	463a      	mov	r2, r7
 80076ce:	4630      	mov	r0, r6
 80076d0:	f7ff ffda 	bl	8007688 <__sfputc_r>
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	d1f3      	bne.n	80076c0 <__sfputs_r+0xa>
 80076d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076dc <_vfiprintf_r>:
 80076dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e0:	460d      	mov	r5, r1
 80076e2:	b09d      	sub	sp, #116	@ 0x74
 80076e4:	4614      	mov	r4, r2
 80076e6:	4698      	mov	r8, r3
 80076e8:	4606      	mov	r6, r0
 80076ea:	b118      	cbz	r0, 80076f4 <_vfiprintf_r+0x18>
 80076ec:	6a03      	ldr	r3, [r0, #32]
 80076ee:	b90b      	cbnz	r3, 80076f4 <_vfiprintf_r+0x18>
 80076f0:	f7ff fcd8 	bl	80070a4 <__sinit>
 80076f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076f6:	07d9      	lsls	r1, r3, #31
 80076f8:	d405      	bmi.n	8007706 <_vfiprintf_r+0x2a>
 80076fa:	89ab      	ldrh	r3, [r5, #12]
 80076fc:	059a      	lsls	r2, r3, #22
 80076fe:	d402      	bmi.n	8007706 <_vfiprintf_r+0x2a>
 8007700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007702:	f7ff fec6 	bl	8007492 <__retarget_lock_acquire_recursive>
 8007706:	89ab      	ldrh	r3, [r5, #12]
 8007708:	071b      	lsls	r3, r3, #28
 800770a:	d501      	bpl.n	8007710 <_vfiprintf_r+0x34>
 800770c:	692b      	ldr	r3, [r5, #16]
 800770e:	b99b      	cbnz	r3, 8007738 <_vfiprintf_r+0x5c>
 8007710:	4629      	mov	r1, r5
 8007712:	4630      	mov	r0, r6
 8007714:	f7ff fdee 	bl	80072f4 <__swsetup_r>
 8007718:	b170      	cbz	r0, 8007738 <_vfiprintf_r+0x5c>
 800771a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800771c:	07dc      	lsls	r4, r3, #31
 800771e:	d504      	bpl.n	800772a <_vfiprintf_r+0x4e>
 8007720:	f04f 30ff 	mov.w	r0, #4294967295
 8007724:	b01d      	add	sp, #116	@ 0x74
 8007726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772a:	89ab      	ldrh	r3, [r5, #12]
 800772c:	0598      	lsls	r0, r3, #22
 800772e:	d4f7      	bmi.n	8007720 <_vfiprintf_r+0x44>
 8007730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007732:	f7ff feaf 	bl	8007494 <__retarget_lock_release_recursive>
 8007736:	e7f3      	b.n	8007720 <_vfiprintf_r+0x44>
 8007738:	2300      	movs	r3, #0
 800773a:	9309      	str	r3, [sp, #36]	@ 0x24
 800773c:	2320      	movs	r3, #32
 800773e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007742:	f8cd 800c 	str.w	r8, [sp, #12]
 8007746:	2330      	movs	r3, #48	@ 0x30
 8007748:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80078f8 <_vfiprintf_r+0x21c>
 800774c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007750:	f04f 0901 	mov.w	r9, #1
 8007754:	4623      	mov	r3, r4
 8007756:	469a      	mov	sl, r3
 8007758:	f813 2b01 	ldrb.w	r2, [r3], #1
 800775c:	b10a      	cbz	r2, 8007762 <_vfiprintf_r+0x86>
 800775e:	2a25      	cmp	r2, #37	@ 0x25
 8007760:	d1f9      	bne.n	8007756 <_vfiprintf_r+0x7a>
 8007762:	ebba 0b04 	subs.w	fp, sl, r4
 8007766:	d00b      	beq.n	8007780 <_vfiprintf_r+0xa4>
 8007768:	465b      	mov	r3, fp
 800776a:	4622      	mov	r2, r4
 800776c:	4629      	mov	r1, r5
 800776e:	4630      	mov	r0, r6
 8007770:	f7ff ffa1 	bl	80076b6 <__sfputs_r>
 8007774:	3001      	adds	r0, #1
 8007776:	f000 80a7 	beq.w	80078c8 <_vfiprintf_r+0x1ec>
 800777a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800777c:	445a      	add	r2, fp
 800777e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007780:	f89a 3000 	ldrb.w	r3, [sl]
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 809f 	beq.w	80078c8 <_vfiprintf_r+0x1ec>
 800778a:	2300      	movs	r3, #0
 800778c:	f04f 32ff 	mov.w	r2, #4294967295
 8007790:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007794:	f10a 0a01 	add.w	sl, sl, #1
 8007798:	9304      	str	r3, [sp, #16]
 800779a:	9307      	str	r3, [sp, #28]
 800779c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80077a2:	4654      	mov	r4, sl
 80077a4:	2205      	movs	r2, #5
 80077a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077aa:	4853      	ldr	r0, [pc, #332]	@ (80078f8 <_vfiprintf_r+0x21c>)
 80077ac:	f7f8 fd20 	bl	80001f0 <memchr>
 80077b0:	9a04      	ldr	r2, [sp, #16]
 80077b2:	b9d8      	cbnz	r0, 80077ec <_vfiprintf_r+0x110>
 80077b4:	06d1      	lsls	r1, r2, #27
 80077b6:	bf44      	itt	mi
 80077b8:	2320      	movmi	r3, #32
 80077ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077be:	0713      	lsls	r3, r2, #28
 80077c0:	bf44      	itt	mi
 80077c2:	232b      	movmi	r3, #43	@ 0x2b
 80077c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077c8:	f89a 3000 	ldrb.w	r3, [sl]
 80077cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80077ce:	d015      	beq.n	80077fc <_vfiprintf_r+0x120>
 80077d0:	9a07      	ldr	r2, [sp, #28]
 80077d2:	4654      	mov	r4, sl
 80077d4:	2000      	movs	r0, #0
 80077d6:	f04f 0c0a 	mov.w	ip, #10
 80077da:	4621      	mov	r1, r4
 80077dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077e0:	3b30      	subs	r3, #48	@ 0x30
 80077e2:	2b09      	cmp	r3, #9
 80077e4:	d94b      	bls.n	800787e <_vfiprintf_r+0x1a2>
 80077e6:	b1b0      	cbz	r0, 8007816 <_vfiprintf_r+0x13a>
 80077e8:	9207      	str	r2, [sp, #28]
 80077ea:	e014      	b.n	8007816 <_vfiprintf_r+0x13a>
 80077ec:	eba0 0308 	sub.w	r3, r0, r8
 80077f0:	fa09 f303 	lsl.w	r3, r9, r3
 80077f4:	4313      	orrs	r3, r2
 80077f6:	9304      	str	r3, [sp, #16]
 80077f8:	46a2      	mov	sl, r4
 80077fa:	e7d2      	b.n	80077a2 <_vfiprintf_r+0xc6>
 80077fc:	9b03      	ldr	r3, [sp, #12]
 80077fe:	1d19      	adds	r1, r3, #4
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	9103      	str	r1, [sp, #12]
 8007804:	2b00      	cmp	r3, #0
 8007806:	bfbb      	ittet	lt
 8007808:	425b      	neglt	r3, r3
 800780a:	f042 0202 	orrlt.w	r2, r2, #2
 800780e:	9307      	strge	r3, [sp, #28]
 8007810:	9307      	strlt	r3, [sp, #28]
 8007812:	bfb8      	it	lt
 8007814:	9204      	strlt	r2, [sp, #16]
 8007816:	7823      	ldrb	r3, [r4, #0]
 8007818:	2b2e      	cmp	r3, #46	@ 0x2e
 800781a:	d10a      	bne.n	8007832 <_vfiprintf_r+0x156>
 800781c:	7863      	ldrb	r3, [r4, #1]
 800781e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007820:	d132      	bne.n	8007888 <_vfiprintf_r+0x1ac>
 8007822:	9b03      	ldr	r3, [sp, #12]
 8007824:	1d1a      	adds	r2, r3, #4
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	9203      	str	r2, [sp, #12]
 800782a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800782e:	3402      	adds	r4, #2
 8007830:	9305      	str	r3, [sp, #20]
 8007832:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007908 <_vfiprintf_r+0x22c>
 8007836:	7821      	ldrb	r1, [r4, #0]
 8007838:	2203      	movs	r2, #3
 800783a:	4650      	mov	r0, sl
 800783c:	f7f8 fcd8 	bl	80001f0 <memchr>
 8007840:	b138      	cbz	r0, 8007852 <_vfiprintf_r+0x176>
 8007842:	9b04      	ldr	r3, [sp, #16]
 8007844:	eba0 000a 	sub.w	r0, r0, sl
 8007848:	2240      	movs	r2, #64	@ 0x40
 800784a:	4082      	lsls	r2, r0
 800784c:	4313      	orrs	r3, r2
 800784e:	3401      	adds	r4, #1
 8007850:	9304      	str	r3, [sp, #16]
 8007852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007856:	4829      	ldr	r0, [pc, #164]	@ (80078fc <_vfiprintf_r+0x220>)
 8007858:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800785c:	2206      	movs	r2, #6
 800785e:	f7f8 fcc7 	bl	80001f0 <memchr>
 8007862:	2800      	cmp	r0, #0
 8007864:	d03f      	beq.n	80078e6 <_vfiprintf_r+0x20a>
 8007866:	4b26      	ldr	r3, [pc, #152]	@ (8007900 <_vfiprintf_r+0x224>)
 8007868:	bb1b      	cbnz	r3, 80078b2 <_vfiprintf_r+0x1d6>
 800786a:	9b03      	ldr	r3, [sp, #12]
 800786c:	3307      	adds	r3, #7
 800786e:	f023 0307 	bic.w	r3, r3, #7
 8007872:	3308      	adds	r3, #8
 8007874:	9303      	str	r3, [sp, #12]
 8007876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007878:	443b      	add	r3, r7
 800787a:	9309      	str	r3, [sp, #36]	@ 0x24
 800787c:	e76a      	b.n	8007754 <_vfiprintf_r+0x78>
 800787e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007882:	460c      	mov	r4, r1
 8007884:	2001      	movs	r0, #1
 8007886:	e7a8      	b.n	80077da <_vfiprintf_r+0xfe>
 8007888:	2300      	movs	r3, #0
 800788a:	3401      	adds	r4, #1
 800788c:	9305      	str	r3, [sp, #20]
 800788e:	4619      	mov	r1, r3
 8007890:	f04f 0c0a 	mov.w	ip, #10
 8007894:	4620      	mov	r0, r4
 8007896:	f810 2b01 	ldrb.w	r2, [r0], #1
 800789a:	3a30      	subs	r2, #48	@ 0x30
 800789c:	2a09      	cmp	r2, #9
 800789e:	d903      	bls.n	80078a8 <_vfiprintf_r+0x1cc>
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d0c6      	beq.n	8007832 <_vfiprintf_r+0x156>
 80078a4:	9105      	str	r1, [sp, #20]
 80078a6:	e7c4      	b.n	8007832 <_vfiprintf_r+0x156>
 80078a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80078ac:	4604      	mov	r4, r0
 80078ae:	2301      	movs	r3, #1
 80078b0:	e7f0      	b.n	8007894 <_vfiprintf_r+0x1b8>
 80078b2:	ab03      	add	r3, sp, #12
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	462a      	mov	r2, r5
 80078b8:	4b12      	ldr	r3, [pc, #72]	@ (8007904 <_vfiprintf_r+0x228>)
 80078ba:	a904      	add	r1, sp, #16
 80078bc:	4630      	mov	r0, r6
 80078be:	f3af 8000 	nop.w
 80078c2:	4607      	mov	r7, r0
 80078c4:	1c78      	adds	r0, r7, #1
 80078c6:	d1d6      	bne.n	8007876 <_vfiprintf_r+0x19a>
 80078c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078ca:	07d9      	lsls	r1, r3, #31
 80078cc:	d405      	bmi.n	80078da <_vfiprintf_r+0x1fe>
 80078ce:	89ab      	ldrh	r3, [r5, #12]
 80078d0:	059a      	lsls	r2, r3, #22
 80078d2:	d402      	bmi.n	80078da <_vfiprintf_r+0x1fe>
 80078d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078d6:	f7ff fddd 	bl	8007494 <__retarget_lock_release_recursive>
 80078da:	89ab      	ldrh	r3, [r5, #12]
 80078dc:	065b      	lsls	r3, r3, #25
 80078de:	f53f af1f 	bmi.w	8007720 <_vfiprintf_r+0x44>
 80078e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078e4:	e71e      	b.n	8007724 <_vfiprintf_r+0x48>
 80078e6:	ab03      	add	r3, sp, #12
 80078e8:	9300      	str	r3, [sp, #0]
 80078ea:	462a      	mov	r2, r5
 80078ec:	4b05      	ldr	r3, [pc, #20]	@ (8007904 <_vfiprintf_r+0x228>)
 80078ee:	a904      	add	r1, sp, #16
 80078f0:	4630      	mov	r0, r6
 80078f2:	f000 f879 	bl	80079e8 <_printf_i>
 80078f6:	e7e4      	b.n	80078c2 <_vfiprintf_r+0x1e6>
 80078f8:	080090e0 	.word	0x080090e0
 80078fc:	080090ea 	.word	0x080090ea
 8007900:	00000000 	.word	0x00000000
 8007904:	080076b7 	.word	0x080076b7
 8007908:	080090e6 	.word	0x080090e6

0800790c <_printf_common>:
 800790c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007910:	4616      	mov	r6, r2
 8007912:	4698      	mov	r8, r3
 8007914:	688a      	ldr	r2, [r1, #8]
 8007916:	690b      	ldr	r3, [r1, #16]
 8007918:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800791c:	4293      	cmp	r3, r2
 800791e:	bfb8      	it	lt
 8007920:	4613      	movlt	r3, r2
 8007922:	6033      	str	r3, [r6, #0]
 8007924:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007928:	4607      	mov	r7, r0
 800792a:	460c      	mov	r4, r1
 800792c:	b10a      	cbz	r2, 8007932 <_printf_common+0x26>
 800792e:	3301      	adds	r3, #1
 8007930:	6033      	str	r3, [r6, #0]
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	0699      	lsls	r1, r3, #26
 8007936:	bf42      	ittt	mi
 8007938:	6833      	ldrmi	r3, [r6, #0]
 800793a:	3302      	addmi	r3, #2
 800793c:	6033      	strmi	r3, [r6, #0]
 800793e:	6825      	ldr	r5, [r4, #0]
 8007940:	f015 0506 	ands.w	r5, r5, #6
 8007944:	d106      	bne.n	8007954 <_printf_common+0x48>
 8007946:	f104 0a19 	add.w	sl, r4, #25
 800794a:	68e3      	ldr	r3, [r4, #12]
 800794c:	6832      	ldr	r2, [r6, #0]
 800794e:	1a9b      	subs	r3, r3, r2
 8007950:	42ab      	cmp	r3, r5
 8007952:	dc26      	bgt.n	80079a2 <_printf_common+0x96>
 8007954:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007958:	6822      	ldr	r2, [r4, #0]
 800795a:	3b00      	subs	r3, #0
 800795c:	bf18      	it	ne
 800795e:	2301      	movne	r3, #1
 8007960:	0692      	lsls	r2, r2, #26
 8007962:	d42b      	bmi.n	80079bc <_printf_common+0xb0>
 8007964:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007968:	4641      	mov	r1, r8
 800796a:	4638      	mov	r0, r7
 800796c:	47c8      	blx	r9
 800796e:	3001      	adds	r0, #1
 8007970:	d01e      	beq.n	80079b0 <_printf_common+0xa4>
 8007972:	6823      	ldr	r3, [r4, #0]
 8007974:	6922      	ldr	r2, [r4, #16]
 8007976:	f003 0306 	and.w	r3, r3, #6
 800797a:	2b04      	cmp	r3, #4
 800797c:	bf02      	ittt	eq
 800797e:	68e5      	ldreq	r5, [r4, #12]
 8007980:	6833      	ldreq	r3, [r6, #0]
 8007982:	1aed      	subeq	r5, r5, r3
 8007984:	68a3      	ldr	r3, [r4, #8]
 8007986:	bf0c      	ite	eq
 8007988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800798c:	2500      	movne	r5, #0
 800798e:	4293      	cmp	r3, r2
 8007990:	bfc4      	itt	gt
 8007992:	1a9b      	subgt	r3, r3, r2
 8007994:	18ed      	addgt	r5, r5, r3
 8007996:	2600      	movs	r6, #0
 8007998:	341a      	adds	r4, #26
 800799a:	42b5      	cmp	r5, r6
 800799c:	d11a      	bne.n	80079d4 <_printf_common+0xc8>
 800799e:	2000      	movs	r0, #0
 80079a0:	e008      	b.n	80079b4 <_printf_common+0xa8>
 80079a2:	2301      	movs	r3, #1
 80079a4:	4652      	mov	r2, sl
 80079a6:	4641      	mov	r1, r8
 80079a8:	4638      	mov	r0, r7
 80079aa:	47c8      	blx	r9
 80079ac:	3001      	adds	r0, #1
 80079ae:	d103      	bne.n	80079b8 <_printf_common+0xac>
 80079b0:	f04f 30ff 	mov.w	r0, #4294967295
 80079b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b8:	3501      	adds	r5, #1
 80079ba:	e7c6      	b.n	800794a <_printf_common+0x3e>
 80079bc:	18e1      	adds	r1, r4, r3
 80079be:	1c5a      	adds	r2, r3, #1
 80079c0:	2030      	movs	r0, #48	@ 0x30
 80079c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079c6:	4422      	add	r2, r4
 80079c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079d0:	3302      	adds	r3, #2
 80079d2:	e7c7      	b.n	8007964 <_printf_common+0x58>
 80079d4:	2301      	movs	r3, #1
 80079d6:	4622      	mov	r2, r4
 80079d8:	4641      	mov	r1, r8
 80079da:	4638      	mov	r0, r7
 80079dc:	47c8      	blx	r9
 80079de:	3001      	adds	r0, #1
 80079e0:	d0e6      	beq.n	80079b0 <_printf_common+0xa4>
 80079e2:	3601      	adds	r6, #1
 80079e4:	e7d9      	b.n	800799a <_printf_common+0x8e>
	...

080079e8 <_printf_i>:
 80079e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079ec:	7e0f      	ldrb	r7, [r1, #24]
 80079ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079f0:	2f78      	cmp	r7, #120	@ 0x78
 80079f2:	4691      	mov	r9, r2
 80079f4:	4680      	mov	r8, r0
 80079f6:	460c      	mov	r4, r1
 80079f8:	469a      	mov	sl, r3
 80079fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079fe:	d807      	bhi.n	8007a10 <_printf_i+0x28>
 8007a00:	2f62      	cmp	r7, #98	@ 0x62
 8007a02:	d80a      	bhi.n	8007a1a <_printf_i+0x32>
 8007a04:	2f00      	cmp	r7, #0
 8007a06:	f000 80d2 	beq.w	8007bae <_printf_i+0x1c6>
 8007a0a:	2f58      	cmp	r7, #88	@ 0x58
 8007a0c:	f000 80b9 	beq.w	8007b82 <_printf_i+0x19a>
 8007a10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a18:	e03a      	b.n	8007a90 <_printf_i+0xa8>
 8007a1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a1e:	2b15      	cmp	r3, #21
 8007a20:	d8f6      	bhi.n	8007a10 <_printf_i+0x28>
 8007a22:	a101      	add	r1, pc, #4	@ (adr r1, 8007a28 <_printf_i+0x40>)
 8007a24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a28:	08007a81 	.word	0x08007a81
 8007a2c:	08007a95 	.word	0x08007a95
 8007a30:	08007a11 	.word	0x08007a11
 8007a34:	08007a11 	.word	0x08007a11
 8007a38:	08007a11 	.word	0x08007a11
 8007a3c:	08007a11 	.word	0x08007a11
 8007a40:	08007a95 	.word	0x08007a95
 8007a44:	08007a11 	.word	0x08007a11
 8007a48:	08007a11 	.word	0x08007a11
 8007a4c:	08007a11 	.word	0x08007a11
 8007a50:	08007a11 	.word	0x08007a11
 8007a54:	08007b95 	.word	0x08007b95
 8007a58:	08007abf 	.word	0x08007abf
 8007a5c:	08007b4f 	.word	0x08007b4f
 8007a60:	08007a11 	.word	0x08007a11
 8007a64:	08007a11 	.word	0x08007a11
 8007a68:	08007bb7 	.word	0x08007bb7
 8007a6c:	08007a11 	.word	0x08007a11
 8007a70:	08007abf 	.word	0x08007abf
 8007a74:	08007a11 	.word	0x08007a11
 8007a78:	08007a11 	.word	0x08007a11
 8007a7c:	08007b57 	.word	0x08007b57
 8007a80:	6833      	ldr	r3, [r6, #0]
 8007a82:	1d1a      	adds	r2, r3, #4
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6032      	str	r2, [r6, #0]
 8007a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a90:	2301      	movs	r3, #1
 8007a92:	e09d      	b.n	8007bd0 <_printf_i+0x1e8>
 8007a94:	6833      	ldr	r3, [r6, #0]
 8007a96:	6820      	ldr	r0, [r4, #0]
 8007a98:	1d19      	adds	r1, r3, #4
 8007a9a:	6031      	str	r1, [r6, #0]
 8007a9c:	0606      	lsls	r6, r0, #24
 8007a9e:	d501      	bpl.n	8007aa4 <_printf_i+0xbc>
 8007aa0:	681d      	ldr	r5, [r3, #0]
 8007aa2:	e003      	b.n	8007aac <_printf_i+0xc4>
 8007aa4:	0645      	lsls	r5, r0, #25
 8007aa6:	d5fb      	bpl.n	8007aa0 <_printf_i+0xb8>
 8007aa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007aac:	2d00      	cmp	r5, #0
 8007aae:	da03      	bge.n	8007ab8 <_printf_i+0xd0>
 8007ab0:	232d      	movs	r3, #45	@ 0x2d
 8007ab2:	426d      	negs	r5, r5
 8007ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ab8:	4859      	ldr	r0, [pc, #356]	@ (8007c20 <_printf_i+0x238>)
 8007aba:	230a      	movs	r3, #10
 8007abc:	e011      	b.n	8007ae2 <_printf_i+0xfa>
 8007abe:	6821      	ldr	r1, [r4, #0]
 8007ac0:	6833      	ldr	r3, [r6, #0]
 8007ac2:	0608      	lsls	r0, r1, #24
 8007ac4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ac8:	d402      	bmi.n	8007ad0 <_printf_i+0xe8>
 8007aca:	0649      	lsls	r1, r1, #25
 8007acc:	bf48      	it	mi
 8007ace:	b2ad      	uxthmi	r5, r5
 8007ad0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007ad2:	4853      	ldr	r0, [pc, #332]	@ (8007c20 <_printf_i+0x238>)
 8007ad4:	6033      	str	r3, [r6, #0]
 8007ad6:	bf14      	ite	ne
 8007ad8:	230a      	movne	r3, #10
 8007ada:	2308      	moveq	r3, #8
 8007adc:	2100      	movs	r1, #0
 8007ade:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ae2:	6866      	ldr	r6, [r4, #4]
 8007ae4:	60a6      	str	r6, [r4, #8]
 8007ae6:	2e00      	cmp	r6, #0
 8007ae8:	bfa2      	ittt	ge
 8007aea:	6821      	ldrge	r1, [r4, #0]
 8007aec:	f021 0104 	bicge.w	r1, r1, #4
 8007af0:	6021      	strge	r1, [r4, #0]
 8007af2:	b90d      	cbnz	r5, 8007af8 <_printf_i+0x110>
 8007af4:	2e00      	cmp	r6, #0
 8007af6:	d04b      	beq.n	8007b90 <_printf_i+0x1a8>
 8007af8:	4616      	mov	r6, r2
 8007afa:	fbb5 f1f3 	udiv	r1, r5, r3
 8007afe:	fb03 5711 	mls	r7, r3, r1, r5
 8007b02:	5dc7      	ldrb	r7, [r0, r7]
 8007b04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b08:	462f      	mov	r7, r5
 8007b0a:	42bb      	cmp	r3, r7
 8007b0c:	460d      	mov	r5, r1
 8007b0e:	d9f4      	bls.n	8007afa <_printf_i+0x112>
 8007b10:	2b08      	cmp	r3, #8
 8007b12:	d10b      	bne.n	8007b2c <_printf_i+0x144>
 8007b14:	6823      	ldr	r3, [r4, #0]
 8007b16:	07df      	lsls	r7, r3, #31
 8007b18:	d508      	bpl.n	8007b2c <_printf_i+0x144>
 8007b1a:	6923      	ldr	r3, [r4, #16]
 8007b1c:	6861      	ldr	r1, [r4, #4]
 8007b1e:	4299      	cmp	r1, r3
 8007b20:	bfde      	ittt	le
 8007b22:	2330      	movle	r3, #48	@ 0x30
 8007b24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b2c:	1b92      	subs	r2, r2, r6
 8007b2e:	6122      	str	r2, [r4, #16]
 8007b30:	f8cd a000 	str.w	sl, [sp]
 8007b34:	464b      	mov	r3, r9
 8007b36:	aa03      	add	r2, sp, #12
 8007b38:	4621      	mov	r1, r4
 8007b3a:	4640      	mov	r0, r8
 8007b3c:	f7ff fee6 	bl	800790c <_printf_common>
 8007b40:	3001      	adds	r0, #1
 8007b42:	d14a      	bne.n	8007bda <_printf_i+0x1f2>
 8007b44:	f04f 30ff 	mov.w	r0, #4294967295
 8007b48:	b004      	add	sp, #16
 8007b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b4e:	6823      	ldr	r3, [r4, #0]
 8007b50:	f043 0320 	orr.w	r3, r3, #32
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	4833      	ldr	r0, [pc, #204]	@ (8007c24 <_printf_i+0x23c>)
 8007b58:	2778      	movs	r7, #120	@ 0x78
 8007b5a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	6831      	ldr	r1, [r6, #0]
 8007b62:	061f      	lsls	r7, r3, #24
 8007b64:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b68:	d402      	bmi.n	8007b70 <_printf_i+0x188>
 8007b6a:	065f      	lsls	r7, r3, #25
 8007b6c:	bf48      	it	mi
 8007b6e:	b2ad      	uxthmi	r5, r5
 8007b70:	6031      	str	r1, [r6, #0]
 8007b72:	07d9      	lsls	r1, r3, #31
 8007b74:	bf44      	itt	mi
 8007b76:	f043 0320 	orrmi.w	r3, r3, #32
 8007b7a:	6023      	strmi	r3, [r4, #0]
 8007b7c:	b11d      	cbz	r5, 8007b86 <_printf_i+0x19e>
 8007b7e:	2310      	movs	r3, #16
 8007b80:	e7ac      	b.n	8007adc <_printf_i+0xf4>
 8007b82:	4827      	ldr	r0, [pc, #156]	@ (8007c20 <_printf_i+0x238>)
 8007b84:	e7e9      	b.n	8007b5a <_printf_i+0x172>
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	f023 0320 	bic.w	r3, r3, #32
 8007b8c:	6023      	str	r3, [r4, #0]
 8007b8e:	e7f6      	b.n	8007b7e <_printf_i+0x196>
 8007b90:	4616      	mov	r6, r2
 8007b92:	e7bd      	b.n	8007b10 <_printf_i+0x128>
 8007b94:	6833      	ldr	r3, [r6, #0]
 8007b96:	6825      	ldr	r5, [r4, #0]
 8007b98:	6961      	ldr	r1, [r4, #20]
 8007b9a:	1d18      	adds	r0, r3, #4
 8007b9c:	6030      	str	r0, [r6, #0]
 8007b9e:	062e      	lsls	r6, r5, #24
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	d501      	bpl.n	8007ba8 <_printf_i+0x1c0>
 8007ba4:	6019      	str	r1, [r3, #0]
 8007ba6:	e002      	b.n	8007bae <_printf_i+0x1c6>
 8007ba8:	0668      	lsls	r0, r5, #25
 8007baa:	d5fb      	bpl.n	8007ba4 <_printf_i+0x1bc>
 8007bac:	8019      	strh	r1, [r3, #0]
 8007bae:	2300      	movs	r3, #0
 8007bb0:	6123      	str	r3, [r4, #16]
 8007bb2:	4616      	mov	r6, r2
 8007bb4:	e7bc      	b.n	8007b30 <_printf_i+0x148>
 8007bb6:	6833      	ldr	r3, [r6, #0]
 8007bb8:	1d1a      	adds	r2, r3, #4
 8007bba:	6032      	str	r2, [r6, #0]
 8007bbc:	681e      	ldr	r6, [r3, #0]
 8007bbe:	6862      	ldr	r2, [r4, #4]
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	f7f8 fb14 	bl	80001f0 <memchr>
 8007bc8:	b108      	cbz	r0, 8007bce <_printf_i+0x1e6>
 8007bca:	1b80      	subs	r0, r0, r6
 8007bcc:	6060      	str	r0, [r4, #4]
 8007bce:	6863      	ldr	r3, [r4, #4]
 8007bd0:	6123      	str	r3, [r4, #16]
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd8:	e7aa      	b.n	8007b30 <_printf_i+0x148>
 8007bda:	6923      	ldr	r3, [r4, #16]
 8007bdc:	4632      	mov	r2, r6
 8007bde:	4649      	mov	r1, r9
 8007be0:	4640      	mov	r0, r8
 8007be2:	47d0      	blx	sl
 8007be4:	3001      	adds	r0, #1
 8007be6:	d0ad      	beq.n	8007b44 <_printf_i+0x15c>
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	079b      	lsls	r3, r3, #30
 8007bec:	d413      	bmi.n	8007c16 <_printf_i+0x22e>
 8007bee:	68e0      	ldr	r0, [r4, #12]
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	4298      	cmp	r0, r3
 8007bf4:	bfb8      	it	lt
 8007bf6:	4618      	movlt	r0, r3
 8007bf8:	e7a6      	b.n	8007b48 <_printf_i+0x160>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	4632      	mov	r2, r6
 8007bfe:	4649      	mov	r1, r9
 8007c00:	4640      	mov	r0, r8
 8007c02:	47d0      	blx	sl
 8007c04:	3001      	adds	r0, #1
 8007c06:	d09d      	beq.n	8007b44 <_printf_i+0x15c>
 8007c08:	3501      	adds	r5, #1
 8007c0a:	68e3      	ldr	r3, [r4, #12]
 8007c0c:	9903      	ldr	r1, [sp, #12]
 8007c0e:	1a5b      	subs	r3, r3, r1
 8007c10:	42ab      	cmp	r3, r5
 8007c12:	dcf2      	bgt.n	8007bfa <_printf_i+0x212>
 8007c14:	e7eb      	b.n	8007bee <_printf_i+0x206>
 8007c16:	2500      	movs	r5, #0
 8007c18:	f104 0619 	add.w	r6, r4, #25
 8007c1c:	e7f5      	b.n	8007c0a <_printf_i+0x222>
 8007c1e:	bf00      	nop
 8007c20:	080090f1 	.word	0x080090f1
 8007c24:	08009102 	.word	0x08009102

08007c28 <__sflush_r>:
 8007c28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c30:	0716      	lsls	r6, r2, #28
 8007c32:	4605      	mov	r5, r0
 8007c34:	460c      	mov	r4, r1
 8007c36:	d454      	bmi.n	8007ce2 <__sflush_r+0xba>
 8007c38:	684b      	ldr	r3, [r1, #4]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	dc02      	bgt.n	8007c44 <__sflush_r+0x1c>
 8007c3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	dd48      	ble.n	8007cd6 <__sflush_r+0xae>
 8007c44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c46:	2e00      	cmp	r6, #0
 8007c48:	d045      	beq.n	8007cd6 <__sflush_r+0xae>
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c50:	682f      	ldr	r7, [r5, #0]
 8007c52:	6a21      	ldr	r1, [r4, #32]
 8007c54:	602b      	str	r3, [r5, #0]
 8007c56:	d030      	beq.n	8007cba <__sflush_r+0x92>
 8007c58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	0759      	lsls	r1, r3, #29
 8007c5e:	d505      	bpl.n	8007c6c <__sflush_r+0x44>
 8007c60:	6863      	ldr	r3, [r4, #4]
 8007c62:	1ad2      	subs	r2, r2, r3
 8007c64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c66:	b10b      	cbz	r3, 8007c6c <__sflush_r+0x44>
 8007c68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c6a:	1ad2      	subs	r2, r2, r3
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c70:	6a21      	ldr	r1, [r4, #32]
 8007c72:	4628      	mov	r0, r5
 8007c74:	47b0      	blx	r6
 8007c76:	1c43      	adds	r3, r0, #1
 8007c78:	89a3      	ldrh	r3, [r4, #12]
 8007c7a:	d106      	bne.n	8007c8a <__sflush_r+0x62>
 8007c7c:	6829      	ldr	r1, [r5, #0]
 8007c7e:	291d      	cmp	r1, #29
 8007c80:	d82b      	bhi.n	8007cda <__sflush_r+0xb2>
 8007c82:	4a2a      	ldr	r2, [pc, #168]	@ (8007d2c <__sflush_r+0x104>)
 8007c84:	410a      	asrs	r2, r1
 8007c86:	07d6      	lsls	r6, r2, #31
 8007c88:	d427      	bmi.n	8007cda <__sflush_r+0xb2>
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	6062      	str	r2, [r4, #4]
 8007c8e:	04d9      	lsls	r1, r3, #19
 8007c90:	6922      	ldr	r2, [r4, #16]
 8007c92:	6022      	str	r2, [r4, #0]
 8007c94:	d504      	bpl.n	8007ca0 <__sflush_r+0x78>
 8007c96:	1c42      	adds	r2, r0, #1
 8007c98:	d101      	bne.n	8007c9e <__sflush_r+0x76>
 8007c9a:	682b      	ldr	r3, [r5, #0]
 8007c9c:	b903      	cbnz	r3, 8007ca0 <__sflush_r+0x78>
 8007c9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ca0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ca2:	602f      	str	r7, [r5, #0]
 8007ca4:	b1b9      	cbz	r1, 8007cd6 <__sflush_r+0xae>
 8007ca6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007caa:	4299      	cmp	r1, r3
 8007cac:	d002      	beq.n	8007cb4 <__sflush_r+0x8c>
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f7ff fbf2 	bl	8007498 <_free_r>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cb8:	e00d      	b.n	8007cd6 <__sflush_r+0xae>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	47b0      	blx	r6
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	1c50      	adds	r0, r2, #1
 8007cc4:	d1c9      	bne.n	8007c5a <__sflush_r+0x32>
 8007cc6:	682b      	ldr	r3, [r5, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d0c6      	beq.n	8007c5a <__sflush_r+0x32>
 8007ccc:	2b1d      	cmp	r3, #29
 8007cce:	d001      	beq.n	8007cd4 <__sflush_r+0xac>
 8007cd0:	2b16      	cmp	r3, #22
 8007cd2:	d11e      	bne.n	8007d12 <__sflush_r+0xea>
 8007cd4:	602f      	str	r7, [r5, #0]
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	e022      	b.n	8007d20 <__sflush_r+0xf8>
 8007cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cde:	b21b      	sxth	r3, r3
 8007ce0:	e01b      	b.n	8007d1a <__sflush_r+0xf2>
 8007ce2:	690f      	ldr	r7, [r1, #16]
 8007ce4:	2f00      	cmp	r7, #0
 8007ce6:	d0f6      	beq.n	8007cd6 <__sflush_r+0xae>
 8007ce8:	0793      	lsls	r3, r2, #30
 8007cea:	680e      	ldr	r6, [r1, #0]
 8007cec:	bf08      	it	eq
 8007cee:	694b      	ldreq	r3, [r1, #20]
 8007cf0:	600f      	str	r7, [r1, #0]
 8007cf2:	bf18      	it	ne
 8007cf4:	2300      	movne	r3, #0
 8007cf6:	eba6 0807 	sub.w	r8, r6, r7
 8007cfa:	608b      	str	r3, [r1, #8]
 8007cfc:	f1b8 0f00 	cmp.w	r8, #0
 8007d00:	dde9      	ble.n	8007cd6 <__sflush_r+0xae>
 8007d02:	6a21      	ldr	r1, [r4, #32]
 8007d04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d06:	4643      	mov	r3, r8
 8007d08:	463a      	mov	r2, r7
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b0      	blx	r6
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	dc08      	bgt.n	8007d24 <__sflush_r+0xfc>
 8007d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d1a:	81a3      	strh	r3, [r4, #12]
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d24:	4407      	add	r7, r0
 8007d26:	eba8 0800 	sub.w	r8, r8, r0
 8007d2a:	e7e7      	b.n	8007cfc <__sflush_r+0xd4>
 8007d2c:	dfbffffe 	.word	0xdfbffffe

08007d30 <_fflush_r>:
 8007d30:	b538      	push	{r3, r4, r5, lr}
 8007d32:	690b      	ldr	r3, [r1, #16]
 8007d34:	4605      	mov	r5, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b913      	cbnz	r3, 8007d40 <_fflush_r+0x10>
 8007d3a:	2500      	movs	r5, #0
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	bd38      	pop	{r3, r4, r5, pc}
 8007d40:	b118      	cbz	r0, 8007d4a <_fflush_r+0x1a>
 8007d42:	6a03      	ldr	r3, [r0, #32]
 8007d44:	b90b      	cbnz	r3, 8007d4a <_fflush_r+0x1a>
 8007d46:	f7ff f9ad 	bl	80070a4 <__sinit>
 8007d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d0f3      	beq.n	8007d3a <_fflush_r+0xa>
 8007d52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d54:	07d0      	lsls	r0, r2, #31
 8007d56:	d404      	bmi.n	8007d62 <_fflush_r+0x32>
 8007d58:	0599      	lsls	r1, r3, #22
 8007d5a:	d402      	bmi.n	8007d62 <_fflush_r+0x32>
 8007d5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d5e:	f7ff fb98 	bl	8007492 <__retarget_lock_acquire_recursive>
 8007d62:	4628      	mov	r0, r5
 8007d64:	4621      	mov	r1, r4
 8007d66:	f7ff ff5f 	bl	8007c28 <__sflush_r>
 8007d6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d6c:	07da      	lsls	r2, r3, #31
 8007d6e:	4605      	mov	r5, r0
 8007d70:	d4e4      	bmi.n	8007d3c <_fflush_r+0xc>
 8007d72:	89a3      	ldrh	r3, [r4, #12]
 8007d74:	059b      	lsls	r3, r3, #22
 8007d76:	d4e1      	bmi.n	8007d3c <_fflush_r+0xc>
 8007d78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d7a:	f7ff fb8b 	bl	8007494 <__retarget_lock_release_recursive>
 8007d7e:	e7dd      	b.n	8007d3c <_fflush_r+0xc>

08007d80 <__swhatbuf_r>:
 8007d80:	b570      	push	{r4, r5, r6, lr}
 8007d82:	460c      	mov	r4, r1
 8007d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d88:	2900      	cmp	r1, #0
 8007d8a:	b096      	sub	sp, #88	@ 0x58
 8007d8c:	4615      	mov	r5, r2
 8007d8e:	461e      	mov	r6, r3
 8007d90:	da0d      	bge.n	8007dae <__swhatbuf_r+0x2e>
 8007d92:	89a3      	ldrh	r3, [r4, #12]
 8007d94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d98:	f04f 0100 	mov.w	r1, #0
 8007d9c:	bf14      	ite	ne
 8007d9e:	2340      	movne	r3, #64	@ 0x40
 8007da0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007da4:	2000      	movs	r0, #0
 8007da6:	6031      	str	r1, [r6, #0]
 8007da8:	602b      	str	r3, [r5, #0]
 8007daa:	b016      	add	sp, #88	@ 0x58
 8007dac:	bd70      	pop	{r4, r5, r6, pc}
 8007dae:	466a      	mov	r2, sp
 8007db0:	f000 f848 	bl	8007e44 <_fstat_r>
 8007db4:	2800      	cmp	r0, #0
 8007db6:	dbec      	blt.n	8007d92 <__swhatbuf_r+0x12>
 8007db8:	9901      	ldr	r1, [sp, #4]
 8007dba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007dc2:	4259      	negs	r1, r3
 8007dc4:	4159      	adcs	r1, r3
 8007dc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dca:	e7eb      	b.n	8007da4 <__swhatbuf_r+0x24>

08007dcc <__smakebuf_r>:
 8007dcc:	898b      	ldrh	r3, [r1, #12]
 8007dce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dd0:	079d      	lsls	r5, r3, #30
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	d507      	bpl.n	8007de8 <__smakebuf_r+0x1c>
 8007dd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ddc:	6023      	str	r3, [r4, #0]
 8007dde:	6123      	str	r3, [r4, #16]
 8007de0:	2301      	movs	r3, #1
 8007de2:	6163      	str	r3, [r4, #20]
 8007de4:	b003      	add	sp, #12
 8007de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007de8:	ab01      	add	r3, sp, #4
 8007dea:	466a      	mov	r2, sp
 8007dec:	f7ff ffc8 	bl	8007d80 <__swhatbuf_r>
 8007df0:	9f00      	ldr	r7, [sp, #0]
 8007df2:	4605      	mov	r5, r0
 8007df4:	4639      	mov	r1, r7
 8007df6:	4630      	mov	r0, r6
 8007df8:	f7ff fbba 	bl	8007570 <_malloc_r>
 8007dfc:	b948      	cbnz	r0, 8007e12 <__smakebuf_r+0x46>
 8007dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e02:	059a      	lsls	r2, r3, #22
 8007e04:	d4ee      	bmi.n	8007de4 <__smakebuf_r+0x18>
 8007e06:	f023 0303 	bic.w	r3, r3, #3
 8007e0a:	f043 0302 	orr.w	r3, r3, #2
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	e7e2      	b.n	8007dd8 <__smakebuf_r+0xc>
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	6020      	str	r0, [r4, #0]
 8007e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e1a:	81a3      	strh	r3, [r4, #12]
 8007e1c:	9b01      	ldr	r3, [sp, #4]
 8007e1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e22:	b15b      	cbz	r3, 8007e3c <__smakebuf_r+0x70>
 8007e24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e28:	4630      	mov	r0, r6
 8007e2a:	f000 f81d 	bl	8007e68 <_isatty_r>
 8007e2e:	b128      	cbz	r0, 8007e3c <__smakebuf_r+0x70>
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	f023 0303 	bic.w	r3, r3, #3
 8007e36:	f043 0301 	orr.w	r3, r3, #1
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	89a3      	ldrh	r3, [r4, #12]
 8007e3e:	431d      	orrs	r5, r3
 8007e40:	81a5      	strh	r5, [r4, #12]
 8007e42:	e7cf      	b.n	8007de4 <__smakebuf_r+0x18>

08007e44 <_fstat_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	4d07      	ldr	r5, [pc, #28]	@ (8007e64 <_fstat_r+0x20>)
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	602b      	str	r3, [r5, #0]
 8007e52:	f7fb fb67 	bl	8003524 <_fstat>
 8007e56:	1c43      	adds	r3, r0, #1
 8007e58:	d102      	bne.n	8007e60 <_fstat_r+0x1c>
 8007e5a:	682b      	ldr	r3, [r5, #0]
 8007e5c:	b103      	cbz	r3, 8007e60 <_fstat_r+0x1c>
 8007e5e:	6023      	str	r3, [r4, #0]
 8007e60:	bd38      	pop	{r3, r4, r5, pc}
 8007e62:	bf00      	nop
 8007e64:	20025d5c 	.word	0x20025d5c

08007e68 <_isatty_r>:
 8007e68:	b538      	push	{r3, r4, r5, lr}
 8007e6a:	4d06      	ldr	r5, [pc, #24]	@ (8007e84 <_isatty_r+0x1c>)
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	4604      	mov	r4, r0
 8007e70:	4608      	mov	r0, r1
 8007e72:	602b      	str	r3, [r5, #0]
 8007e74:	f7fb fb66 	bl	8003544 <_isatty>
 8007e78:	1c43      	adds	r3, r0, #1
 8007e7a:	d102      	bne.n	8007e82 <_isatty_r+0x1a>
 8007e7c:	682b      	ldr	r3, [r5, #0]
 8007e7e:	b103      	cbz	r3, 8007e82 <_isatty_r+0x1a>
 8007e80:	6023      	str	r3, [r4, #0]
 8007e82:	bd38      	pop	{r3, r4, r5, pc}
 8007e84:	20025d5c 	.word	0x20025d5c

08007e88 <_sbrk_r>:
 8007e88:	b538      	push	{r3, r4, r5, lr}
 8007e8a:	4d06      	ldr	r5, [pc, #24]	@ (8007ea4 <_sbrk_r+0x1c>)
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4604      	mov	r4, r0
 8007e90:	4608      	mov	r0, r1
 8007e92:	602b      	str	r3, [r5, #0]
 8007e94:	f7fb fb6e 	bl	8003574 <_sbrk>
 8007e98:	1c43      	adds	r3, r0, #1
 8007e9a:	d102      	bne.n	8007ea2 <_sbrk_r+0x1a>
 8007e9c:	682b      	ldr	r3, [r5, #0]
 8007e9e:	b103      	cbz	r3, 8007ea2 <_sbrk_r+0x1a>
 8007ea0:	6023      	str	r3, [r4, #0]
 8007ea2:	bd38      	pop	{r3, r4, r5, pc}
 8007ea4:	20025d5c 	.word	0x20025d5c

08007ea8 <_init>:
 8007ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eaa:	bf00      	nop
 8007eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eae:	bc08      	pop	{r3}
 8007eb0:	469e      	mov	lr, r3
 8007eb2:	4770      	bx	lr

08007eb4 <_fini>:
 8007eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eb6:	bf00      	nop
 8007eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eba:	bc08      	pop	{r3}
 8007ebc:	469e      	mov	lr, r3
 8007ebe:	4770      	bx	lr
