{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602192165921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602192165925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 16:22:45 2020 " "Processing started: Thu Oct 08 16:22:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602192165925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192165925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192165926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602192166448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602192166448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_set " "Found entity 1: logic_set" {  } { { "logic_set.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/logic_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_code.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_code.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_code " "Found entity 1: condition_code" {  } { { "Condition_Code.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/Condition_Code.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "BEN.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173667 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.sv(22) " "Verilog HDL information at PC.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "PC.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/PC.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602192173670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 testbench.sv(17) " "Verilog HDL Declaration information at testbench.sv(17): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 testbench.sv(16) " "Verilog HDL Declaration information at testbench.sv(16): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 testbench.sv(15) " "Verilog HDL Declaration information at testbench.sv(15): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 testbench.sv(14) " "Verilog HDL Declaration information at testbench.sv(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_MUX " "Found entity 1: tristate_MUX" {  } { { "tristate_MUX.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/tristate_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/MDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/IR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/MAR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(7) " "Verilog HDL Declaration information at datapath.sv(7): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR2MUX sr2mux datapath.sv(7) " "Verilog HDL Declaration information at datapath.sv(7): object \"SR2MUX\" differs only in case from object \"sr2mux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(7) " "Verilog HDL Declaration information at datapath.sv(7): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602192173724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr2mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr2mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR2MUX " "Found entity 1: SR2MUX" {  } { { "SR2MUX.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SR2MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX " "Found entity 1: SR1MUX" {  } { { "SR1MUX.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SR1MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file drmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRMUX " "Found entity 1: DRMUX" {  } { { "DRMUX.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/DRMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file addrmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRMUX " "Found entity 1: ADDRMUX" {  } { { "ADDRMUX.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ADDRMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8.sv 8 8 " "Found 8 design units, including 8 entities, in source file register_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "2 R1 " "Found entity 2: R1" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "3 R2 " "Found entity 3: R2" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "4 R3 " "Found entity 4: R3" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "5 R4 " "Found entity 5: R4" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "6 R5 " "Found entity 6: R5" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "7 R6 " "Found entity 7: R6" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""} { "Info" "ISGN_ENTITY_NAME" "8 R7 " "Found entity 8: R7" {  } { { "register_8.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602192173757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192173757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602192173849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_MUX slc3:my_slc\|datapath:d0\|tristate_MUX:tri_mux " "Elaborating entity \"tristate_MUX\" for hierarchy \"slc3:my_slc\|datapath:d0\|tristate_MUX:tri_mux\"" {  } { { "datapath.sv" "tri_mux" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR slc3:my_slc\|datapath:d0\|MAR:mar " "Elaborating entity \"MAR\" for hierarchy \"slc3:my_slc\|datapath:d0\|MAR:mar\"" {  } { { "datapath.sv" "mar" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC slc3:my_slc\|datapath:d0\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"slc3:my_slc\|datapath:d0\|PC:pc\"" {  } { { "datapath.sv" "pc" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.sv(12) " "Verilog HDL assignment warning at PC.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "PC.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/PC.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602192173883 "|lab6_toplevel|slc3:my_slc|datapath:d0|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR slc3:my_slc\|datapath:d0\|IR:ir " "Elaborating entity \"IR\" for hierarchy \"slc3:my_slc\|datapath:d0\|IR:ir\"" {  } { { "datapath.sv" "ir" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR slc3:my_slc\|datapath:d0\|MDR:mdr " "Elaborating entity \"MDR\" for hierarchy \"slc3:my_slc\|datapath:d0\|MDR:mdr\"" {  } { { "datapath.sv" "mdr" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:my_slc\|datapath:d0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"slc3:my_slc\|datapath:d0\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX slc3:my_slc\|datapath:d0\|SR1MUX:sr1mux " "Elaborating entity \"SR1MUX\" for hierarchy \"slc3:my_slc\|datapath:d0\|SR1MUX:sr1mux\"" {  } { { "datapath.sv" "sr1mux" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR2MUX slc3:my_slc\|datapath:d0\|SR2MUX:sr2mux " "Elaborating entity \"SR2MUX\" for hierarchy \"slc3:my_slc\|datapath:d0\|SR2MUX:sr2mux\"" {  } { { "datapath.sv" "sr2mux" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRMUX slc3:my_slc\|datapath:d0\|ADDRMUX:addrmux " "Elaborating entity \"ADDRMUX\" for hierarchy \"slc3:my_slc\|datapath:d0\|ADDRMUX:addrmux\"" {  } { { "datapath.sv" "addrmux" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX slc3:my_slc\|datapath:d0\|DRMUX:drmux " "Elaborating entity \"DRMUX\" for hierarchy \"slc3:my_slc\|datapath:d0\|DRMUX:drmux\"" {  } { { "datapath.sv" "drmux" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file slc3:my_slc\|datapath:d0\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\"" {  } { { "datapath.sv" "reg_file" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R0:r0 " "Elaborating entity \"R0\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R0:r0\"" {  } { { "register_file.sv" "r0" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R1 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R1:r1 " "Elaborating entity \"R1\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R1:r1\"" {  } { { "register_file.sv" "r1" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R2:r2 " "Elaborating entity \"R2\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R2:r2\"" {  } { { "register_file.sv" "r2" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R3 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R3:r3 " "Elaborating entity \"R3\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R3:r3\"" {  } { { "register_file.sv" "r3" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R4 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R4:r4 " "Elaborating entity \"R4\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R4:r4\"" {  } { { "register_file.sv" "r4" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R5 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R5:r5 " "Elaborating entity \"R5\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R5:r5\"" {  } { { "register_file.sv" "r5" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R6 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R6:r6 " "Elaborating entity \"R6\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R6:r6\"" {  } { { "register_file.sv" "r6" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R7 slc3:my_slc\|datapath:d0\|register_file:reg_file\|R7:r7 " "Elaborating entity \"R7\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_file:reg_file\|R7:r7\"" {  } { { "register_file.sv" "r7" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_code slc3:my_slc\|datapath:d0\|condition_code:cc " "Elaborating entity \"condition_code\" for hierarchy \"slc3:my_slc\|datapath:d0\|condition_code:cc\"" {  } { { "datapath.sv" "cc" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_set slc3:my_slc\|datapath:d0\|logic_set:ls " "Elaborating entity \"logic_set\" for hierarchy \"slc3:my_slc\|datapath:d0\|logic_set:ls\"" {  } { { "datapath.sv" "ls" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN slc3:my_slc\|datapath:d0\|BEN:ben " "Elaborating entity \"BEN\" for hierarchy \"slc3:my_slc\|datapath:d0\|BEN:ben\"" {  } { { "datapath.sv" "ben" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173938 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(244) " "Verilog HDL Case Statement information at ISDU.sv(244): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ISDU.sv" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1602192173939 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602192173948 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192173949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602192174724 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602192174724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602192174792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602192175546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/output_files/Lab6.map.smsg " "Generated suppressed messages file C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192175584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602192175693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602192175693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "851 " "Implemented 851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602192175765 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602192175765 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1602192175765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "722 " "Implemented 722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602192175765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602192175765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602192175779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 16:22:55 2020 " "Processing ended: Thu Oct 08 16:22:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602192175779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602192175779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602192175779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602192175779 ""}
