Drill report for D:\Daten\HackTM\esp32-lora\DevData\PCB_V3\V3.kicad_pcb
Created on 05.04.2018 15:19:25

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'V3.drl' contains
    plated through holes:
    =============================================================
    T1  0,40mm  0,016"  (5 holes)
    T2  1,00mm  0,039"  (63 holes)
    T3  2,00mm  0,079"  (2 holes)
    T4  3,00mm  0,118"  (4 holes)

    Total plated holes count 74


Drill file 'V3-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
