// Seed: 178410232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout uwire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2 = id_4 - 1;
  wire  id_7;
  logic id_8;
  ;
  assign id_4 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  output tri0 id_1;
  wire id_10;
  wire id_11;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_10,
      id_9,
      id_9
  );
endmodule
