Analysis & Synthesis report for adc_mic_lcd
Mon Jun 05 21:25:56 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated
 18. Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
 19. Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 20. Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 21. Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 22. Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 23. Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Source assignments for AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1
 28. Source assignments for SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated
 29. Source assignments for SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |adc_mic_lcd
 31. Parameter Settings for User Entity Instance: pulse_width_modulation_gen:pwm1
 32. Parameter Settings for User Entity Instance: config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component
 33. Parameter Settings for User Entity Instance: config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: filter:filt0
 35. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
 36. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 37. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 38. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 39. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 40. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 41. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 42. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 43. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 44. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller
 45. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001
 48. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Parameter Settings for User Entity Instance: DAC16:dac1
 51. Parameter Settings for User Entity Instance: AUDIO_PLL:pll|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: AUDIO_SPI_CTL_RD:u1
 53. Parameter Settings for User Entity Instance: AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: PLL_VGA:PP|altpll:altpll_component
 55. Parameter Settings for User Entity Instance: SOUND_TO_MTL2:sm|VGA_Controller:vc
 56. Parameter Settings for User Entity Instance: SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component
 58. Parameter Settings for Inferred Entity Instance: MAX10_ADC:madc|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: pulse_width_modulation_gen:pwm1|lpm_divide:Mod0
 60. altsyncram Parameter Settings by Entity Instance
 61. scfifo Parameter Settings by Entity Instance
 62. altpll Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "SOUND_TO_MTL2:sm|PIPO:P2"
 64. Port Connectivity Checks: "SOUND_TO_MTL2:sm|PIPO:P1"
 65. Port Connectivity Checks: "SOUND_TO_MTL2:sm|VGA_Controller:vc"
 66. Port Connectivity Checks: "SOUND_TO_MTL2:sm"
 67. Port Connectivity Checks: "PLL_VGA:PP"
 68. Port Connectivity Checks: "LED_METER:led|PEAK_DELAY:pk"
 69. Port Connectivity Checks: "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R"
 70. Port Connectivity Checks: "AUDIO_SPI_CTL_RD:u1"
 71. Port Connectivity Checks: "AUDIO_PLL:pll"
 72. Port Connectivity Checks: "DAC16:dac1"
 73. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001"
 74. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 75. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller"
 76. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 77. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 78. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1"
 79. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys"
 80. Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0"
 81. Port Connectivity Checks: "MAX10_ADC:madc"
 82. Port Connectivity Checks: "I2S_ASSESS:i2s|AUDIO_SRCE:audi2"
 83. Port Connectivity Checks: "I2S_ASSESS:i2s"
 84. Port Connectivity Checks: "lfsr:lfsr1"
 85. Port Connectivity Checks: "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst"
 86. Port Connectivity Checks: "config_shift_register:mem0|input_debounce:mem_db"
 87. Port Connectivity Checks: "config_shift_register:mem0"
 88. Port Connectivity Checks: "pulse_width_modulation_gen:pwm1"
 89. In-System Memory Content Editor Settings
 90. Post-Synthesis Netlist Statistics for Top Partition
 91. Elapsed Time Per Partition
 92. Analysis & Synthesis Messages
 93. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 05 21:25:56 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; adc_mic_lcd                                 ;
; Top-level Entity Name              ; adc_mic_lcd                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,442                                       ;
;     Total combinational functions  ; 2,225                                       ;
;     Dedicated logic registers      ; 1,346                                       ;
; Total registers                    ; 1346                                        ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 92,416                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 3                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484I7G     ;                    ;
; Top-level entity name                                                      ; adc_mic_lcd        ; adc_mic_lcd        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Safe State Machine                                                         ; On                 ; Off                ;
; Synthesis Effort                                                           ; Fast               ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; V/memory_16bit_1024.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/memory_16bit_1024.v                                                  ;             ;
; V/config_shift_register.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v                                              ;             ;
; V/pulse_width_modulation_gen.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v                                         ;             ;
; V/lfsr.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v                                                               ;             ;
; V/input_debounce.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/input_debounce.v                                                     ;             ;
; V/filter.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v                                                             ;             ;
; adc_qsys/synthesis/adc_qsys.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v                                          ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; adc_qsys    ;
; adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys    ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys    ;
; adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys    ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys    ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys    ;
; adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys    ;
; V/LOOP.hex                                                             ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LOOP.hex                                                             ;             ;
; V/VGA_Param.h                                                          ; yes             ; User File                                    ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Param.h                                                          ;             ;
; V/VGA_Controller.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v                                                     ;             ;
; V/SPI_RAM.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v                                                            ;             ;
; V/SOUND_TO_MTL2.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v                                                      ;             ;
; V/PLL_VGA.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v                                                            ;             ;
; V/PIPO.v                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v                                                               ;             ;
; V/PEAK_DELAY.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v                                                         ;             ;
; V/MAX10_ADC.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v                                                          ;             ;
; V/LED_METER.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LED_METER.v                                                          ;             ;
; V/I2S_ASSESS.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v                                                         ;             ;
; V/DAC16.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v                                                              ;             ;
; V/AUDIO_SRCE.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v                                                         ;             ;
; V/AUDIO_SPI_CTL_RD.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v                                                   ;             ;
; V/AUDIO_PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v                                                          ;             ;
; adc_mic_lcd.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v                                                          ;             ;
; varcnt.v                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v                                                               ;             ;
; lpm_counter.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;             ;
; lpm_constant.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;             ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;             ;
; cmpconst.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                              ;             ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;             ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;             ;
; dffeea.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                ;             ;
; alt_counter_stratix.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;             ;
; aglobal161.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                            ;             ;
; db/cntr_3kh.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_3kh.tdf                                                        ;             ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_ear1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ear1.tdf                                                 ;             ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                 ;             ;
; scfifo.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;             ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;             ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;             ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;             ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;             ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;             ;
; db/scfifo_ds61.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf                                                     ;             ;
; db/a_dpfifo_3o41.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf                                                   ;             ;
; db/a_fefifo_c6e.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf                                                    ;             ;
; db/cntr_337.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf                                                        ;             ;
; db/altsyncram_rqn1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf                                                 ;             ;
; db/cntr_n2b.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf                                                        ;             ;
; altpll.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                ;             ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;             ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;             ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;             ;
; db/audio_pll_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v                                                  ;             ;
; db/altsyncram_iej1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf                                                 ;             ;
; db/altsyncram_uk92.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf                                                 ;             ;
; sld_mod_ram_rom.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; db/pll_vga_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v                                                    ;             ;
; db/altsyncram_soj1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf                                                 ;             ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sldaf1daf55/alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v                 ; alt_sld_fab ;
; db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; alt_sld_fab ;
; db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; alt_sld_fab ;
; db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; alt_sld_fab ;
; db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
; lpm_divide.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;             ;
; abs_divider.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                           ;             ;
; sign_div_unsign.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;             ;
; db/lpm_divide_otl.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/lpm_divide_otl.tdf                                                  ;             ;
; db/sign_div_unsign_qlh.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/sign_div_unsign_qlh.tdf                                             ;             ;
; db/alt_u_div_uhe.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_uhe.tdf                                                   ;             ;
; db/add_sub_t3c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_t3c.tdf                                                     ;             ;
; db/add_sub_u3c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_u3c.tdf                                                     ;             ;
; db/lpm_divide_pll.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/lpm_divide_pll.tdf                                                  ;             ;
; db/sign_div_unsign_olh.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/sign_div_unsign_olh.tdf                                             ;             ;
; db/alt_u_div_qhe.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_qhe.tdf                                                   ;             ;
; db/altsyncram_0oq1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_0oq1.tdf                                                 ;             ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 2,442            ;
;                                             ;                  ;
; Total combinational functions               ; 2225             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 437              ;
;     -- 3 input functions                    ; 844              ;
;     -- <=2 input functions                  ; 944              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 1370             ;
;     -- arithmetic mode                      ; 855              ;
;                                             ;                  ;
; Total registers                             ; 1346             ;
;     -- Dedicated logic registers            ; 1346             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 98               ;
; Total memory bits                           ; 92416            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Total PLLs                                  ; 3                ;
;     -- PLLs                                 ; 3                ;
;                                             ;                  ;
; Maximum fan-out node                        ; AUDIO_WCLK~input ;
; Maximum fan-out                             ; 779              ;
; Total fan-out                               ; 11530            ;
; Average fan-out                             ; 2.99             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |adc_mic_lcd                                                                                                                            ; 2225 (45)           ; 1346 (33)                 ; 92416       ; 0          ; 0            ; 0       ; 0         ; 98   ; 0            ; 0          ; |adc_mic_lcd                                                                                                                                                                                                                                                                                                                                            ; adc_mic_lcd                            ; work         ;
;    |AUDIO_PLL:pll|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_PLL:pll                                                                                                                                                                                                                                                                                                                              ; AUDIO_PLL                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_PLL:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                                 ; work         ;
;          |AUDIO_PLL_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_PLL:pll|altpll:altpll_component|AUDIO_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                      ; AUDIO_PLL_altpll                       ; work         ;
;    |AUDIO_SPI_CTL_RD:u1|                                                                                                                ; 195 (119)           ; 126 (80)                  ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1                                                                                                                                                                                                                                                                                                                        ; AUDIO_SPI_CTL_RD                       ; work         ;
;       |SPI_RAM:R|                                                                                                                       ; 76 (0)              ; 46 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R                                                                                                                                                                                                                                                                                                              ; SPI_RAM                                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 76 (0)              ; 46 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; altsyncram                             ; work         ;
;             |altsyncram_iej1:auto_generated|                                                                                            ; 76 (0)              ; 46 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_iej1                        ; work         ;
;                |altsyncram_uk92:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1                                                                                                                                                                                                                   ; altsyncram_uk92                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 76 (52)             ; 46 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                     ; sld_mod_ram_rom                        ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                  ; sld_rom_sr                             ; work         ;
;    |DAC16:dac1|                                                                                                                         ; 112 (112)           ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|DAC16:dac1                                                                                                                                                                                                                                                                                                                                 ; DAC16                                  ; work         ;
;    |I2S_ASSESS:i2s|                                                                                                                     ; 71 (64)             ; 38 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|I2S_ASSESS:i2s                                                                                                                                                                                                                                                                                                                             ; I2S_ASSESS                             ; work         ;
;       |AUDIO_SRCE:audi2|                                                                                                                ; 7 (7)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|I2S_ASSESS:i2s|AUDIO_SRCE:audi2                                                                                                                                                                                                                                                                                                            ; AUDIO_SRCE                             ; work         ;
;    |LED_METER:led|                                                                                                                      ; 14 (14)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|LED_METER:led                                                                                                                                                                                                                                                                                                                              ; LED_METER                              ; work         ;
;    |MAX10_ADC:madc|                                                                                                                     ; 263 (81)            ; 149 (82)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc                                                                                                                                                                                                                                                                                                                             ; MAX10_ADC                              ; work         ;
;       |adc_qsys:u0|                                                                                                                     ; 93 (0)              ; 67 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0                                                                                                                                                                                                                                                                                                                 ; adc_qsys                               ; adc_qsys     ;
;          |adc_qsys_altpll_sys:altpll_sys|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                                                                                                  ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;             |adc_qsys_altpll_sys_altpll_3p92:sd1|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1                                                                                                                                                                                                                                              ; adc_qsys_altpll_sys_altpll_3p92        ; adc_qsys     ;
;          |adc_qsys_modular_adc_0:modular_adc_0|                                                                                         ; 93 (0)              ; 64 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                            ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;             |altera_modular_adc_control:control_internal|                                                                               ; 93 (0)              ; 64 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                ; altera_modular_adc_control             ; adc_qsys     ;
;                |altera_modular_adc_control_fsm:u_control_fsm|                                                                           ; 93 (93)             ; 64 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                   ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                   |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                                    ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:u_eoc_synchronizer|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                        ; altera_std_synchronizer                ; work         ;
;                |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                      ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                   |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                             ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                      ; altera_reset_controller                ; adc_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer              ; adc_qsys     ;
;       |lpm_divide:Div0|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|lpm_divide:Div0                                                                                                                                                                                                                                                                                                             ; lpm_divide                             ; work         ;
;          |lpm_divide_otl:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|lpm_divide:Div0|lpm_divide_otl:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_otl                         ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_qlh                    ; work         ;
;                |alt_u_div_uhe:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|MAX10_ADC:madc|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider                                                                                                                                                                                                                             ; alt_u_div_uhe                          ; work         ;
;    |PLL_VGA:PP|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|PLL_VGA:PP                                                                                                                                                                                                                                                                                                                                 ; PLL_VGA                                ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|PLL_VGA:PP|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                                 ; work         ;
;          |PLL_VGA_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|PLL_VGA:PP|altpll:altpll_component|PLL_VGA_altpll:auto_generated                                                                                                                                                                                                                                                                           ; PLL_VGA_altpll                         ; work         ;
;    |SOUND_TO_MTL2:sm|                                                                                                                   ; 169 (114)           ; 84 (58)                   ; 57600       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm                                                                                                                                                                                                                                                                                                                           ; SOUND_TO_MTL2                          ; work         ;
;       |PIPO:P1|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 28800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1                                                                                                                                                                                                                                                                                                                   ; PIPO                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 28800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                             ; work         ;
;             |altsyncram_soj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 28800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_soj1                        ; work         ;
;       |PIPO:P2|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 28800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2                                                                                                                                                                                                                                                                                                                   ; PIPO                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 28800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                             ; work         ;
;             |altsyncram_soj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 28800       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_soj1                        ; work         ;
;       |VGA_Controller:vc|                                                                                                               ; 55 (55)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc                                                                                                                                                                                                                                                                                                         ; VGA_Controller                         ; work         ;
;    |config_shift_register:mem0|                                                                                                         ; 115 (94)            ; 92 (72)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0                                                                                                                                                                                                                                                                                                                 ; config_shift_register                  ; work         ;
;       |input_debounce:mem_db|                                                                                                           ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|input_debounce:mem_db                                                                                                                                                                                                                                                                                           ; input_debounce                         ; work         ;
;       |memory_16bit_1024:memory_16bit_1024_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst                                                                                                                                                                                                                                                                        ; memory_16bit_1024                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                        ; altsyncram                             ; work         ;
;             |altsyncram_ear1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated                                                                                                                                                                                                         ; altsyncram_ear1                        ; work         ;
;       |varcnt:mem_cnt|                                                                                                                  ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt                                                                                                                                                                                                                                                                                                  ; varcnt                                 ; work         ;
;          |lpm_counter:LPM_COUNTER_component|                                                                                            ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                ; lpm_counter                            ; work         ;
;             |cntr_3kh:auto_generated|                                                                                                   ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component|cntr_3kh:auto_generated                                                                                                                                                                                                                                        ; cntr_3kh                               ; work         ;
;    |filter:filt0|                                                                                                                       ; 1059 (1059)         ; 648 (648)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|filter:filt0                                                                                                                                                                                                                                                                                                                               ; filter                                 ; work         ;
;    |pulse_width_modulation_gen:pwm1|                                                                                                    ; 50 (27)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|pulse_width_modulation_gen:pwm1                                                                                                                                                                                                                                                                                                            ; pulse_width_modulation_gen             ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|pulse_width_modulation_gen:pwm1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                            ; lpm_divide                             ; work         ;
;          |lpm_divide_pll:auto_generated|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|pulse_width_modulation_gen:pwm1|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_pll                         ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|pulse_width_modulation_gen:pwm1|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_olh                    ; work         ;
;                |alt_u_div_qhe:divider|                                                                                                  ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|pulse_width_modulation_gen:pwm1|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                                                                                                                                                            ; alt_u_div_qhe                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 132 (1)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 131 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 131 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 131 (1)             ; 87 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)             ; 82 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (93)            ; 82 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 128          ; 16           ; 128          ; 16           ; 2048  ; LOOP.hex ;
; SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 3200         ; 16           ; 3200         ; 16           ; 51200 ; None     ;
; SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 3200         ; 16           ; 3200         ; 16           ; 51200 ; None     ;
; config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File       ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |adc_mic_lcd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
; N/A    ; Qsys                       ; 15.0    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0                                                                                                                                                                                                                                          ; adc_qsys.qsys         ;
; Altera ; altpll                     ; 15.0    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                                                                           ; adc_qsys.qsys         ;
; Altera ; altera_modular_adc         ; 15.0    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                                                                     ; adc_qsys.qsys         ;
; Altera ; altera_modular_adc_control ; 15.0    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                         ; adc_qsys.qsys         ;
; Altera ; altera_reset_controller    ; 15.0    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                   ; adc_qsys.qsys         ;
; Altera ; altera_reset_controller    ; 15.0    ; N/A          ; N/A          ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                               ; adc_qsys.qsys         ;
; Altera ; LPM_COUNTER                ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem0|varcnt:mem_cnt                                                                                                                                                                                                                           ; varcnt.v              ;
; Altera ; RAM: 2-PORT                ; 16.1    ; N/A          ; N/A          ; |adc_mic_lcd|config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst                                                                                                                                                                                                 ; V/memory_16bit_1024.v ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                   ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                     ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                              ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                   ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                        ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                      ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                 ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                 ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                    ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                   ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                        ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD                                      ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                    ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                    ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV                                        ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY2                                ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY3                                ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                   ; no                                                               ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 25                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_SPI_CTL_RD:u1|ST[5..7]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; I2S_ASSESS:i2s|LIND_[0..15]                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                   ;
; pulse_width_modulation_gen:pwm1|q_pwm[0..7]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; pulse_width_modulation_gen:pwm1|pwm_time_base[4..31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1|pll_lock_sync                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                   ;
; I2S_ASSESS:i2s|LIND[0..15]                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                   ;
; AUDIO_SPI_CTL_RD:u1|W_REG_DATA_R[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; filter:filt0|reg_div2[33,34]                                                                                                                                                                                                                                                                                                                          ; Merged with filter:filt0|reg_div2[32]                                                                                                                                         ;
; config_shift_register:mem0|i[10..31]                                                                                                                                                                                                                                                                                                                  ; Merged with config_shift_register:mem0|i[9]                                                                                                                                   ;
; I2S_ASSESS:i2s|AUDIO_SRCE:audi2|ST[4..7]                                                                                                                                                                                                                                                                                                              ; Merged with I2S_ASSESS:i2s|AUDIO_SRCE:audi2|ST[3]                                                                                                                             ;
; AUDIO_SPI_CTL_RD:u1|ST[4]                                                                                                                                                                                                                                                                                                                             ; Merged with AUDIO_SPI_CTL_RD:u1|ST[3]                                                                                                                                         ;
; DAC16:dac1|ST[4..7]                                                                                                                                                                                                                                                                                                                                   ; Merged with DAC16:dac1|ST[3]                                                                                                                                                  ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,4]                                                                                                                                                                                   ; Merged with MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ;
; config_shift_register:mem0|i[9]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; config_shift_register:mem0|load[0,10..31]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; filter:filt0|reg_div4[35,36]                                                                                                                                                                                                                                                                                                                          ; Merged with filter:filt0|reg_div4[34]                                                                                                                                         ;
; filter:filt0|reg_div8[36,37]                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                   ;
; I2S_ASSESS:i2s|AUDIO_SRCE:audi2|ST[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; Total Number of Removed Registers = 174                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                         ; due to stuck port data_in ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3],                                                                                                                                                                                  ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                       ;
; config_shift_register:mem0|i[9]                                                                                                                                         ; Stuck at GND              ; config_shift_register:mem0|load[25], config_shift_register:mem0|load[26],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                         ; due to stuck port data_in ; config_shift_register:mem0|load[27], config_shift_register:mem0|load[28],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                         ;                           ; config_shift_register:mem0|load[29], config_shift_register:mem0|load[30],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                         ;                           ; config_shift_register:mem0|load[31]                                                                                                                                                                                                                                                                                                                 ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                    ; Stuck at GND              ; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                               ;
;                                                                                                                                                                         ; due to stuck port data_in ; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                ;
;                                                                                                                                                                         ;                           ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1|pll_lock_sync                                                                                                                                                                                                                                         ;
; I2S_ASSESS:i2s|LIND_[15]                                                                                                                                                ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[15]                                                                                                                                                                                                                                                                                                                             ;
; I2S_ASSESS:i2s|LIND_[14]                                                                                                                                                ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[14]                                                                                                                                                                                                                                                                                                                             ;
; I2S_ASSESS:i2s|LIND_[13]                                                                                                                                                ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[13]                                                                                                                                                                                                                                                                                                                             ;
; I2S_ASSESS:i2s|LIND_[12]                                                                                                                                                ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[12]                                                                                                                                                                                                                                                                                                                             ;
; I2S_ASSESS:i2s|LIND_[11]                                                                                                                                                ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[11]                                                                                                                                                                                                                                                                                                                             ;
; I2S_ASSESS:i2s|LIND_[10]                                                                                                                                                ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[10]                                                                                                                                                                                                                                                                                                                             ;
; I2S_ASSESS:i2s|LIND_[9]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[9]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[8]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[8]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[7]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[7]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[6]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[6]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[5]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[5]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[4]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[4]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[3]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[3]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[2]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[2]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[1]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[1]                                                                                                                                                                                                                                                                                                                              ;
; I2S_ASSESS:i2s|LIND_[0]                                                                                                                                                 ; Lost Fanouts              ; I2S_ASSESS:i2s|LIND[0]                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1346  ;
; Number of registers using Synchronous Clear  ; 154   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 233   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 513   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AUDIO_SPI_CTL_RD:u1|CS                                                                                                                                                                                                                                                                                                          ; 3       ;
; AUDIO_SPI_CTL_RD:u1|SCLK                                                                                                                                                                                                                                                                                                        ; 3       ;
; DAC16:dac1|SYNC                                                                                                                                                                                                                                                                                                                 ; 3       ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; 64      ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                ; 2       ;
; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |adc_mic_lcd|I2S_ASSESS:i2s|WCLK_CNT[0]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[3]                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adc_mic_lcd|config_shift_register:mem0|trigged                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |adc_mic_lcd|pulse_width_modulation_gen:pwm1|pwm_cnt[11]                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; Yes        ; |adc_mic_lcd|filter:filt0|reg_q[12]                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adc_mic_lcd|config_shift_register:mem0|wr_ptr[4]                                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adc_mic_lcd|config_shift_register:mem0|rd_ptr[5]                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; Yes        ; |adc_mic_lcd|I2S_ASSESS:i2s|AUDIO_SRCE:audi2|ST[1]                                                                                                                                                     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |adc_mic_lcd|SOUND_TO_MTL2:sm|SW_ADDR[6]                                                                                                                                                               ;
; 17:1               ; 15 bits   ; 165 LEs       ; 15 LEs               ; 150 LEs                ; Yes        ; |adc_mic_lcd|DAC16:dac1|RDATA[15]                                                                                                                                                                      ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|COUNTER[7]                                                                                                                                                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|W_REG_DATA[3]                                                                                                                                                         ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|W_REG_DATA[10]                                                                                                                                                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |adc_mic_lcd|DAC16:dac1|DELAY[7]                                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |adc_mic_lcd|AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; Yes        ; |adc_mic_lcd|DAC16:dac1|ST[2]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc|oVGA_G[0]                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+--------------------------------------------------+
; Assignment     ; Value ; From ; To                                               ;
+----------------+-------+------+--------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                       ;
+----------------+-------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |adc_mic_lcd ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                     ;
; RANGE          ; 31    ; Signed Integer                                     ;
; TRUNC_RANGE    ; 15    ; Signed Integer                                     ;
; TRUNC          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_width_modulation_gen:pwm1 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; BIT_WIDTH      ; 12       ; Signed Integer                                   ;
; PWM_FREQ       ; 1000     ; Signed Integer                                   ;
; SYS_FREQ       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                    ;
; LPM_WIDTH              ; 12          ; Signed Integer                                                                    ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                           ;
; LPM_MODULUS            ; 0           ; Untyped                                                                           ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                           ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                           ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                           ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                           ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                           ;
; CBXI_PARAMETER         ; cntr_3kh    ; Untyped                                                                           ;
+------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ear1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: filter:filt0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                   ;
; RANGE          ; 31    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 2     ; Signed Integer                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                           ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                 ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                 ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                 ;
; prescalar                       ; 0     ; Signed Integer                                                                                                 ;
; refsel                          ; 0     ; Signed Integer                                                                                                 ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                         ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                 ;
; analog_input_pin_mask           ; 48    ; Signed Integer                                                                                                 ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                 ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 2     ; Signed Integer                                                                                                                                                  ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                          ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                     ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                           ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                           ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                           ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                           ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                           ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                   ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                                                           ;
; analog_input_pin_mask           ; 48    ; Signed Integer                                                                                                                                           ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                           ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                         ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                                                                                                 ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                              ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; analog_input_pin_mask           ; 48    ; Signed Integer                                                                                                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC16:dac1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; TIM            ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------+
; Parameter Name                ; Value                       ; Type                 ;
+-------------------------------+-----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped              ;
; PLL_TYPE                      ; AUTO                        ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=AUDIO_PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped              ;
; LOCK_HIGH                     ; 1                           ; Untyped              ;
; LOCK_LOW                      ; 1                           ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped              ;
; SKIP_VCO                      ; OFF                         ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped              ;
; BANDWIDTH                     ; 0                           ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped              ;
; DOWN_SPREAD                   ; 0                           ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 31                          ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 6144                        ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 3072                        ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK2_DIVIDE_BY                ; 50                          ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 3125                        ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 3125                        ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped              ;
; DPA_DIVIDER                   ; 0                           ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped              ;
; VCO_MIN                       ; 0                           ; Untyped              ;
; VCO_MAX                       ; 0                           ; Untyped              ;
; VCO_CENTER                    ; 0                           ; Untyped              ;
; PFD_MIN                       ; 0                           ; Untyped              ;
; PFD_MAX                       ; 0                           ; Untyped              ;
; M_INITIAL                     ; 0                           ; Untyped              ;
; M                             ; 0                           ; Untyped              ;
; N                             ; 1                           ; Untyped              ;
; M2                            ; 1                           ; Untyped              ;
; N2                            ; 1                           ; Untyped              ;
; SS                            ; 1                           ; Untyped              ;
; C0_HIGH                       ; 0                           ; Untyped              ;
; C1_HIGH                       ; 0                           ; Untyped              ;
; C2_HIGH                       ; 0                           ; Untyped              ;
; C3_HIGH                       ; 0                           ; Untyped              ;
; C4_HIGH                       ; 0                           ; Untyped              ;
; C5_HIGH                       ; 0                           ; Untyped              ;
; C6_HIGH                       ; 0                           ; Untyped              ;
; C7_HIGH                       ; 0                           ; Untyped              ;
; C8_HIGH                       ; 0                           ; Untyped              ;
; C9_HIGH                       ; 0                           ; Untyped              ;
; C0_LOW                        ; 0                           ; Untyped              ;
; C1_LOW                        ; 0                           ; Untyped              ;
; C2_LOW                        ; 0                           ; Untyped              ;
; C3_LOW                        ; 0                           ; Untyped              ;
; C4_LOW                        ; 0                           ; Untyped              ;
; C5_LOW                        ; 0                           ; Untyped              ;
; C6_LOW                        ; 0                           ; Untyped              ;
; C7_LOW                        ; 0                           ; Untyped              ;
; C8_LOW                        ; 0                           ; Untyped              ;
; C9_LOW                        ; 0                           ; Untyped              ;
; C0_INITIAL                    ; 0                           ; Untyped              ;
; C1_INITIAL                    ; 0                           ; Untyped              ;
; C2_INITIAL                    ; 0                           ; Untyped              ;
; C3_INITIAL                    ; 0                           ; Untyped              ;
; C4_INITIAL                    ; 0                           ; Untyped              ;
; C5_INITIAL                    ; 0                           ; Untyped              ;
; C6_INITIAL                    ; 0                           ; Untyped              ;
; C7_INITIAL                    ; 0                           ; Untyped              ;
; C8_INITIAL                    ; 0                           ; Untyped              ;
; C9_INITIAL                    ; 0                           ; Untyped              ;
; C0_MODE                       ; BYPASS                      ; Untyped              ;
; C1_MODE                       ; BYPASS                      ; Untyped              ;
; C2_MODE                       ; BYPASS                      ; Untyped              ;
; C3_MODE                       ; BYPASS                      ; Untyped              ;
; C4_MODE                       ; BYPASS                      ; Untyped              ;
; C5_MODE                       ; BYPASS                      ; Untyped              ;
; C6_MODE                       ; BYPASS                      ; Untyped              ;
; C7_MODE                       ; BYPASS                      ; Untyped              ;
; C8_MODE                       ; BYPASS                      ; Untyped              ;
; C9_MODE                       ; BYPASS                      ; Untyped              ;
; C0_PH                         ; 0                           ; Untyped              ;
; C1_PH                         ; 0                           ; Untyped              ;
; C2_PH                         ; 0                           ; Untyped              ;
; C3_PH                         ; 0                           ; Untyped              ;
; C4_PH                         ; 0                           ; Untyped              ;
; C5_PH                         ; 0                           ; Untyped              ;
; C6_PH                         ; 0                           ; Untyped              ;
; C7_PH                         ; 0                           ; Untyped              ;
; C8_PH                         ; 0                           ; Untyped              ;
; C9_PH                         ; 0                           ; Untyped              ;
; L0_HIGH                       ; 1                           ; Untyped              ;
; L1_HIGH                       ; 1                           ; Untyped              ;
; G0_HIGH                       ; 1                           ; Untyped              ;
; G1_HIGH                       ; 1                           ; Untyped              ;
; G2_HIGH                       ; 1                           ; Untyped              ;
; G3_HIGH                       ; 1                           ; Untyped              ;
; E0_HIGH                       ; 1                           ; Untyped              ;
; E1_HIGH                       ; 1                           ; Untyped              ;
; E2_HIGH                       ; 1                           ; Untyped              ;
; E3_HIGH                       ; 1                           ; Untyped              ;
; L0_LOW                        ; 1                           ; Untyped              ;
; L1_LOW                        ; 1                           ; Untyped              ;
; G0_LOW                        ; 1                           ; Untyped              ;
; G1_LOW                        ; 1                           ; Untyped              ;
; G2_LOW                        ; 1                           ; Untyped              ;
; G3_LOW                        ; 1                           ; Untyped              ;
; E0_LOW                        ; 1                           ; Untyped              ;
; E1_LOW                        ; 1                           ; Untyped              ;
; E2_LOW                        ; 1                           ; Untyped              ;
; E3_LOW                        ; 1                           ; Untyped              ;
; L0_INITIAL                    ; 1                           ; Untyped              ;
; L1_INITIAL                    ; 1                           ; Untyped              ;
; G0_INITIAL                    ; 1                           ; Untyped              ;
; G1_INITIAL                    ; 1                           ; Untyped              ;
; G2_INITIAL                    ; 1                           ; Untyped              ;
; G3_INITIAL                    ; 1                           ; Untyped              ;
; E0_INITIAL                    ; 1                           ; Untyped              ;
; E1_INITIAL                    ; 1                           ; Untyped              ;
; E2_INITIAL                    ; 1                           ; Untyped              ;
; E3_INITIAL                    ; 1                           ; Untyped              ;
; L0_MODE                       ; BYPASS                      ; Untyped              ;
; L1_MODE                       ; BYPASS                      ; Untyped              ;
; G0_MODE                       ; BYPASS                      ; Untyped              ;
; G1_MODE                       ; BYPASS                      ; Untyped              ;
; G2_MODE                       ; BYPASS                      ; Untyped              ;
; G3_MODE                       ; BYPASS                      ; Untyped              ;
; E0_MODE                       ; BYPASS                      ; Untyped              ;
; E1_MODE                       ; BYPASS                      ; Untyped              ;
; E2_MODE                       ; BYPASS                      ; Untyped              ;
; E3_MODE                       ; BYPASS                      ; Untyped              ;
; L0_PH                         ; 0                           ; Untyped              ;
; L1_PH                         ; 0                           ; Untyped              ;
; G0_PH                         ; 0                           ; Untyped              ;
; G1_PH                         ; 0                           ; Untyped              ;
; G2_PH                         ; 0                           ; Untyped              ;
; G3_PH                         ; 0                           ; Untyped              ;
; E0_PH                         ; 0                           ; Untyped              ;
; E1_PH                         ; 0                           ; Untyped              ;
; E2_PH                         ; 0                           ; Untyped              ;
; E3_PH                         ; 0                           ; Untyped              ;
; M_PH                          ; 0                           ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped              ;
; CLK0_COUNTER                  ; G0                          ; Untyped              ;
; CLK1_COUNTER                  ; G0                          ; Untyped              ;
; CLK2_COUNTER                  ; G0                          ; Untyped              ;
; CLK3_COUNTER                  ; G0                          ; Untyped              ;
; CLK4_COUNTER                  ; G0                          ; Untyped              ;
; CLK5_COUNTER                  ; G0                          ; Untyped              ;
; CLK6_COUNTER                  ; E0                          ; Untyped              ;
; CLK7_COUNTER                  ; E1                          ; Untyped              ;
; CLK8_COUNTER                  ; E2                          ; Untyped              ;
; CLK9_COUNTER                  ; E3                          ; Untyped              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped              ;
; M_TIME_DELAY                  ; 0                           ; Untyped              ;
; N_TIME_DELAY                  ; 0                           ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped              ;
; VCO_POST_SCALE                ; 0                           ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped              ;
; CBXI_PARAMETER                ; AUDIO_PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SPI_CTL_RD:u1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; W_WORD_NUM     ; 128   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; LOOP.hex             ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_iej1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_VGA:PP|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_VGA ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 33                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; PLL_VGA_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOUND_TO_MTL2:sm|VGA_Controller:vc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; H_SYNC_CYC     ; 1     ; Signed Integer                                         ;
; H_SYNC_BACK    ; 46    ; Signed Integer                                         ;
; H_SYNC_ACT     ; 800   ; Signed Integer                                         ;
; H_SYNC_FRONT   ; 210   ; Signed Integer                                         ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                                         ;
; V_SYNC_CYC     ; 1     ; Signed Integer                                         ;
; V_SYNC_BACK    ; 23    ; Signed Integer                                         ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                         ;
; V_SYNC_FRONT   ; 22    ; Signed Integer                                         ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                         ;
; X_START        ; 47    ; Signed Integer                                         ;
; Y_START        ; 24    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 3200                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_soj1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 3200                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 3200                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_soj1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MAX10_ADC:madc|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                               ;
; LPM_WIDTHD             ; 3              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulse_width_modulation_gen:pwm1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                   ;
; Entity Instance                           ; config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                            ;
; Entity Instance                           ; AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                  ;
;     -- NUMWORDS_A                         ; 128                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                  ;
;     -- NUMWORDS_A                         ; 3200                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                  ;
;     -- NUMWORDS_B                         ; 3200                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                  ;
;     -- NUMWORDS_A                         ; 3200                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                  ;
;     -- NUMWORDS_B                         ; 3200                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                  ;
; Entity Instance            ; MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 2                                     ;
; Entity Instance               ; AUDIO_PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; PLL_VGA:PP|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOUND_TO_MTL2:sm|PIPO:P2"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOUND_TO_MTL2:sm|PIPO:P1"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOUND_TO_MTL2:sm|VGA_Controller:vc"                                                                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; iRed          ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iRed[9..8]" will be connected to GND.   ;
; iGreen        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iGreen[9..8]" will be connected to GND. ;
; iBlue         ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iBlue[9..8]" will be connected to GND.  ;
; iBlue[9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; iBlue[6]      ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; oRequest      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; oVGA_R        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_R[9..8]" have no fanouts                      ;
; oVGA_G        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_G[9..8]" have no fanouts                      ;
; oVGA_B        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_B[9..8]" have no fanouts                      ;
; V_Cont[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; oVGA_SYNC     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
; oVGA_BLANK    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOUND_TO_MTL2:sm"                                                                                                                                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SCAL           ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SCAL[2..0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; DRAW_DOT       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; DRAW_DOT[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; START_STOP     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; START_STOP[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_VGA:PP"                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED_METER:led|PEAK_DELAY:pk"                                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; MPEAK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; CLK   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R"                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; data     ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_SPI_CTL_RD:u1"                                                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oDATA8       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CLK_1M       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; COUNTER      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_REG_DATA   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_REG_DATA_T ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_REG_DATA_R ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; READ_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_R          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; OK2          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_PLL:pll"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC16:dac1"                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; SYS_CLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; RDATA   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; DIN_    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" ;
+-----------+--------+----------+-------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                               ;
+-----------+--------+----------+-------------------------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                                ;
; write     ; Input  ; Info     ; Explicitly unconnected                                ;
; address   ; Input  ; Info     ; Explicitly unconnected                                ;
; readdata  ; Output ; Info     ; Explicitly unconnected                                ;
; writedata ; Input  ; Info     ; Explicitly unconnected                                ;
; areset    ; Input  ; Info     ; Explicitly unconnected                                ;
; phasedone ; Output ; Info     ; Explicitly unconnected                                ;
+-----------+--------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc|adc_qsys:u0"                                                                                         ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MAX10_ADC:madc"                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_CH       ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "ADC_CH[4..4]" will be connected to GND.                                     ;
; ADC_CH[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ADC_CH[4]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; DATA_VALID   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; FITER_EN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; FITER_EN[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_ASSESS:i2s|AUDIO_SRCE:audi2"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ST   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_ASSESS:i2s"                                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_MIC          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_BYPASS        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; SW_BYPASS[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; SW_OBMIC_SIN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; SW_OBMIC_SIN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; SAMPLE_TR_n      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; DATA16_MIC       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; ROM_ADDR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr:lfsr1"                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out32      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; enable     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                                          ;
; wren ; Input ; Info     ; Stuck at VCC                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_shift_register:mem0|input_debounce:mem_db"                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; PB_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; PB_up    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_shift_register:mem0"                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                            ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dnoise        ; Input ; Warning  ; Input port expression (31 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dnoise[31..31]" will be connected to GND. ;
; dnoise[14..0] ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_width_modulation_gen:pwm1"                                                                                                              ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PWM_IN ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sel    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                 ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                           ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+
; 0              ; SPIR        ; 16    ; 128   ; Read/Write ; AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 125                         ;
; cycloneiii_ff         ; 1259                        ;
;     CLR               ; 93                          ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 312                         ;
;     ENA CLR           ; 51                          ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 33                          ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 61                          ;
;     SLD               ; 44                          ;
;     plain             ; 596                         ;
; cycloneiii_io_obuf    ; 7                           ;
; cycloneiii_lcell_comb ; 2105                        ;
;     arith             ; 847                         ;
;         2 data inputs ; 196                         ;
;         3 data inputs ; 651                         ;
;     normal            ; 1258                        ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 658                         ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 372                         ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 66                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 26.20                       ;
; Average LUT depth     ; 5.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Jun 05 21:25:19 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file v/memory_16bit_1024.v
    Info (12023): Found entity 1: memory_16bit_1024 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/memory_16bit_1024.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/conf_shift_register.v
    Info (12023): Found entity 1: configuarable_shift_register File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/conf_shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/shiftreg.v
    Info (12023): Found entity 1: dff_chain_4 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/memory_32bit_2048.v
    Info (12023): Found entity 1: memory_32bit_2048 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/memory_32bit_2048.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at config_shift_register.v(121): ignored dangling comma in List of Port Connections File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 121
Info (12021): Found 1 design units, including 1 entities, in source file v/config_shift_register.v
    Info (12023): Found entity 1: config_shift_register File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/audiomux.v
    Info (12023): Found entity 1: audiomux File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/audiomux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v
    Info (12023): Found entity 1: pulse_width_modulation_gen File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v/lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file v/input_debounce.v
    Info (12023): Found entity 1: input_debounce File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/input_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/filter.v
    Info (12023): Found entity 1: filter File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 38
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 99
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_3p92 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 131
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_rom.v
    Info (12023): Found entity 1: SPI_ROM File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ram.v
    Info (12023): Found entity 1: SPI_RAM File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v
    Info (12023): Found entity 1: SOUND_TO_MTL2 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_vga.v
    Info (12023): Found entity 1: PLL_VGA File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/pipo.v
    Info (12023): Found entity 1: PIPO File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/peak_delay.v
    Info (12023): Found entity 1: PEAK_DELAY File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/max10_adc.v
    Info (12023): Found entity 1: MAX10_ADC File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/led_meter.v
    Info (12023): Found entity 1: LED_METER File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LED_METER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2s_assess.v
    Info (12023): Found entity 1: I2S_ASSESS File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/dac16.v
    Info (12023): Found entity 1: DAC16 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_srce.v
    Info (12023): Found entity 1: AUDIO_SRCE File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v
    Info (12023): Found entity 1: AUDIO_SPI_CTL_RD File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_pll.v
    Info (12023): Found entity 1: AUDIO_PLL File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file adc_mic_lcd.v
    Info (12023): Found entity 1: adc_mic_lcd File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory_32_4096.v
    Info (12023): Found entity 1: memory_32_4096 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/memory_32_4096.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file varcnt.v
    Info (12023): Found entity 1: varcnt File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 40
Info (12127): Elaborating entity "adc_mic_lcd" for the top level hierarchy
Warning (10034): Output port "HEX1" at adc_mic_lcd.v(29) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
Warning (10034): Output port "GPIO[7..1]" at adc_mic_lcd.v(71) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
Warning (10034): Output port "MTL2_I2C_SCL" at adc_mic_lcd.v(56) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 56
Info (12128): Elaborating entity "pulse_width_modulation_gen" for hierarchy "pulse_width_modulation_gen:pwm1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 131
Info (12128): Elaborating entity "config_shift_register" for hierarchy "config_shift_register:mem0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 143
Warning (10764): Verilog HDL warning at config_shift_register.v(65): converting signed shift amount to unsigned File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 65
Warning (10764): Verilog HDL warning at config_shift_register.v(70): converting signed shift amount to unsigned File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 70
Info (12128): Elaborating entity "input_debounce" for hierarchy "config_shift_register:mem0|input_debounce:mem_db" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 121
Info (12128): Elaborating entity "varcnt" for hierarchy "config_shift_register:mem0|varcnt:mem_cnt" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 126
Info (12128): Elaborating entity "lpm_counter" for hierarchy "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 67
Info (12130): Elaborated megafunction instantiation "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 67
Info (12133): Instantiated megafunction "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v Line: 67
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3kh.tdf
    Info (12023): Found entity 1: cntr_3kh File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_3kh.tdf Line: 26
Info (12128): Elaborating entity "cntr_3kh" for hierarchy "config_shift_register:mem0|varcnt:mem_cnt|lpm_counter:LPM_COUNTER_component|cntr_3kh:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "memory_16bit_1024" for hierarchy "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/memory_16bit_1024.v Line: 95
Info (12130): Elaborated megafunction instantiation "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/memory_16bit_1024.v Line: 95
Info (12133): Instantiated megafunction "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/memory_16bit_1024.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ear1.tdf
    Info (12023): Found entity 1: altsyncram_ear1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ear1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ear1" for hierarchy "config_shift_register:mem0|memory_16bit_1024:memory_16bit_1024_inst|altsyncram:altsyncram_component|altsyncram_ear1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "filter" for hierarchy "filter:filt0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 151
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:lfsr1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 159
Warning (10030): Net "randarr[3]" at lfsr.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v Line: 15
Info (12128): Elaborating entity "I2S_ASSESS" for hierarchy "I2S_ASSESS:i2s" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 181
Info (12128): Elaborating entity "AUDIO_SRCE" for hierarchy "I2S_ASSESS:i2s|AUDIO_SRCE:audi2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 136
Info (12128): Elaborating entity "MAX10_ADC" for hierarchy "MAX10_ADC:madc" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 215
Warning (10230): Verilog HDL assignment warning at MAX10_ADC.v(67): truncated value with size 32 to match size of target (12) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 67
Info (12128): Elaborating entity "adc_qsys" for hierarchy "MAX10_ADC:madc|adc_qsys:u0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 53
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 40
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 265
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 117
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_3p92" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_3p92:sd1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 271
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 59
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 73
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 66
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
Info (12130): Elaborated megafunction instantiation "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
Info (12133): Instantiated megafunction "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 935
Info (12128): Elaborating entity "scfifo" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 110
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 152
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 170
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v Line: 122
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "MAX10_ADC:madc|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "DAC16" for hierarchy "DAC16:dac1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 229
Info (12128): Elaborating entity "AUDIO_PLL" for hierarchy "AUDIO_PLL:pll" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 237
Info (12128): Elaborating entity "altpll" for hierarchy "AUDIO_PLL:pll|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 99
Info (12130): Elaborated megafunction instantiation "AUDIO_PLL:pll|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 99
Info (12133): Instantiated megafunction "AUDIO_PLL:pll|altpll:altpll_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3072"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3125"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6144"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "31"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=AUDIO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v
    Info (12023): Found entity 1: AUDIO_PLL_altpll File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v Line: 30
Info (12128): Elaborating entity "AUDIO_PLL_altpll" for hierarchy "AUDIO_PLL:pll|altpll:altpll_component|AUDIO_PLL_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "AUDIO_SPI_CTL_RD" for hierarchy "AUDIO_SPI_CTL_RD:u1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 254
Warning (10036): Verilog HDL or VHDL warning at AUDIO_SPI_CTL_RD.v(68): object "ST_RESET" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 68
Warning (10034): Output port "oDATA8" at AUDIO_SPI_CTL_RD.v(8) has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 8
Info (12128): Elaborating entity "SPI_RAM" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 163
Info (12128): Elaborating entity "altsyncram" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 86
Info (12133): Instantiated megafunction "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LOOP.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10 FPGA"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iej1.tdf
    Info (12023): Found entity 1: altsyncram_iej1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iej1" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk92.tdf
    Info (12023): Found entity 1: altsyncram_uk92 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uk92" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|altsyncram_uk92:altsyncram1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 38
Info (12133): Instantiated megafunction "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397770578"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "AUDIO_SPI_CTL_RD:u1|SPI_RAM:R|altsyncram:altsyncram_component|altsyncram_iej1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "LED_METER" for hierarchy "LED_METER:led" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 267
Info (12128): Elaborating entity "PEAK_DELAY" for hierarchy "LED_METER:led|PEAK_DELAY:pk" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LED_METER.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at PEAK_DELAY.v(13): object "SUM" assigned a value but never read File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v Line: 13
Info (12128): Elaborating entity "PLL_VGA" for hierarchy "PLL_VGA:PP" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 281
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_VGA:PP|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL_VGA:PP|altpll:altpll_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 104
Info (12133): Instantiated megafunction "PLL_VGA:PP|altpll:altpll_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_VGA"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info (12023): Found entity 1: PLL_VGA_altpll File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_VGA_altpll" for hierarchy "PLL_VGA:PP|altpll:altpll_component|PLL_VGA_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SOUND_TO_MTL2" for hierarchy "SOUND_TO_MTL2:sm" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 302
Warning (10230): Verilog HDL assignment warning at SOUND_TO_MTL2.v(58): truncated value with size 32 to match size of target (24) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 58
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "SOUND_TO_MTL2:sm|VGA_Controller:vc" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 42
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (10) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 55
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10) File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 61
Info (12128): Elaborating entity "PIPO" for hierarchy "SOUND_TO_MTL2:sm|PIPO:P1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 91
Info (12130): Elaborated megafunction instantiation "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 91
Info (12133): Instantiated megafunction "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3200"
    Info (12134): Parameter "numwords_b" = "3200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_soj1.tdf
    Info (12023): Found entity 1: altsyncram_soj1 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_soj1" for hierarchy "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.06.05.21:25:42 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (286029): Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[0]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 39
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[1]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 70
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[2]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 101
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[3]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 132
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[4]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 163
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[5]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 194
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[6]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 225
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[0]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 39
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[1]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 70
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[2]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 101
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[3]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 132
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[4]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 163
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[5]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 194
        Warning (14320): Synthesized away node "SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|q_b[6]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf Line: 225
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf Line: 370
Info (284007): State machine "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state" will be implemented as a safe state machine. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 44
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MAX10_ADC:madc|Div0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pulse_width_modulation_gen:pwm1|Mod0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v Line: 21
Info (12130): Elaborated megafunction instantiation "MAX10_ADC:madc|lpm_divide:Div0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 67
Info (12133): Instantiated megafunction "MAX10_ADC:madc|lpm_divide:Div0" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 67
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_uhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "pulse_width_modulation_gen:pwm1|lpm_divide:Mod0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v Line: 21
Info (12133): Instantiated megafunction "pulse_width_modulation_gen:pwm1|lpm_divide:Mod0" with the following parameter: File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/lpm_divide_pll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_qhe.tdf Line: 27
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDIO_RESET_n" and its non-tri-state driver. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 38
    Warning (13035): Inserted always-enabled tri-state buffer between "AUDIO_SDA_MOSI" and its non-tri-state driver. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 41
    Warning (13035): Inserted always-enabled tri-state buffer between "DAC_DATA" and its non-tri-state driver. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 46
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUDIO_BCLK" has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 32
    Warning (13040): bidirectional pin "AUDIO_WCLK" has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 43
    Warning (13040): bidirectional pin "MTL2_I2C_SDA" has no driver File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 57
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AUDIO_GPIO_MFP5" is fed by VCC File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 35
Info (13000): Registers with preset signals will power-up high File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 82
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "I2S_ASSESS:i2s|rAUDIO_WCLK" is converted into an equivalent circuit using register "I2S_ASSESS:i2s|rAUDIO_WCLK~_emulated" and latch "I2S_ASSESS:i2s|rAUDIO_WCLK~1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 30
    Warning (13310): Register "I2S_ASSESS:i2s|rAUDIO_BCLK" is converted into an equivalent circuit using register "I2S_ASSESS:i2s|rAUDIO_BCLK~_emulated" and latch "I2S_ASSESS:i2s|rAUDIO_BCLK~1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 31
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDIO_GPIO_MFP5~synth" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 35
    Warning (13010): Node "AUDIO_RESET_n~synth" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 38
    Warning (13010): Node "AUDIO_SDA_MOSI~synth" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 41
    Warning (13010): Node "DAC_DATA~synth" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 46
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 29
    Warning (13410): Pin "AUDIO_SPI_SELECT" is stuck at VCC File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 42
    Warning (13410): Pin "MTL2_B[4]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 51
    Warning (13410): Pin "MTL2_B[7]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 51
    Warning (13410): Pin "MTL2_I2C_SCL" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 56
    Warning (13410): Pin "GPIO[1]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
    Warning (13410): Pin "GPIO[2]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
    Warning (13410): Pin "GPIO[3]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
Warning (14632): Output pin "GPIO[0]" driven by bidirectional pin "AUDIO_WCLK" cannot be tri-stated File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 71
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pulse_width_modulation_gen:pwm1|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~8" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_qhe.tdf Line: 152
Info (144001): Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "AUDIO_PLL:pll|altpll:altpll_component|AUDIO_PLL_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v Line: 44
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 12
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[4]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 22
    Warning (15610): No output dependent on input pin "AUDIO_DOUT_MFP2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 34
    Warning (15610): No output dependent on input pin "AUDIO_MISO_MFP4" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 37
    Warning (15610): No output dependent on input pin "MTL2_INT" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 58
Info (21057): Implemented 2620 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 69 output pins
    Info (21060): Implemented 7 bidirectional pins
    Info (21061): Implemented 2447 logic cells
    Info (21064): Implemented 66 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 753 megabytes
    Info: Processing ended: Mon Jun 05 21:25:56 2017
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg.


