
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002372    0.022075    0.162423    0.306474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022075    0.000006    0.306481 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009532    0.057853    0.376522    0.683002 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057853    0.000027    0.683029 ^ fanout73/A (sg13g2_buf_8)
     7    0.039244    0.033347    0.089956    0.772985 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.033347    0.000052    0.773037 ^ _128_/A (sg13g2_inv_2)
     5    0.017944    0.034861    0.042591    0.815628 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034861    0.000055    0.815683 v _293_/D (sg13g2_dfrbpq_1)
                                              0.815683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394052   clock uncertainty
                                  0.000000    0.394052   clock reconvergence pessimism
                                 -0.038470    0.355582   library hold time
                                              0.355582   data required time
---------------------------------------------------------------------------------------------
                                              0.355582   data required time
                                             -0.815683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.460101   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002372    0.022075    0.162423    0.306474 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022075    0.000006    0.306481 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009532    0.057853    0.376522    0.683002 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057853    0.000027    0.683029 ^ fanout73/A (sg13g2_buf_8)
     7    0.039244    0.033347    0.089956    0.772985 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.033347    0.000028    0.773013 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001820    0.027835    0.057418    0.830431 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027835    0.000002    0.830434 v _294_/D (sg13g2_dfrbpq_1)
                                              0.830434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.036244    0.357784   library hold time
                                              0.357784   data required time
---------------------------------------------------------------------------------------------
                                              0.357784   data required time
                                             -0.830434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472650   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001882    0.020543    0.160995    0.305022 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020543    0.000002    0.305024 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011881    0.066957    0.383895    0.688919 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.066957    0.000025    0.688944 ^ fanout52/A (sg13g2_buf_8)
     8    0.039809    0.033972    0.094605    0.783549 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.033972    0.000135    0.783684 ^ _195_/B (sg13g2_xor2_1)
     2    0.008651    0.043930    0.078167    0.861851 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043930    0.000010    0.861861 v _196_/B (sg13g2_xor2_1)
     1    0.001962    0.025079    0.052843    0.914704 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025079    0.000003    0.914708 v _295_/D (sg13g2_dfrbpq_2)
                                              0.914708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393330   clock uncertainty
                                  0.000000    0.393330   clock reconvergence pessimism
                                 -0.035566    0.357764   library hold time
                                              0.357764   data required time
---------------------------------------------------------------------------------------------
                                              0.357764   data required time
                                             -0.914708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556944   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001882    0.020543    0.160995    0.305022 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020543    0.000002    0.305024 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011881    0.066957    0.383895    0.688919 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.066957    0.000025    0.688944 ^ fanout52/A (sg13g2_buf_8)
     8    0.039809    0.033972    0.094605    0.783549 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.033972    0.000142    0.783691 ^ _199_/B (sg13g2_xnor2_1)
     2    0.008873    0.065062    0.081051    0.864742 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065062    0.000007    0.864749 v _200_/B (sg13g2_xor2_1)
     1    0.001625    0.023926    0.059401    0.924150 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023926    0.000001    0.924151 v _296_/D (sg13g2_dfrbpq_1)
                                              0.924151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393327   clock uncertainty
                                  0.000000    0.393327   clock reconvergence pessimism
                                 -0.035168    0.358159   library hold time
                                              0.358159   data required time
---------------------------------------------------------------------------------------------
                                              0.358159   data required time
                                             -0.924151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565992   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.005631    0.033710    0.171534    0.314862 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.033710    0.000016    0.314878 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008859    0.057333    0.380254    0.695131 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.057333    0.000005    0.695136 ^ fanout66/A (sg13g2_buf_8)
     8    0.038176    0.032840    0.089226    0.784362 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.032841    0.000194    0.784556 ^ _198_/A (sg13g2_nand2_1)
     1    0.003354    0.034341    0.044544    0.829100 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.034341    0.000003    0.829103 v _203_/B1 (sg13g2_o21ai_1)
     2    0.009313    0.058727    0.061298    0.890401 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.058727    0.000023    0.890424 ^ _204_/B (sg13g2_xor2_1)
     1    0.002362    0.025892    0.060330    0.950754 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025892    0.000007    0.950760 v _297_/D (sg13g2_dfrbpq_2)
                                              0.950760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393331   clock uncertainty
                                  0.000000    0.393331   clock reconvergence pessimism
                                 -0.035827    0.357503   library hold time
                                              0.357503   data required time
---------------------------------------------------------------------------------------------
                                              0.357503   data required time
                                             -0.950760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593257   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158651    0.302677 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017151    0.000002    0.302680 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011537    0.062253    0.394863    0.697543 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.062253    0.000000    0.697544 v fanout53/A (sg13g2_buf_1)
     5    0.022137    0.076873    0.123866    0.821410 v fanout53/X (sg13g2_buf_1)
                                                         net53 (net)
                      0.076873    0.000029    0.821439 v _206_/B (sg13g2_xnor2_1)
     2    0.009650    0.070279    0.100904    0.922343 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070279    0.000008    0.922351 v _208_/A (sg13g2_xor2_1)
     1    0.003411    0.028831    0.074287    0.996638 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.028831    0.000018    0.996656 v _298_/D (sg13g2_dfrbpq_2)
                                              0.996656   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394023   clock uncertainty
                                  0.000000    0.394023   clock reconvergence pessimism
                                 -0.036610    0.357413   library hold time
                                              0.357413   data required time
---------------------------------------------------------------------------------------------
                                              0.357413   data required time
                                             -0.996656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639243   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027137    0.000401    0.400373 v fanout56/A (sg13g2_buf_2)
     6    0.024718    0.049590    0.096861    0.497234 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049590    0.000067    0.497301 v _210_/B (sg13g2_xnor2_1)
     1    0.005683    0.048637    0.072793    0.570094 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048637    0.000012    0.570106 v _211_/B (sg13g2_xnor2_1)
     1    0.002072    0.028612    0.056417    0.626522 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.028612    0.000004    0.626526 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002115    0.034509    0.368357    0.994883 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.034509    0.000004    0.994887 v _299_/D (sg13g2_dfrbpq_1)
                                              0.994887   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393353   clock uncertainty
                                  0.000000    0.393353   clock reconvergence pessimism
                                 -0.038522    0.354831   library hold time
                                              0.354831   data required time
---------------------------------------------------------------------------------------------
                                              0.354831   data required time
                                             -0.994887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.640056   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000014    0.457978 v _144_/A (sg13g2_nand2_1)
     2    0.007376    0.041608    0.047386    0.505364 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041608    0.000026    0.505390 ^ _212_/B (sg13g2_nor2_1)
     2    0.007839    0.034522    0.046239    0.551629 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.034522    0.000029    0.551658 v _213_/C (sg13g2_nand3_1)
     2    0.010854    0.056689    0.067146    0.618803 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.056689    0.000042    0.618845 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001915    0.028742    0.058433    0.677278 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028742    0.000003    0.677281 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002146    0.034595    0.368535    1.045816 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034595    0.000005    1.045820 v _300_/D (sg13g2_dfrbpq_2)
                                              1.045820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394036   clock uncertainty
                                  0.000000    0.394036   clock reconvergence pessimism
                                 -0.038465    0.355571   library hold time
                                              0.355571   data required time
---------------------------------------------------------------------------------------------
                                              0.355571   data required time
                                             -1.045820   data arrival time
---------------------------------------------------------------------------------------------
                                              0.690250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027137    0.000401    0.400373 v fanout56/A (sg13g2_buf_2)
     6    0.024718    0.049590    0.096861    0.497234 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049590    0.000086    0.497320 v _182_/B (sg13g2_nand2_1)
     1    0.004509    0.034184    0.047781    0.545101 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.034184    0.000020    0.545121 ^ _217_/A (sg13g2_nor3_1)
     1    0.004906    0.030830    0.043456    0.588577 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030830    0.000025    0.588603 v _218_/A2 (sg13g2_o21ai_1)
     1    0.002749    0.042922    0.075498    0.664101 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.042922    0.000010    0.664111 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003017    0.035138    0.364733    1.028844 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.035138    0.000001    1.028845 ^ _219_/A (sg13g2_inv_1)
     1    0.001987    0.016069    0.026625    1.055471 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016069    0.000004    1.055474 v _301_/D (sg13g2_dfrbpq_1)
                                              1.055474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.032514    0.361512   library hold time
                                              0.361512   data required time
---------------------------------------------------------------------------------------------
                                              0.361512   data required time
                                             -1.055474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.693962   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000021    5.083595 v _290_/A (sg13g2_inv_1)
     1    0.005652    0.036479    0.042666    5.126260 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.036479    0.000011    5.126271 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126271   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393353   clock uncertainty
                                  0.000000    0.393353   clock reconvergence pessimism
                                 -0.105153    0.288200   library removal time
                                              0.288200   data required time
---------------------------------------------------------------------------------------------
                                              0.288200   data required time
                                             -5.126271   data arrival time
---------------------------------------------------------------------------------------------
                                              4.838071   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000240    5.171080 v _289_/A (sg13g2_inv_1)
     1    0.005422    0.031782    0.035966    5.207046 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031782    0.000006    5.207052 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394023   clock uncertainty
                                  0.000000    0.394023   clock reconvergence pessimism
                                 -0.103582    0.290441   library removal time
                                              0.290441   data required time
---------------------------------------------------------------------------------------------
                                              0.290441   data required time
                                             -5.207052   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916610   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000020    5.170859 v _288_/A (sg13g2_inv_1)
     1    0.005422    0.031781    0.035965    5.206824 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031781    0.000006    5.206830 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393331   clock uncertainty
                                  0.000000    0.393331   clock reconvergence pessimism
                                 -0.103680    0.289651   library removal time
                                              0.289651   data required time
---------------------------------------------------------------------------------------------
                                              0.289651   data required time
                                             -5.206830   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917179   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000047    5.170887 v _286_/A (sg13g2_inv_1)
     1    0.005422    0.031781    0.035965    5.206851 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031781    0.000006    5.206857 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.393330   clock uncertainty
                                  0.000000    0.393330   clock reconvergence pessimism
                                 -0.103680    0.289650   library removal time
                                              0.289650   data required time
---------------------------------------------------------------------------------------------
                                              0.289650   data required time
                                             -5.206857   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917208   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027428    0.000046    5.170885 v _287_/A (sg13g2_inv_1)
     1    0.005501    0.032088    0.036200    5.207086 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032088    0.000008    5.207093 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.207093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000012    0.143327 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.393327   clock uncertainty
                                  0.000000    0.393327   clock reconvergence pessimism
                                 -0.103838    0.289489   library removal time
                                              0.289489   data required time
---------------------------------------------------------------------------------------------
                                              0.289489   data required time
                                             -5.207093   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917604   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000279    5.171118 v _291_/A (sg13g2_inv_1)
     1    0.005708    0.032896    0.036820    5.207939 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032896    0.000011    5.207950 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394036   clock uncertainty
                                  0.000000    0.394036   clock reconvergence pessimism
                                 -0.103910    0.290126   library removal time
                                              0.290126   data required time
---------------------------------------------------------------------------------------------
                                              0.290126   data required time
                                             -5.207950   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917824   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027434    0.000322    5.171161 v _285_/A (sg13g2_inv_1)
     1    0.005865    0.032329    0.037282    5.208443 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032329    0.000015    5.208458 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208458   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000023    0.144027 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.103811    0.290216   library removal time
                                              0.290216   data required time
---------------------------------------------------------------------------------------------
                                              0.290216   data required time
                                             -5.208458   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918242   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027434    0.000308    5.171148 v _129_/A (sg13g2_inv_1)
     1    0.006044    0.033012    0.037816    5.208963 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.033012    0.000020    5.208983 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000047    0.144052 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394052   clock uncertainty
                                  0.000000    0.394052   clock reconvergence pessimism
                                 -0.104015    0.290036   library removal time
                                              0.290036   data required time
---------------------------------------------------------------------------------------------
                                              0.290036   data required time
                                             -5.208983   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918946   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004189    0.018038    0.002914    5.002914 v rst (in)
                                                         rst (net)
                      0.018038    0.000000    5.002914 v input1/A (sg13g2_buf_1)
     2    0.012456    0.046900    0.080659    5.083574 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046900    0.000043    5.083617 v fanout74/A (sg13g2_buf_8)
     8    0.031371    0.027428    0.087223    5.170839 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027433    0.000220    5.171060 v _292_/A (sg13g2_inv_1)
     1    0.006220    0.033682    0.038340    5.209399 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033682    0.000023    5.209423 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.209423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000022    0.144027 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394027   clock uncertainty
                                  0.000000    0.394027   clock reconvergence pessimism
                                 -0.104216    0.289811   library removal time
                                              0.289811   data required time
---------------------------------------------------------------------------------------------
                                              0.289811   data required time
                                             -5.209423   data arrival time
---------------------------------------------------------------------------------------------
                                              4.919612   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010923    0.030279    0.182411    0.326447 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.030279    0.000058    0.326506 v output2/A (sg13g2_buf_1)
     1    0.008140    0.034356    0.075243    0.401749 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.034356    0.000054    0.401803 v sign (out)
                                              0.401803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.401803   data arrival time
---------------------------------------------------------------------------------------------
                                              5.151803   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000031    0.144036 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011048    0.036513    0.185325    0.329361 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.036513    0.000008    0.329369 ^ _127_/A (sg13g2_inv_1)
     1    0.003809    0.021122    0.031726    0.361094 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.021122    0.000017    0.361112 v output3/A (sg13g2_buf_1)
     1    0.009050    0.036809    0.073569    0.434680 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.036809    0.000084    0.434764 v signB (out)
                                              0.434764   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.434764   data arrival time
---------------------------------------------------------------------------------------------
                                              5.184764   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027138    0.000509    0.400481 v _175_/A (sg13g2_nand2_1)
     1    0.003556    0.025552    0.032601    0.433082 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.025552    0.000014    0.433096 ^ output22/A (sg13g2_buf_1)
     1    0.007688    0.040156    0.072254    0.505350 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.040156    0.000041    0.505391 ^ sine_out[26] (out)
                                              0.505391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.505391   data arrival time
---------------------------------------------------------------------------------------------
                                              5.255391   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000342    0.406278 ^ _167_/A (sg13g2_nor2_1)
     1    0.003993    0.024834    0.036070    0.442348 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.024834    0.000021    0.442369 v output19/A (sg13g2_buf_1)
     1    0.006602    0.029762    0.069143    0.511512 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.029762    0.000014    0.511526 v sine_out[23] (out)
                                              0.511526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.511526   data arrival time
---------------------------------------------------------------------------------------------
                                              5.261526   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000388    0.406323 ^ _160_/A (sg13g2_nor2_1)
     1    0.004233    0.024739    0.036652    0.442975 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.024739    0.000025    0.442999 v output14/A (sg13g2_buf_1)
     1    0.006850    0.030472    0.069713    0.512712 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.030472    0.000020    0.512733 v sine_out[19] (out)
                                              0.512733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.512733   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262733   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000371    0.405030 ^ _275_/A (sg13g2_nor2_1)
     1    0.004450    0.024744    0.036398    0.441428 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.024744    0.000028    0.441456 v output30/A (sg13g2_buf_1)
     1    0.010438    0.041016    0.078514    0.519970 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.041016    0.000136    0.520107 v sine_out[3] (out)
                                              0.520107   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.520107   data arrival time
---------------------------------------------------------------------------------------------
                                              5.270107   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029480    0.000474    0.406410 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004150    0.040150    0.051169    0.457579 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.040150    0.000023    0.457602 v output15/A (sg13g2_buf_1)
     1    0.006767    0.030653    0.076061    0.533663 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.030653    0.000018    0.533681 v sine_out[1] (out)
                                              0.533681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.533681   data arrival time
---------------------------------------------------------------------------------------------
                                              5.283682   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000311    0.404971 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.004619    0.029459    0.058323    0.463293 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.029459    0.000030    0.463323 v output11/A (sg13g2_buf_1)
     1    0.008477    0.035321    0.075721    0.539044 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.035321    0.000064    0.539108 v sine_out[16] (out)
                                              0.539108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.539108   data arrival time
---------------------------------------------------------------------------------------------
                                              5.289108   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032686    0.000593    0.410624 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003437    0.040833    0.061694    0.472318 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.040833    0.000012    0.472330 v output28/A (sg13g2_buf_1)
     1    0.008078    0.034440    0.079588    0.551918 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.034440    0.000053    0.551971 v sine_out[31] (out)
                                              0.551971   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.551971   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301970   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027416    0.000239    0.404898 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004879    0.039100    0.070578    0.475476 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.039100    0.000034    0.475510 v output12/A (sg13g2_buf_1)
     1    0.008063    0.034352    0.078812    0.554322 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.034352    0.000052    0.554375 v sine_out[17] (out)
                                              0.554375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.554375   data arrival time
---------------------------------------------------------------------------------------------
                                              5.304375   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000445    0.406381 ^ _255_/A (sg13g2_nor4_1)
     1    0.003593    0.032256    0.040834    0.447215 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032256    0.000008    0.447223 v _256_/B2 (sg13g2_a22oi_1)
     1    0.003784    0.056935    0.060912    0.508135 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056935    0.000017    0.508152 ^ output4/A (sg13g2_buf_1)
     1    0.007084    0.038790    0.083947    0.592099 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.038790    0.000026    0.592125 ^ sine_out[0] (out)
                                              0.592125   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.592125   data arrival time
---------------------------------------------------------------------------------------------
                                              5.342125   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000284    0.404943 ^ _168_/A (sg13g2_nor2_1)
     2    0.007514    0.034070    0.043760    0.448703 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.034070    0.000020    0.448723 v _171_/B (sg13g2_nand2_1)
     1    0.003448    0.030465    0.038933    0.487656 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030465    0.000004    0.487661 ^ _172_/B (sg13g2_nand2_1)
     1    0.003652    0.032976    0.050049    0.537710 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032976    0.000016    0.537725 v output21/A (sg13g2_buf_1)
     1    0.008176    0.034528    0.076481    0.614206 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.034528    0.000056    0.614262 v sine_out[25] (out)
                                              0.614262   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.614262   data arrival time
---------------------------------------------------------------------------------------------
                                              5.364262   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000284    0.404943 ^ _168_/A (sg13g2_nor2_1)
     2    0.007514    0.034070    0.043760    0.448703 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.034070    0.000004    0.448707 v _169_/B (sg13g2_nand2_1)
     1    0.004399    0.030650    0.041783    0.490490 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030650    0.000018    0.490508 ^ _170_/B (sg13g2_nand2_1)
     1    0.004369    0.036645    0.053145    0.543653 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036645    0.000026    0.543679 v output20/A (sg13g2_buf_1)
     1    0.007069    0.031421    0.075316    0.618995 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.031421    0.000026    0.619021 v sine_out[24] (out)
                                              0.619021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.619021   data arrival time
---------------------------------------------------------------------------------------------
                                              5.369021   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000401    0.406337 ^ fanout56/A (sg13g2_buf_2)
     6    0.025523    0.061512    0.098838    0.505175 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061512    0.000173    0.505349 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004662    0.029361    0.044222    0.549570 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029361    0.000031    0.549602 v output13/A (sg13g2_buf_1)
     1    0.006678    0.030105    0.071255    0.620857 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030105    0.000016    0.620873 v sine_out[18] (out)
                                              0.620873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.620873   data arrival time
---------------------------------------------------------------------------------------------
                                              5.370873   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404861 v _181_/A (sg13g2_and2_1)
     4    0.013932    0.052396    0.091842    0.496704 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052396    0.000025    0.496728 v _189_/B1 (sg13g2_o21ai_1)
     1    0.004371    0.038116    0.049472    0.546201 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.038116    0.000025    0.546225 ^ output29/A (sg13g2_buf_1)
     1    0.008208    0.042533    0.079165    0.625390 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.042533    0.000057    0.625447 ^ sine_out[32] (out)
                                              0.625447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.625447   data arrival time
---------------------------------------------------------------------------------------------
                                              5.375447   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000014    0.457978 v _144_/A (sg13g2_nand2_1)
     2    0.007376    0.041608    0.047386    0.505364 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041608    0.000026    0.505390 ^ _212_/B (sg13g2_nor2_1)
     2    0.007839    0.034522    0.046239    0.551629 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.034522    0.000033    0.551662 v output26/A (sg13g2_buf_1)
     1    0.007258    0.031906    0.074877    0.626539 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.031906    0.000031    0.626570 v sine_out[2] (out)
                                              0.626570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.626570   data arrival time
---------------------------------------------------------------------------------------------
                                              5.376570   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404861 v _181_/A (sg13g2_and2_1)
     4    0.013932    0.052396    0.091842    0.496704 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052396    0.000021    0.496725 v _186_/B1 (sg13g2_a21oi_1)
     1    0.003825    0.043206    0.051830    0.548555 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.043206    0.000017    0.548572 ^ output27/A (sg13g2_buf_1)
     1    0.008295    0.043013    0.081603    0.630174 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.043013    0.000059    0.630234 ^ sine_out[30] (out)
                                              0.630234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.630234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.380234   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174547    0.317900 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036198    0.000005    0.317905 v fanout57/A (sg13g2_buf_8)
     8    0.031524    0.027131    0.082067    0.399972 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027137    0.000401    0.400373 v fanout56/A (sg13g2_buf_2)
     6    0.024718    0.049590    0.096861    0.497234 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.049590    0.000159    0.497393 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004986    0.040153    0.050851    0.548244 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040153    0.000035    0.548279 ^ output23/A (sg13g2_buf_1)
     1    0.008964    0.045515    0.082247    0.630526 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.045515    0.000081    0.630607 ^ sine_out[27] (out)
                                              0.630607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.630607   data arrival time
---------------------------------------------------------------------------------------------
                                              5.380607   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404861 v _181_/A (sg13g2_and2_1)
     4    0.013932    0.052396    0.091842    0.496704 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052396    0.000016    0.496719 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003869    0.043439    0.052036    0.548755 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.043439    0.000017    0.548772 ^ output25/A (sg13g2_buf_1)
     1    0.008381    0.043354    0.081956    0.630728 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.043354    0.000062    0.630790 ^ sine_out[29] (out)
                                              0.630790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.630790   data arrival time
---------------------------------------------------------------------------------------------
                                              5.380791   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018599    0.050180    0.196759    0.340090 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050180    0.000046    0.340136 ^ fanout65/A (sg13g2_buf_8)
     6    0.030361    0.029097    0.082633    0.422770 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029098    0.000389    0.423158 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004230    0.021836    0.057324    0.480482 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021836    0.000018    0.480500 v _179_/B (sg13g2_nand2_1)
     2    0.007246    0.041559    0.045523    0.526024 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041559    0.000019    0.526043 ^ _281_/B (sg13g2_nor2_1)
     1    0.003742    0.023095    0.035424    0.561466 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.023095    0.000017    0.561483 v output35/A (sg13g2_buf_1)
     1    0.008121    0.034121    0.072134    0.633617 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034121    0.000054    0.633671 v sine_out[8] (out)
                                              0.633671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.633671   data arrival time
---------------------------------------------------------------------------------------------
                                              5.383671   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404862 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041876    0.083581    0.488443 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041876    0.000034    0.488477 v _162_/A1 (sg13g2_a21oi_1)
     1    0.002892    0.038580    0.065891    0.554368 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038580    0.000006    0.554374 ^ output16/A (sg13g2_buf_1)
     1    0.008381    0.043216    0.079870    0.634244 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.043216    0.000062    0.634306 ^ sine_out[20] (out)
                                              0.634306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.634306   data arrival time
---------------------------------------------------------------------------------------------
                                              5.384306   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000014    0.457978 v _144_/A (sg13g2_nand2_1)
     2    0.007376    0.041608    0.047386    0.505364 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041608    0.000029    0.505393 ^ _145_/B (sg13g2_nand2_1)
     1    0.004094    0.036454    0.055680    0.561073 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036454    0.000021    0.561095 v output9/A (sg13g2_buf_1)
     1    0.008153    0.034549    0.077907    0.639002 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.034549    0.000055    0.639057 v sine_out[14] (out)
                                              0.639057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639057   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389057   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404862 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041876    0.083581    0.488443 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041876    0.000022    0.488465 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003680    0.041998    0.070596    0.559060 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.041998    0.000015    0.559075 ^ output17/A (sg13g2_buf_1)
     1    0.008468    0.043648    0.081591    0.640666 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.043648    0.000065    0.640731 ^ sine_out[21] (out)
                                              0.640731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.640731   data arrival time
---------------------------------------------------------------------------------------------
                                              5.390731   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010907    0.030259    0.182390    0.326413 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030259    0.000031    0.326444 v fanout58/A (sg13g2_buf_8)
     8    0.028086    0.025813    0.078059    0.404503 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025817    0.000359    0.404862 v _150_/A (sg13g2_and2_1)
     3    0.010637    0.041876    0.083581    0.488443 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041876    0.000026    0.488469 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004027    0.043854    0.072668    0.561137 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.043854    0.000020    0.561157 ^ output18/A (sg13g2_buf_1)
     1    0.007988    0.041850    0.080983    0.642140 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.041850    0.000051    0.642191 ^ sine_out[22] (out)
                                              0.642191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.642191   data arrival time
---------------------------------------------------------------------------------------------
                                              5.392191   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000083    0.522298 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003152    0.030762    0.048298    0.570596 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.030762    0.000009    0.570606 v output8/A (sg13g2_buf_1)
     1    0.006904    0.030789    0.072406    0.643012 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.030789    0.000022    0.643034 v sine_out[13] (out)
                                              0.643034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643034   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393034   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000029    0.522244 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.002914    0.030165    0.047508    0.569752 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.030165    0.000006    0.569758 v output36/A (sg13g2_buf_1)
     1    0.007766    0.033262    0.074271    0.644029 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.033262    0.000046    0.644076 v sine_out[9] (out)
                                              0.644076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644076   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394075   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000064    0.522278 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.002805    0.030358    0.047145    0.569423 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.030358    0.000005    0.569429 v output6/A (sg13g2_buf_1)
     1    0.008121    0.034304    0.075229    0.644657 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.034304    0.000057    0.644714 v sine_out[11] (out)
                                              0.644714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.644714   data arrival time
---------------------------------------------------------------------------------------------
                                              5.394714   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000080    0.522295 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003968    0.032809    0.051013    0.573308 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032809    0.000020    0.573327 v output5/A (sg13g2_buf_1)
     1    0.008488    0.035436    0.077176    0.650503 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.035436    0.000067    0.650570 v sine_out[10] (out)
                                              0.650570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.650570   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400570   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000016    0.143331 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018599    0.050180    0.196759    0.340090 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050180    0.000046    0.340136 ^ fanout65/A (sg13g2_buf_8)
     6    0.030361    0.029097    0.082633    0.422770 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029098    0.000389    0.423158 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004230    0.021836    0.057324    0.480482 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021836    0.000018    0.480500 v _179_/B (sg13g2_nand2_1)
     2    0.007246    0.041559    0.045523    0.526024 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041559    0.000008    0.526032 ^ _180_/B (sg13g2_nand2_1)
     1    0.002889    0.031296    0.050468    0.576500 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.031296    0.000006    0.576506 v output24/A (sg13g2_buf_1)
     1    0.007861    0.033569    0.074990    0.651496 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.033569    0.000046    0.651542 v sine_out[28] (out)
                                              0.651542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.651542   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401543   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011955    0.038091    0.186361    0.329691 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038091    0.000051    0.329742 ^ fanout68/A (sg13g2_buf_8)
     8    0.039713    0.032651    0.080289    0.410031 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.032685    0.000585    0.410616 ^ _140_/B (sg13g2_nor2_2)
     5    0.018160    0.037051    0.047348    0.457964 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037051    0.000006    0.457969 v _152_/B (sg13g2_nor2_2)
     4    0.015736    0.079856    0.082870    0.540839 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079856    0.000078    0.540917 ^ _277_/B (sg13g2_nor2_1)
     1    0.003156    0.024929    0.045489    0.586406 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.024929    0.000009    0.586415 v output32/A (sg13g2_buf_1)
     1    0.006994    0.030893    0.070148    0.656563 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.030893    0.000024    0.656587 v sine_out[5] (out)
                                              0.656587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.656587   data arrival time
---------------------------------------------------------------------------------------------
                                              5.406587   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000061    0.078462 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019253    0.022989    0.065543    0.144005 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022989    0.000019    0.144023 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011156    0.036699    0.185494    0.329517 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036699    0.000032    0.329549 ^ fanout58/A (sg13g2_buf_8)
     8    0.027914    0.027412    0.075110    0.404659 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.027417    0.000367    0.405027 ^ _131_/A (sg13g2_or2_1)
     6    0.020221    0.089510    0.117188    0.522215 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089510    0.000021    0.522236 ^ _149_/A (sg13g2_nand2_1)
     1    0.004210    0.036909    0.066758    0.588994 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.036909    0.000023    0.589017 v output10/A (sg13g2_buf_1)
     1    0.008129    0.034490    0.078040    0.667057 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.034490    0.000057    0.667114 v sine_out[15] (out)
                                              0.667114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667114   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417114   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000401    0.406337 ^ fanout56/A (sg13g2_buf_2)
     6    0.025523    0.061512    0.098838    0.505175 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061512    0.000190    0.505365 ^ _130_/B (sg13g2_nor2_1)
     2    0.011145    0.048176    0.063235    0.568600 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048176    0.000040    0.568639 v _284_/A (sg13g2_and2_1)
     1    0.003890    0.023394    0.076382    0.645021 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.023394    0.000019    0.645040 v output7/A (sg13g2_buf_1)
     1    0.006769    0.030202    0.068941    0.713982 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.030202    0.000019    0.714000 v sine_out[12] (out)
                                              0.714000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.714000   data arrival time
---------------------------------------------------------------------------------------------
                                              5.464001   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011706    0.031328    0.183092    0.326422 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031328    0.000050    0.326472 v fanout68/A (sg13g2_buf_8)
     8    0.037950    0.029076    0.081937    0.408409 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029079    0.000488    0.408897 v _146_/B1 (sg13g2_o21ai_1)
     4    0.017791    0.096088    0.089527    0.498423 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.096088    0.000092    0.498515 ^ _185_/B (sg13g2_nor2_2)
     5    0.021449    0.044297    0.082513    0.581028 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.044297    0.000088    0.581116 v _278_/B (sg13g2_nor2_1)
     1    0.003208    0.048863    0.056438    0.637555 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.048863    0.000009    0.637564 ^ output33/A (sg13g2_buf_1)
     1    0.006994    0.038200    0.080224    0.717788 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.038200    0.000024    0.717812 ^ sine_out[6] (out)
                                              0.717812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.717812   data arrival time
---------------------------------------------------------------------------------------------
                                              5.467812   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000015    0.143330 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011706    0.031328    0.183092    0.326422 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031328    0.000050    0.326472 v fanout68/A (sg13g2_buf_8)
     8    0.037950    0.029076    0.081937    0.408409 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029078    0.000460    0.408869 v _132_/B (sg13g2_nand2_2)
     4    0.017670    0.045396    0.052693    0.461562 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.045396    0.000015    0.461577 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.014311    0.092749    0.105740    0.567316 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.092749    0.000075    0.567392 v _276_/B (sg13g2_nor2_1)
     1    0.003576    0.050287    0.073772    0.641164 ^ _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.050287    0.000013    0.641177 ^ output31/A (sg13g2_buf_1)
     1    0.008251    0.043047    0.084515    0.725692 ^ output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.043047    0.000058    0.725750 ^ sine_out[4] (out)
                                              0.725750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.725750   data arrival time
---------------------------------------------------------------------------------------------
                                              5.475750   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012233    0.028486    0.010057    0.010057 ^ clk (in)
                                                         clk (net)
                      0.028486    0.000000    0.010057 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020634    0.023823    0.068344    0.078400 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023823    0.000056    0.078457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017500    0.022206    0.064858    0.143315 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022206    0.000038    0.143353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.180930    0.324282 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.047297    0.000005    0.324287 ^ fanout57/A (sg13g2_buf_8)
     8    0.031544    0.029477    0.081648    0.405936 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029479    0.000401    0.406337 ^ fanout56/A (sg13g2_buf_2)
     6    0.025523    0.061512    0.098838    0.505175 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061512    0.000190    0.505365 ^ _130_/B (sg13g2_nor2_1)
     2    0.011145    0.048176    0.063235    0.568600 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048176    0.000060    0.568660 v _136_/B (sg13g2_nand2b_2)
     4    0.013877    0.041521    0.048423    0.617083 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041521    0.000052    0.617134 ^ _279_/A (sg13g2_nor2_1)
     1    0.003149    0.024912    0.038385    0.655520 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.024912    0.000009    0.655529 v output34/A (sg13g2_buf_1)
     1    0.007837    0.033336    0.072211    0.727740 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.033336    0.000046    0.727786 v sine_out[7] (out)
                                              0.727786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.727786   data arrival time
---------------------------------------------------------------------------------------------
                                              5.477786   slack (MET)



