<stg><name>master_fix</name>


<trans_list>

<trans id="407" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="3" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
<literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="1"/>
</and_exp><and_exp><literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="17" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="20" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="24" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="25" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="27" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="32" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="33" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="34" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="38" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="41" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="67" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32">
<![CDATA[
arrayctor.loop67:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:1 %m_3_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_10_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:2 %m_3_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_7_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:3 %m_2_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_2_03_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:4 %m_3_04_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_04_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:10 %conv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:11 %max1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max1_V_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:12 %conv2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:13 %max2_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max2_V_0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:14 %den1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="den1_V_0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="35" op_3_bw="19" op_4_bw="19" op_5_bw="20" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="19" op_14_bw="19" op_15_bw="22">
<![CDATA[
arrayctor.loop67:15 %call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop67:16 %store_ln422 = store i4 0, i4 %d

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop67:5 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop67:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop67:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop67:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop67:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="35" op_3_bw="19" op_4_bw="19" op_5_bw="20" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="19" op_14_bw="19" op_15_bw="22">
<![CDATA[
arrayctor.loop67:15 %call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop67:17 %br_ln422 = br void

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %d_4 = load i4 %d

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="4">
<![CDATA[
:1 %zext_ln422 = zext i4 %d_4

]]></Node>
<StgValue><ssdm name="zext_ln422"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="4">
<![CDATA[
:2 %zext_ln422_1 = zext i4 %d_4

]]></Node>
<StgValue><ssdm name="zext_ln422_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln422 = icmp_eq  i4 %d_4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %add_ln422 = add i4 %d_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln422"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln422 = br i1 %icmp_ln422, void %.split27, void %_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:0 %specloopname_ln420 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln420"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.split27:1 %br_ln424 = br void

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32">
<![CDATA[
_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit:0 %d_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="35" op_3_bw="20" op_4_bw="19" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="19" op_10_bw="19" op_11_bw="18" op_12_bw="20" op_13_bw="19" op_14_bw="19" op_15_bw="20" op_16_bw="19" op_17_bw="20" op_18_bw="19" op_19_bw="18" op_20_bw="21" op_21_bw="19" op_22_bw="19" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="19" op_27_bw="20" op_28_bw="21" op_29_bw="19" op_30_bw="18" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="21">
<![CDATA[
_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit:1 %call_ln17 = call void @convolution2_fix, i36 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit:2 %store_ln443 = store i5 0, i5 %d_1

]]></Node>
<StgValue><ssdm name="store_ln443"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 %add_ln424, void, i8 0, void %.split27

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="8">
<![CDATA[
:1 %zext_ln432_1 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln432_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:2 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="10">
<![CDATA[
:3 %zext_ln432_2 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln432_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %sub_ln432 = sub i11 %zext_ln432_2, i11 %zext_ln432_1

]]></Node>
<StgValue><ssdm name="sub_ln432"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="11">
<![CDATA[
:5 %zext_ln424 = zext i11 %sub_ln432

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %icmp_ln424 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln424"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %add_ln424 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln424 = br i1 %icmp_ln424, void %.split25, void %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split25:0 %specloopname_ln420 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln420"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8">
<![CDATA[
.split25:1 %empty_41 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
.split25:2 %i_cast_cast = zext i7 %empty_41

]]></Node>
<StgValue><ssdm name="i_cast_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="7">
<![CDATA[
.split25:3 %i_cast_cast8 = zext i7 %empty_41

]]></Node>
<StgValue><ssdm name="i_cast_cast8"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split25:4 %mul = mul i15 %i_cast_cast8, i15 171

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:5 %add_ln426 = add i8 %i_cast_cast, i8 130

]]></Node>
<StgValue><ssdm name="add_ln426"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split25:6 %icmp_ln426 = icmp_ult  i8 %add_ln426, i8 3

]]></Node>
<StgValue><ssdm name="icmp_ln426"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split25:7 %br_ln426 = br i1 %icmp_ln426, void, void %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln426"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
<literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
<literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
<literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:4 %tmp_13_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
<literal name="icmp_ln426" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %add_ln428 = add i9 %tmp_13_cast, i9 %zext_ln422_1

]]></Node>
<StgValue><ssdm name="add_ln428"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="1"/>
</and_exp><and_exp><literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit.i:0 %store_ln422 = store i4 %add_ln422, i4 %d

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln426" val="1"/>
</and_exp><and_exp><literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %rem_i_urem = urem i7 %empty_41, i7 3

]]></Node>
<StgValue><ssdm name="rem_i_urem"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2">
<![CDATA[
:1 %trunc_ln427 = trunc i2 %rem_i_urem

]]></Node>
<StgValue><ssdm name="trunc_ln427"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln427 = icmp_eq  i2 %trunc_ln427, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln427"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
:6 %zext_ln428 = zext i9 %add_ln428

]]></Node>
<StgValue><ssdm name="zext_ln428"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %max1_V_0_addr = getelementptr i36 %max1_V_0, i64 0, i64 %zext_ln428

]]></Node>
<StgValue><ssdm name="max1_V_0_addr"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln427 = br i1 %icmp_ln427, void %._crit_edge, void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="36" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %store_ln428 = store i36 0, i9 %max1_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln428"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %br_ln429 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="141" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge:0 %max1_V_0_load = load i9 %max1_V_0_addr

]]></Node>
<StgValue><ssdm name="max1_V_0_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="142" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge:0 %max1_V_0_load = load i9 %max1_V_0_addr

]]></Node>
<StgValue><ssdm name="max1_V_0_load"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1 %br_ln430 = br void

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0">
<![CDATA[
:0 %empty_42 = phi i36 %zext_ln430, void %.split23, i36 %max1_V_0_load, void %._crit_edge

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %j = phi i2 %add_ln430, void %.split23, i2 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="2">
<![CDATA[
:2 %zext_ln432_3 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln432_3"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln432 = add i12 %zext_ln424, i12 %zext_ln432_3

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %shl_ln432 = shl i12 %add_ln432, i12 3

]]></Node>
<StgValue><ssdm name="shl_ln432"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln432_1 = add i12 %shl_ln432, i12 %zext_ln422

]]></Node>
<StgValue><ssdm name="add_ln432_1"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln432_4 = zext i12 %add_ln432_1

]]></Node>
<StgValue><ssdm name="zext_ln432_4"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %conv1_addr = getelementptr i35 %conv1, i64 0, i64 %zext_ln432_4

]]></Node>
<StgValue><ssdm name="conv1_addr"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8 %icmp_ln430 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln430"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:10 %add_ln430 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln430"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln430 = br i1 %icmp_ln430, void %.split23, void

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="12">
<![CDATA[
.split23:1 %tmp_10 = load i12 %conv1_addr

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="36" op_1_bw="9">
<![CDATA[
:0 %store_ln433 = store i36 %empty_42, i9 %max1_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:0 %specloopname_ln420 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln420"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="12">
<![CDATA[
.split23:1 %tmp_10 = load i12 %conv1_addr

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="36" op_0_bw="35">
<![CDATA[
.split23:2 %zext_ln432 = zext i35 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln432"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split23:3 %icmp_ln1548_1 = icmp_slt  i36 %empty_42, i36 %zext_ln432

]]></Node>
<StgValue><ssdm name="icmp_ln1548_1"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="35" op_0_bw="36">
<![CDATA[
.split23:4 %trunc_ln430 = trunc i36 %empty_42

]]></Node>
<StgValue><ssdm name="trunc_ln430"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split23:5 %select_ln433 = select i1 %icmp_ln1548_1, i35 %tmp_10, i35 %trunc_ln430

]]></Node>
<StgValue><ssdm name="select_ln433"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="36" op_0_bw="35">
<![CDATA[
.split23:6 %zext_ln430 = zext i35 %select_ln433

]]></Node>
<StgValue><ssdm name="zext_ln430"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.split23:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="167" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="35" op_3_bw="20" op_4_bw="19" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="19" op_10_bw="19" op_11_bw="18" op_12_bw="20" op_13_bw="19" op_14_bw="19" op_15_bw="20" op_16_bw="19" op_17_bw="20" op_18_bw="19" op_19_bw="18" op_20_bw="21" op_21_bw="19" op_22_bw="19" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="19" op_27_bw="20" op_28_bw="21" op_29_bw="19" op_30_bw="18" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="21">
<![CDATA[
_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit:1 %call_ln17 = call void @convolution2_fix, i36 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit:3 %br_ln443 = br void

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %d_5 = load i5 %d_1

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="5">
<![CDATA[
:1 %zext_ln443 = zext i5 %d_5

]]></Node>
<StgValue><ssdm name="zext_ln443"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="5">
<![CDATA[
:2 %zext_ln443_1 = zext i5 %d_5

]]></Node>
<StgValue><ssdm name="zext_ln443_1"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln443 = icmp_eq  i5 %d_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %add_ln443 = add i5 %d_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln443"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln443 = br i1 %icmp_ln443, void %.split21, void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:0 %specloopname_ln441 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln441"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.split21:1 %br_ln445 = br void

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit.preheader:0 %d_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit.preheader:1 %store_ln464 = store i5 0, i5 %d_2

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit.preheader:2 %br_ln464 = br void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i6 %add_ln445, void %._crit_edge15, i6 0, void %.split21

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i12 %next_mul, void %._crit_edge15, i12 0, void %.split21

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %phi_urem = phi i6 %select_ln453, void %._crit_edge15, i6 0, void %.split21

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:3 %tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %add_ln453 = add i10 %tmp_3, i10 %zext_ln443_1

]]></Node>
<StgValue><ssdm name="add_ln453"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
:5 %zext_ln453 = zext i10 %add_ln453

]]></Node>
<StgValue><ssdm name="zext_ln453"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %conv2_0_addr = getelementptr i35 %conv2_0, i64 0, i64 %zext_ln453

]]></Node>
<StgValue><ssdm name="conv2_0_addr"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7 %icmp_ln445 = icmp_eq  i6 %i_1, i6 42

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %add_ln445 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln445"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln445 = br i1 %icmp_ln445, void %.split19, void %.loopexit.i70

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:0 %specloopname_ln441 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln441"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split19:1 %next_mul = add i12 %phi_mul, i12 86

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="6">
<![CDATA[
.split19:2 %trunc_ln448 = trunc i6 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln448"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split19:3 %icmp_ln448 = icmp_eq  i2 %trunc_ln448, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln448"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split19:4 %tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %phi_mul, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split19:5 %tmp_15_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_6, i4 0

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split19:6 %add_ln449 = add i8 %tmp_15_cast, i8 %zext_ln443

]]></Node>
<StgValue><ssdm name="add_ln449"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
.split19:7 %zext_ln449 = zext i8 %add_ln449

]]></Node>
<StgValue><ssdm name="zext_ln449"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split19:8 %max2_V_0_addr = getelementptr i35 %max2_V_0, i64 0, i64 %zext_ln449

]]></Node>
<StgValue><ssdm name="max2_V_0_addr"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split19:9 %br_ln448 = br i1 %icmp_ln448, void %._crit_edge15, void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i56

]]></Node>
<StgValue><ssdm name="br_ln448"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="35" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i56:0 %store_ln449 = store i35 0, i8 %max2_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i56:1 %br_ln450 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge15:0 %add_ln453_1 = add i6 %phi_urem, i6 1

]]></Node>
<StgValue><ssdm name="add_ln453_1"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge15:1 %icmp_ln453 = icmp_ult  i6 %add_ln453_1, i6 3

]]></Node>
<StgValue><ssdm name="icmp_ln453"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge15:2 %select_ln453 = select i1 %icmp_ln453, i6 %add_ln453_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln453"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit.i70:0 %store_ln443 = store i5 %add_ln443, i5 %d_1

]]></Node>
<StgValue><ssdm name="store_ln443"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i70:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="209" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="35" op_0_bw="10">
<![CDATA[
._crit_edge15:3 %tmp = load i10 %conv2_0_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="35" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge15:4 %max2_V_0_load = load i8 %max2_V_0_addr

]]></Node>
<StgValue><ssdm name="max2_V_0_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="211" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="35" op_0_bw="10">
<![CDATA[
._crit_edge15:3 %tmp = load i10 %conv2_0_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="212" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="35" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge15:4 %max2_V_0_load = load i8 %max2_V_0_addr

]]></Node>
<StgValue><ssdm name="max2_V_0_load"/></StgValue>
</operation>

<operation id="213" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge15:5 %icmp_ln1548 = icmp_ult  i35 %max2_V_0_load, i35 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln1548"/></StgValue>
</operation>

<operation id="214" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
._crit_edge15:6 %select_ln454 = select i1 %icmp_ln1548, i35 %tmp, i35 %max2_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln454"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="215" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="35" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge15:7 %store_ln454 = store i35 %select_ln454, i8 %max2_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:0 %d_6 = load i5 %d_2

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="5">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:1 %zext_ln464 = zext i5 %d_6

]]></Node>
<StgValue><ssdm name="zext_ln464"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="5">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:2 %trunc_ln1171 = trunc i5 %d_6

]]></Node>
<StgValue><ssdm name="trunc_ln1171"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:3 %tmp_4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln1171, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:4 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_6, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="6">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:5 %zext_ln1171 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:6 %sub_ln1171 = sub i8 %tmp_4_cast, i8 %zext_ln1171

]]></Node>
<StgValue><ssdm name="sub_ln1171"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:7 %icmp_ln464 = icmp_eq  i5 %d_6, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:8 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:9 %add_ln464 = add i5 %d_6, i5 1

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit:10 %br_ln464 = br i1 %icmp_ln464, void %.split17, void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:1 %thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln464

]]></Node>
<StgValue><ssdm name="thirdBias_f_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:2 %den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln464

]]></Node>
<StgValue><ssdm name="den1_V_0_addr"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="4">
<![CDATA[
.split17:3 %thirdBias_f_V_load = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="thirdBias_f_V_load"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="32">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:0 %d_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="36" op_0_bw="32">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:1 %den2_V_0_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_3"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="36" op_0_bw="32">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:2 %den2_V_0_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_3_1"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="36" op_0_bw="32">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:3 %den2_V_0_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_3_2"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="36" op_0_bw="32">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:4 %den2_V_0_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_V_0_3_3"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:5 %store_ln1171 = store i3 0, i3 %d_3

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader:6 %br_ln1171 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:0 %specloopname_ln462 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln462"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="4">
<![CDATA[
.split17:3 %thirdBias_f_V_load = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="thirdBias_f_V_load"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="36" op_0_bw="21">
<![CDATA[
.split17:4 %sext_ln467 = sext i21 %thirdBias_f_V_load

]]></Node>
<StgValue><ssdm name="sext_ln467"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.split17:5 %br_ln467 = br void

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i4 %add_ln467, void, i4 0, void %.split17

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0">
<![CDATA[
:1 %add_i_i_i_lcssa_lcssa7_i = phi i36 %lhs_2, void, i36 %sext_ln467, void %.split17

]]></Node>
<StgValue><ssdm name="add_i_i_i_lcssa_lcssa7_i"/></StgValue>
</operation>

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="4">
<![CDATA[
:2 %zext_ln1171_1 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln1171 = add i8 %sub_ln1171, i8 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4 %tmp_18_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln1171, i4 0

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:5 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6 %icmp_ln467 = icmp_eq  i4 %i_2, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln467"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8 %add_ln467 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln467"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln467 = br i1 %icmp_ln467, void %.split15, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln462 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln462"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.split15:1 %br_ln471 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="35" op_0_bw="36">
<![CDATA[
_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0 %trunc_ln467 = trunc i36 %add_i_i_i_lcssa_lcssa7_i

]]></Node>
<StgValue><ssdm name="trunc_ln467"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_i_i_i_lcssa_lcssa7_i, i32 35

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2 %select_ln477 = select i1 %tmp_9, i35 0, i35 %trunc_ln467

]]></Node>
<StgValue><ssdm name="select_ln477"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3 %store_ln477 = store i35 %select_ln477, i4 %den1_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:4 %store_ln464 = store i5 %add_ln464, i5 %d_2

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:5 %br_ln0 = br void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %h = phi i5 %add_ln471, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i5 0, void %.split15

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %lhs_2 = phi i36 %add_ln415_1, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i36 %add_i_i_i_lcssa_lcssa7_i, void %.split15

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %zext_ln1171_4 = zext i5 %h

]]></Node>
<StgValue><ssdm name="zext_ln1171_4"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %zext_ln1171_5 = zext i5 %h

]]></Node>
<StgValue><ssdm name="zext_ln1171_5"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %add_ln1171_2 = add i12 %tmp_18_cast, i12 %zext_ln1171_5

]]></Node>
<StgValue><ssdm name="add_ln1171_2"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %zext_ln1171_6 = zext i12 %add_ln1171_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_6"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:6 %firstDense_f_V_addr = getelementptr i21 %firstDense_f_V, i64 0, i64 %zext_ln1171_6

]]></Node>
<StgValue><ssdm name="firstDense_f_V_addr"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:7 %add_ln1169 = add i8 %tmp_8, i8 %zext_ln1171_4

]]></Node>
<StgValue><ssdm name="add_ln1169"/></StgValue>
</operation>

<operation id="268" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:8 %zext_ln1169 = zext i8 %add_ln1169

]]></Node>
<StgValue><ssdm name="zext_ln1169"/></StgValue>
</operation>

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:9 %max2_V_0_addr_1 = getelementptr i35 %max2_V_0, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="max2_V_0_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:10 %icmp_ln471 = icmp_eq  i5 %h, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln471"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:11 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="272" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:12 %add_ln471 = add i5 %h, i5 1

]]></Node>
<StgValue><ssdm name="add_ln471"/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:13 %br_ln471 = br i1 %icmp_ln471, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="35" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %r_V_2 = load i8 %max2_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %firstDense_f_V_load = load i12 %firstDense_f_V_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_load"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln471" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="277" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="35" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %r_V_2 = load i8 %max2_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %firstDense_f_V_load = load i12 %firstDense_f_V_addr

]]></Node>
<StgValue><ssdm name="firstDense_f_V_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="55" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %zext_ln1168_1 = zext i35 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1168_1"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="55" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %sext_ln1171_1 = sext i21 %firstDense_f_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %r_V_4 = mul i55 %sext_ln1171_1, i55 %zext_ln1168_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="282" st_id="31" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %r_V_4 = mul i55 %sext_ln1171_1, i55 %zext_ln1168_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %trunc_ln727_1 = trunc i55 %r_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln727_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %specloopname_ln462 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln462"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %lhs_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_2, i19 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %ret_V = add i55 %lhs_3, i55 %r_V_4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %p_Val2_5 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %r_1 = icmp_ne  i18 %trunc_ln727_1, i18 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %or_ln412_1 = or i1 %p_Result_10, i1 %r_1

]]></Node>
<StgValue><ssdm name="or_ln412_1"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %and_ln412_1 = and i1 %or_ln412_1, i1 %p_Result_11

]]></Node>
<StgValue><ssdm name="and_ln412_1"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="36" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %zext_ln415_1 = zext i1 %and_ln412_1

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:16 %add_ln415_1 = add i36 %p_Val2_5, i36 %zext_ln415_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:17 %br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:0 %d_7 = load i3 %d_3

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="3">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:1 %trunc_ln1171_1 = trunc i3 %d_7

]]></Node>
<StgValue><ssdm name="trunc_ln1171_1"/></StgValue>
</operation>

<operation id="298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:2 %tmp_16_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1171_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:3 %icmp_ln485 = icmp_eq  i3 %d_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln485"/></StgValue>
</operation>

<operation id="300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:4 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:5 %add_ln485 = add i3 %d_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln485"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit:6 %br_ln485 = br i1 %icmp_ln485, void %.split12, void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln483"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="36" op_0_bw="36" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="2">
<![CDATA[
.split12:1 %tmp_2 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68718728804, i36 571519, i36 68718843845, i36 68719379821, i2 %trunc_ln1171_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.split12:2 %br_ln488 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="306" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="307" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="32">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:1 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:2 %den2_V_0_3_load = load i36 %den2_V_0_3

]]></Node>
<StgValue><ssdm name="den2_V_0_3_load"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:3 %den2_V_0_3_1_load = load i36 %den2_V_0_3_1

]]></Node>
<StgValue><ssdm name="den2_V_0_3_1_load"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:4 %den2_V_0_3_2_load = load i36 %den2_V_0_3_2

]]></Node>
<StgValue><ssdm name="den2_V_0_3_2_load"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="36" op_0_bw="36">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:5 %den2_V_0_3_3_load = load i36 %den2_V_0_3_3

]]></Node>
<StgValue><ssdm name="den2_V_0_3_3_load"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:6 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_498_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:11 %store_ln504 = store i3 0, i3 %i_3

]]></Node>
<StgValue><ssdm name="store_ln504"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:12 %store_ln504 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln504"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:0 %i_4 = phi i5 %add_ln488, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, i5 0, void %.split12

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="36" op_0_bw="36" op_1_bw="0" op_2_bw="36" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:1 %den2_V_0_0 = phi i36 %add_ln415, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, i36 %tmp_2, void %.split12

]]></Node>
<StgValue><ssdm name="den2_V_0_0"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:2 %zext_ln736 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln736"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:3 %zext_ln1171_2 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln1171_2"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:4 %add_ln1171_1 = add i6 %tmp_16_cast, i6 %zext_ln1171_2

]]></Node>
<StgValue><ssdm name="add_ln1171_1"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:5 %zext_ln1171_3 = zext i6 %add_ln1171_1

]]></Node>
<StgValue><ssdm name="zext_ln1171_3"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:6 %secondDense_f_V_addr = getelementptr i19 %secondDense_f_V, i64 0, i64 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="secondDense_f_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:7 %icmp_ln488 = icmp_eq  i5 %i_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln488"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:8 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:9 %add_ln488 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln488"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95:10 %br_ln488 = br i1 %icmp_ln488, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, void

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:1 %den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln736

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="35" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:2 %r_V = load i4 %den1_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="19" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:4 %secondDense_f_V_load = load i6 %secondDense_f_V_addr

]]></Node>
<StgValue><ssdm name="secondDense_f_V_load"/></StgValue>
</operation>

<operation id="329" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln736 = switch i2 %trunc_ln1171_1, void %branch7, i2 0, void %.branch4_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln736"/></StgValue>
</operation>

<operation id="330" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch6:0 %store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="331" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln736 = br void %branch4

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="332" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch5:0 %store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_1

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="333" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln736 = br void %branch4

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.branch4_crit_edge:0 %store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="335" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.branch4_crit_edge:1 %br_ln736 = br void %branch4

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="336" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch7:0 %store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_3

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="337" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
<literal name="trunc_ln1171_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln736 = br void %branch4

]]></Node>
<StgValue><ssdm name="br_ln736"/></StgValue>
</operation>

<operation id="338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4:0 %store_ln485 = store i3 %add_ln485, i3 %d_3

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="339" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="340" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="35" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:2 %r_V = load i4 %den1_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="19" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:4 %secondDense_f_V_load = load i6 %secondDense_f_V_addr

]]></Node>
<StgValue><ssdm name="secondDense_f_V_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="54" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:3 %zext_ln1168 = zext i35 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1168"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="54" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:5 %sext_ln1171 = sext i19 %secondDense_f_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:6 %r_V_5 = mul i54 %sext_ln1171, i54 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="345" st_id="37" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:6 %r_V_5 = mul i54 %sext_ln1171, i54 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:13 %trunc_ln727 = trunc i54 %r_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:0 %specloopname_ln483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln483"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:7 %lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %den2_V_0_0, i19 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:8 %sext_ln1245 = sext i54 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:9 %ret_V_2 = add i55 %lhs_1, i55 %sext_ln1245

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:10 %p_Val2_3 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_2, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:11 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_2, i32 19

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:12 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %r_V_5, i32 18

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:14 %r = icmp_ne  i18 %trunc_ln727, i18 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:15 %or_ln412 = or i1 %p_Result_s, i1 %r

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:16 %and_ln412 = and i1 %or_ln412, i1 %p_Result_12

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="36" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:17 %zext_ln415 = zext i1 %and_ln412

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:18 %add_ln415 = add i36 %p_Val2_3, i36 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split:19 %br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="360" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:6 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_498_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="361" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:7 %m_3_04_loc_load = load i64 %m_3_04_loc

]]></Node>
<StgValue><ssdm name="m_3_04_loc_load"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:8 %m_2_03_loc_load = load i64 %m_2_03_loc

]]></Node>
<StgValue><ssdm name="m_2_03_loc_load"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:9 %m_3_7_loc_load = load i64 %m_3_7_loc

]]></Node>
<StgValue><ssdm name="m_3_7_loc_load"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:10 %m_3_10_loc_load = load i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="m_3_10_loc_load"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader:13 %br_ln504 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln504"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="366" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader8:0 %i_5 = load i3 %i_3

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1 %icmp_ln504 = icmp_eq  i3 %i_5, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln504"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2 %empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:3 %add_ln504 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln504"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4 %br_ln504 = br i1 %icmp_ln504, void %.split7, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln504"/></StgValue>
</operation>

<operation id="371" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="3">
<![CDATA[
.split7:2 %trunc_ln506 = trunc i3 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="372" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:3 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln506

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="373" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:6 %store_ln504 = store i3 %add_ln504, i3 %i_3

]]></Node>
<StgValue><ssdm name="store_ln504"/></StgValue>
</operation>

<operation id="374" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="375" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln504" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_509_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="376" st_id="42" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="377" st_id="43" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="378" st_id="44" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="379" st_id="45" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="380" st_id="46" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="381" st_id="47" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="382" st_id="48" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="383" st_id="49" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="384" st_id="50" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="385" st_id="51" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="386" st_id="52" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="387" st_id="53" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="388" st_id="54" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="389" st_id="55" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="390" st_id="56" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="391" st_id="57" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="392" st_id="58" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="393" st_id="59" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="394" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:0 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="395" st_id="60" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="396" st_id="61" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="397" st_id="62" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="398" st_id="63" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="399" st_id="64" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="400" st_id="65" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="401" st_id="66" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="402" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln497"/></StgValue>
</operation>

<operation id="403" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:7 %store_ln506 = store i64 %sum_1, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="404" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
.split7:8 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="405" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_509_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="406" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0">
<![CDATA[
.preheader.preheader:2 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
