
****************************************
Report : qor (quality of result)
Design : ALU_4bit
Version: V-2023.12-SP4
Date   : Fri Sep  5 21:25:57 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.80
  Critical Path Slack:           8.20
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                114
  Buf/Inv Cell Count:              20
  Buf Cell Count:                   0
  Inv Cell Count:                  20
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       114
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      260.751744
  Noncombinational Area:     0.000000
  Buf/Inv Area:             25.414400
  Total Buffer Area:             0.00
  Total Inverter Area:          25.41
  Macro/Black Box Area:      0.000000
  Net Area:                 67.901705
  -----------------------------------
  Cell Area:               260.751744
  Design Area:             328.653449


  Design Rules
  -----------------------------------
  Total Number of Nets:           133
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: prac2.trg.vlsiexpert.in

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.05
  Mapping Optimization:                0.26
  -----------------------------------------
  Overall Compile Time:                2.75
  Overall Compile Wall Clock Time:     3.18

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
