Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e287625b5964b849ae8e2cdcf1ba4fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
