

================================================================
== Vitis HLS Report for 'pooling_2x2'
================================================================
* Date:           Wed May 14 11:16:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        pynq_pooling
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.163 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1|  8.000 ns|  8.000 ns|    2|    2|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |pooling_2x2_Block_entry_split_proc_U0  |pooling_2x2_Block_entry_split_proc  |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      51|    189|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    189|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |pooling_2x2_Block_entry_split_proc_U0  |pooling_2x2_Block_entry_split_proc  |        0|   0|  51|  189|    0|
    +---------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                  |                                    |        0|   0|  51|  189|    0|
    +---------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|window_0_0_0_0_0_0_val         |   in|    8|     ap_none|  window_0_0_0_0_0_0_val|        scalar|
|window_0_0_0_0_0_0_val_ap_vld  |   in|    1|     ap_none|  window_0_0_0_0_0_0_val|        scalar|
|window_0_1_0_0_0_0_val         |   in|    8|     ap_none|  window_0_1_0_0_0_0_val|        scalar|
|window_0_1_0_0_0_0_val_ap_vld  |   in|    1|     ap_none|  window_0_1_0_0_0_0_val|        scalar|
|window_1_0_0_0_0_0_val         |   in|    8|     ap_none|  window_1_0_0_0_0_0_val|        scalar|
|window_1_0_0_0_0_0_val_ap_vld  |   in|    1|     ap_none|  window_1_0_0_0_0_0_val|        scalar|
|window_1_1_0_0_0_0_val         |   in|    8|     ap_none|  window_1_1_0_0_0_0_val|        scalar|
|window_1_1_0_0_0_0_val_ap_vld  |   in|    1|     ap_none|  window_1_1_0_0_0_0_val|        scalar|
|min_val                        |  out|    8|      ap_vld|                 min_val|       pointer|
|min_val_ap_vld                 |  out|    1|      ap_vld|                 min_val|       pointer|
|max_val                        |  out|    8|      ap_vld|                 max_val|       pointer|
|max_val_ap_vld                 |  out|    1|      ap_vld|                 max_val|       pointer|
|ap_clk                         |   in|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|             pooling_2x2|  return value|
+-------------------------------+-----+-----+------------+------------------------+--------------+

