Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    FIRAS-AIRTOP
Date:        Mon Apr 25 12:30:05 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro SBCTI22WORK3_syn.prj
ProductType: synplify_pro




Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srr to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\backup\SBCTI22WORK3.srr
log file: "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srr"
Running: SBCTI22WORK3_Implmnt in foreground

Running SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt

Running: compile (Compile) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:06 2022

Running: compile_flow (Compile Process) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:06 2022

Running: compiler (Compile Input) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:06 2022
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srs

compiler completed
# Mon Apr 25 12:30:08 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:08 2022

multi_srs_gen completed
# Mon Apr 25 12:30:08 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_mult.srs to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srs
Complete: Compile Process on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt

Running: premap (Pre-mapping) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:08 2022

premap completed with warnings
# Mon Apr 25 12:30:09 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt

Running: map (Map) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:09 2022

Running: fpga_mapper (Map & Optimize) on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
# Mon Apr 25 12:30:09 2022
Copied C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm to C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srm

fpga_mapper completed with warnings
# Mon Apr 25 12:30:18 2022

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
Complete: Logic Synthesis on SBCTI22WORK3_syn|SBCTI22WORK3_Implmnt
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=9
@N Implementation 'C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_syn.prj|SBCTI22WORK3_Implmnt' design hierarchy loaded from database
exit status=0
