Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 16:00:22 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_methodology -file ca_1D_methodology_drc_routed.rpt -pb ca_1D_methodology_drc_routed.pb -rpx ca_1D_methodology_drc_routed.rpx
| Design       : ca_1D
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 12         |
| TIMING-18 | Warning  | Missing input or output delay | 13         |
| TIMING-20 | Warning  | Non-clocked latch             | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cellEnd/currentState_reg_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cellEnd/currentState_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell cellEnd/currentState_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cellEnd/currentState_reg_C/CLR, cellEnd/currentState_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell cellFirst/currentState_reg_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) cellFirst/currentState_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell cellFirst/currentState_reg_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) cellFirst/currentState_reg_C/CLR, cellFirst/currentState_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell genCells[1].cellBetween/currentState_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[1].cellBetween/currentState_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell genCells[1].cellBetween/currentState_reg_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[1].cellBetween/currentState_reg_C/CLR, genCells[1].cellBetween/currentState_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell genCells[2].cellBetween/currentState_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[2].cellBetween/currentState_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell genCells[2].cellBetween/currentState_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[2].cellBetween/currentState_reg_C/CLR, genCells[2].cellBetween/currentState_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell genCells[3].cellBetween/currentState_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[3].cellBetween/currentState_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell genCells[3].cellBetween/currentState_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[3].cellBetween/currentState_reg_C/CLR, genCells[3].cellBetween/currentState_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell genCells[4].cellBetween/currentState_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[4].cellBetween/currentState_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell genCells[4].cellBetween/currentState_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) genCells[4].cellBetween/currentState_reg_C/CLR, genCells[4].cellBetween/currentState_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on initialState[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on initialState[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on initialState[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on initialState[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on initialState[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on initialState[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on currentState[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on currentState[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on currentState[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on currentState[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on currentState[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on currentState[5] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cellEnd/currentState_reg_LDC cannot be properly analyzed as its control pin cellEnd/currentState_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cellFirst/currentState_reg_LDC cannot be properly analyzed as its control pin cellFirst/currentState_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch genCells[1].cellBetween/currentState_reg_LDC cannot be properly analyzed as its control pin genCells[1].cellBetween/currentState_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch genCells[2].cellBetween/currentState_reg_LDC cannot be properly analyzed as its control pin genCells[2].cellBetween/currentState_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch genCells[3].cellBetween/currentState_reg_LDC cannot be properly analyzed as its control pin genCells[3].cellBetween/currentState_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch genCells[4].cellBetween/currentState_reg_LDC cannot be properly analyzed as its control pin genCells[4].cellBetween/currentState_reg_LDC/G is not reached by a timing clock
Related violations: <none>


