Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RISCVpipeline_behav xil_defaultlib.tb_RISCVpipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.iMEM
Compiling module xil_defaultlib.InFetch
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.InDecode
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RISCVpipeline
Compiling module xil_defaultlib.tb_RISCVpipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISCVpipeline_behav
