

================================================================
== Vitis HLS Report for 'generic_asin_double_Pipeline_1'
================================================================
* Date:           Sun Feb  5 17:02:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  5.408 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  5.160 us|  5.160 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       84|       84|         2|          1|          1|    84|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    3445|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        4|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      356|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|     0|      356|    3517|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                  Memory                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_apfixed_circ_table_arctan_128_V_U  |generic_asin_double_Pipeline_1_cordic_apfixed_circ_table_arctan_128_V_ROM_AUTncg  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                     |                                                                                  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln176_fu_186_p2       |         +|   0|  0|   15|           8|           2|
    |add_ln813_3_fu_302_p2     |         +|   0|  0|  107|          86|          86|
    |add_ln813_5_fu_419_p2     |         +|   0|  0|  107|          86|          86|
    |add_ln813_fu_296_p2       |         +|   0|  0|  107|          86|          86|
    |n_2_fu_142_p2             |         +|   0|  0|   14|           7|           1|
    |t_V_2_fu_354_p2           |         +|   0|  0|  107|          86|          86|
    |sub_ln1522_fu_200_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln813_1_fu_284_p2     |         -|   0|  0|  107|          86|          86|
    |sub_ln813_2_fu_290_p2     |         -|   0|  0|  107|          86|          86|
    |sub_ln813_3_fu_308_p2     |         -|   0|  0|  107|          86|          86|
    |sub_ln813_4_fu_413_p2     |         -|   0|  0|  107|          86|          86|
    |sub_ln813_fu_278_p2       |         -|   0|  0|  107|          86|          86|
    |r_V_55_fu_228_p2          |      ashr|   0|  0|  270|          86|          86|
    |r_V_58_fu_248_p2          |      ashr|   0|  0|  270|          86|          86|
    |r_V_66_fu_266_p2          |      ashr|   0|  0|  270|          86|          86|
    |r_V_67_fu_272_p2          |      ashr|   0|  0|  270|          86|          86|
    |r_V_68_fu_348_p2          |      ashr|   0|  0|  270|          86|          86|
    |icmp_ln143_fu_136_p2      |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln160_fu_174_p2      |      icmp|   0|  0|   36|          86|          86|
    |icmp_ln195_fu_338_p2      |      icmp|   0|  0|   10|           7|           6|
    |r_V_64_fu_234_p3          |    select|   0|  0|   80|           1|          86|
    |r_V_65_fu_254_p3          |    select|   0|  0|   80|           1|          86|
    |select_ln183_1_fu_322_p3  |    select|   0|  0|   80|           1|          86|
    |select_ln183_fu_314_p3    |    select|   0|  0|   80|           1|          86|
    |t_V_3_fu_360_p3           |    select|   0|  0|   80|           1|          86|
    |tz_fu_425_p3              |    select|   0|  0|   80|           1|          86|
    |ush_fu_206_p3             |    select|   0|  0|    8|           1|           8|
    |r_V_57_fu_242_p2          |       shl|   0|  0|  270|          86|          86|
    |r_V_fu_222_p2             |       shl|   0|  0|  270|          86|          86|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |d_V_fu_180_p2             |       xor|   0|  0|    2|           1|           1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 3445|        1501|        2013|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_fu_62              |   9|          2|   86|        172|
    |n_fu_78                  |   9|          2|    7|         14|
    |p_Val2_33_fu_66          |   9|          2|   86|        172|
    |t_V_fu_74                |   9|          2|   86|        172|
    |tz_1_fu_70               |   9|          2|   86|        172|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  354|        708|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |d_V_reg_480              |   1|   0|    1|          0|
    |empty_fu_62              |  86|   0|   86|          0|
    |n_fu_78                  |   7|   0|    7|          0|
    |p_Val2_33_fu_66          |  86|   0|   86|          0|
    |t_V_fu_74                |  86|   0|   86|          0|
    |tz_1_fu_70               |  86|   0|   86|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 356|   0|  356|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  generic_asin<double>_Pipeline_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  generic_asin<double>_Pipeline_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  generic_asin<double>_Pipeline_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  generic_asin<double>_Pipeline_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  generic_asin<double>_Pipeline_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  generic_asin<double>_Pipeline_1|  return value|
|select_ln570  |   in|   86|     ap_none|                     select_ln570|        scalar|
|p_out         |  out|   86|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                            p_out|       pointer|
+--------------+-----+-----+------------+---------------------------------+--------------+

