Fitter report for systemB1
Wed Oct 19 15:43:32 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing
 31. Advanced Data - General
 32. Advanced Data - Placement Preparation
 33. Advanced Data - Placement
 34. Advanced Data - Routing
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Wed Oct 19 15:43:28 2011    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; systemB1                                 ;
; Top-level Entity Name              ; systemB1                                 ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C5Q208C8                              ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,007 / 4,608 ( 22 % )                   ;
;     Total combinational functions  ; 1,004 / 4,608 ( 22 % )                   ;
;     Dedicated logic registers      ; 86 / 4,608 ( 2 % )                       ;
; Total registers                    ; 86                                       ;
; Total pins                         ; 128 / 142 ( 90 % )                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 4,096 / 119,808 ( 3 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5Q208C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1237 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1237 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1237    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Studies/Junior/EDA/Simple CPU/systemB1/systemB1.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,007 / 4,608 ( 22 % )                                                                                    ;
;     -- Combinational with no register       ; 921                                                                                                       ;
;     -- Register only                        ; 3                                                                                                         ;
;     -- Combinational with a register        ; 83                                                                                                        ;
;                                             ;                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                           ;
;     -- 4 input functions                    ; 278                                                                                                       ;
;     -- 3 input functions                    ; 358                                                                                                       ;
;     -- <=2 input functions                  ; 368                                                                                                       ;
;     -- Register only                        ; 3                                                                                                         ;
;                                             ;                                                                                                           ;
; Logic elements by mode                      ;                                                                                                           ;
;     -- normal mode                          ; 703                                                                                                       ;
;     -- arithmetic mode                      ; 301                                                                                                       ;
;                                             ;                                                                                                           ;
; Total registers*                            ; 86 / 5,010 ( 2 % )                                                                                        ;
;     -- Dedicated logic registers            ; 86 / 4,608 ( 2 % )                                                                                        ;
;     -- I/O registers                        ; 0 / 402 ( 0 % )                                                                                           ;
;                                             ;                                                                                                           ;
; Total LABs:  partially or completely used   ; 77 / 288 ( 27 % )                                                                                         ;
; User inserted logic elements                ; 0                                                                                                         ;
; Virtual pins                                ; 0                                                                                                         ;
; I/O pins                                    ; 128 / 142 ( 90 % )                                                                                        ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                                                            ;
; Global signals                              ; 8                                                                                                         ;
; M4Ks                                        ; 2 / 26 ( 8 % )                                                                                            ;
; Total block memory bits                     ; 4,096 / 119,808 ( 3 % )                                                                                   ;
; Total block memory implementation bits      ; 9,216 / 119,808 ( 8 % )                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                                                                                            ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                                             ;
; Global clocks                               ; 8 / 8 ( 100 % )                                                                                           ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                             ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 6%                                                                                              ;
; Peak interconnect usage (total/H/V)         ; 8% / 7% / 10%                                                                                             ;
; Maximum fan-out node                        ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[6] ;
; Maximum fan-out                             ; 122                                                                                                       ;
; Highest non-global fan-out signal           ; seg:inst13|Decoder:inst|Equal0~0                                                                          ;
; Highest non-global fan-out                  ; 41                                                                                                        ;
; Total fan-out                               ; 3149                                                                                                      ;
; Average fan-out                             ; 2.55                                                                                                      ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLK  ; 23    ; 1        ; 0            ; 6            ; 0           ; 7                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; RST  ; 24    ; 1        ; 0            ; 6            ; 1           ; 34                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; ALUSRCB     ; 191   ; 2        ; 9            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[0]       ; 57    ; 4        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[1]       ; 207   ; 2        ; 1            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[2]       ; 5     ; 1        ; 0            ; 13           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[3]       ; 205   ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[4]       ; 96    ; 4        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[5]       ; 92    ; 4        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[6]       ; 106   ; 3        ; 28           ; 1            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; DI[7]       ; 46    ; 1        ; 0            ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[0]      ; 203   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[1]      ; 31    ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[2]      ; 6     ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[3]      ; 175   ; 2        ; 17           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[4]      ; 181   ; 2        ; 14           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[5]      ; 8     ; 1        ; 0            ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[6]      ; 14    ; 1        ; 0            ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO0[7]      ; 200   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[0]      ; 201   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[1]      ; 35    ; 1        ; 0            ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[2]      ; 15    ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[3]      ; 176   ; 2        ; 17           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[4]      ; 193   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[5]      ; 4     ; 1        ; 0            ; 13           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[6]      ; 13    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; IO1[7]      ; 199   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; LD1         ; 171   ; 2        ; 19           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[0]       ; 60    ; 4        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[1]       ; 189   ; 2        ; 9            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[2]       ; 103   ; 4        ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[3]       ; 10    ; 1        ; 0            ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[4]       ; 206   ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[5]       ; 173   ; 2        ; 19           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[6]       ; 160   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; ND[7]       ; 151   ; 3        ; 28           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[0]       ; 182   ; 2        ; 14           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[1]       ; 95    ; 4        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[2]       ; 180   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[3]       ; 127   ; 3        ; 28           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[4]       ; 187   ; 2        ; 12           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[5]       ; 138   ; 3        ; 28           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[6]       ; 185   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q1[7]       ; 128   ; 3        ; 28           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[0]       ; 198   ; 2        ; 5            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[1]       ; 39    ; 1        ; 0            ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[2]       ; 11    ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[3]       ; 170   ; 2        ; 19           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[4]       ; 195   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[5]       ; 3     ; 1        ; 0            ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[6]       ; 12    ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Q2[7]       ; 197   ; 2        ; 5            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[0]        ; 179   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[1]        ; 80    ; 4        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[2]        ; 118   ; 3        ; 28           ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[3]        ; 77    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[4]        ; 94    ; 4        ; 21           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[5]        ; 76    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[6]        ; 84    ; 4        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; S[7]        ; 82    ; 4        ; 17           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[0] ; 134   ; 3        ; 28           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[1] ; 133   ; 3        ; 28           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[2] ; 120   ; 3        ; 28           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[3] ; 105   ; 3        ; 28           ; 1            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[4] ; 101   ; 4        ; 26           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[5] ; 112   ; 3        ; 28           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[6] ; 114   ; 3        ; 28           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inH[7] ; 113   ; 3        ; 28           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[0] ; 99    ; 4        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[1] ; 97    ; 4        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[2] ; 142   ; 3        ; 28           ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[3] ; 115   ; 3        ; 28           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[4] ; 119   ; 3        ; 28           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[5] ; 139   ; 3        ; 28           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[6] ; 141   ; 3        ; 28           ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_inL[7] ; 143   ; 3        ; 28           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[0] ; 145   ; 3        ; 28           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[1] ; 165   ; 2        ; 24           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[2] ; 164   ; 2        ; 24           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[3] ; 146   ; 3        ; 28           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[4] ; 144   ; 3        ; 28           ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[5] ; 149   ; 3        ; 28           ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[6] ; 147   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_out[7] ; 61    ; 4        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; finish      ; 56    ; 4        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagin[0]   ; 88    ; 4        ; 19           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagin[1]   ; 81    ; 4        ; 17           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[0]  ; 107   ; 3        ; 28           ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[1]  ; 86    ; 4        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[2]  ; 102   ; 4        ; 26           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[3]  ; 161   ; 2        ; 26           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[4]  ; 59    ; 4        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[5]  ; 48    ; 1        ; 0            ; 2            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[6]  ; 104   ; 4        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; flagout[7]  ; 150   ; 3        ; 28           ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[0]    ; 63    ; 4        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[10]   ; 89    ; 4        ; 19           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[11]   ; 34    ; 1        ; 0            ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[12]   ; 36    ; 1        ; 0            ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[13]   ; 37    ; 1        ; 0            ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[14]   ; 33    ; 1        ; 0            ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[15]   ; 74    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[1]    ; 110   ; 3        ; 28           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[2]    ; 45    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[3]    ; 68    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[4]    ; 40    ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[5]    ; 44    ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[6]    ; 192   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[7]    ; 30    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[8]    ; 117   ; 3        ; 28           ; 5            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; instr[9]    ; 75    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; io_write    ; 87    ; 4        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; memtoreg    ; 188   ; 2        ; 12           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[0]       ; 67    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[1]       ; 70    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[2]       ; 69    ; 4        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[3]       ; 64    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[4]       ; 32    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[5]       ; 41    ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[6]       ; 72    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; pc[7]       ; 43    ; 1        ; 0            ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; reg_we      ; 47    ; 1        ; 0            ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; seg_sel[0]  ; 137   ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; seg_sel[1]  ; 135   ; 3        ; 28           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; seg_sel[2]  ; 163   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; seg_sel[3]  ; 162   ; 2        ; 26           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; wrflag      ; 116   ; 3        ; 28           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; writemem    ; 90    ; 4        ; 21           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 32 / 34 ( 94 % ) ; 3.3V          ; --           ;
; 2        ; 32 / 35 ( 91 % ) ; 3.3V          ; --           ;
; 3        ; 32 / 37 ( 86 % ) ; 3.3V          ; --           ;
; 4        ; 35 / 36 ( 97 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; Q2[5]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 4        ; 3          ; 1        ; IO1[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 5        ; 4          ; 1        ; DI[2]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 6        ; 5          ; 1        ; IO0[2]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; IO0[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; ND[3]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 8          ; 1        ; Q2[2]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 9          ; 1        ; Q2[6]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 10         ; 1        ; IO1[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 14       ; 11         ; 1        ; IO0[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 15       ; 12         ; 1        ; IO1[2]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 16       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 20         ; 1        ; CLK                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 21         ; 1        ; RST                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 28       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 25         ; 1        ; instr[7]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 26         ; 1        ; IO0[1]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 27         ; 1        ; pc[4]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 28         ; 1        ; instr[14]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 29         ; 1        ; instr[11]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ; 30         ; 1        ; IO1[1]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 36       ; 31         ; 1        ; instr[12]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 37       ; 32         ; 1        ; instr[13]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 38       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 34         ; 1        ; Q2[1]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 40       ; 35         ; 1        ; instr[4]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 41       ; 36         ; 1        ; pc[5]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 42       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 1        ; pc[7]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 44       ; 38         ; 1        ; instr[5]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 45       ; 39         ; 1        ; instr[2]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 46       ; 40         ; 1        ; DI[7]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 47       ; 41         ; 1        ; reg_we                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 48       ; 42         ; 1        ; flagout[5]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 43         ; 4        ; finish                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 57       ; 44         ; 4        ; DI[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 58       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 46         ; 4        ; flagout[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 47         ; 4        ; ND[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ; 48         ; 4        ; data_out[7]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 49         ; 4        ; instr[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 64       ; 50         ; 4        ; pc[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 52         ; 4        ; pc[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 53         ; 4        ; instr[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 54         ; 4        ; pc[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 57         ; 4        ; pc[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 58         ; 4        ; pc[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 59         ; 4        ; instr[15]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 75       ; 60         ; 4        ; instr[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 76       ; 63         ; 4        ; S[5]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 77       ; 64         ; 4        ; S[3]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 65         ; 4        ; S[1]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 81       ; 66         ; 4        ; flagin[1]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 82       ; 67         ; 4        ; S[7]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 83       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 68         ; 4        ; S[6]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 85       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 69         ; 4        ; flagout[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 87       ; 70         ; 4        ; io_write                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 88       ; 71         ; 4        ; flagin[0]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 89       ; 72         ; 4        ; instr[10]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 90       ; 73         ; 4        ; writemem                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 91       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 74         ; 4        ; DI[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 93       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 75         ; 4        ; S[4]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 95       ; 76         ; 4        ; Q1[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 96       ; 77         ; 4        ; DI[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 97       ; 78         ; 4        ; data_inL[1]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 98       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 79         ; 4        ; data_inL[0]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 100      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 80         ; 4        ; data_inH[4]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 102      ; 81         ; 4        ; flagout[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 103      ; 82         ; 4        ; ND[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 104      ; 83         ; 4        ; flagout[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 105      ; 84         ; 3        ; data_inH[3]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 85         ; 3        ; DI[6]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ; 86         ; 3        ; flagout[0]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 108      ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 89         ; 3        ; instr[1]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 90         ; 3        ; data_inH[5]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 113      ; 91         ; 3        ; data_inH[7]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 114      ; 92         ; 3        ; data_inH[6]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 115      ; 93         ; 3        ; data_inL[3]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 116      ; 94         ; 3        ; wrflag                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 117      ; 95         ; 3        ; instr[8]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 118      ; 96         ; 3        ; S[2]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 119      ; 97         ; 3        ; data_inL[4]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 120      ; 98         ; 3        ; data_inH[2]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 121      ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 103        ; 3        ; Q1[3]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 128      ; 104        ; 3        ; Q1[7]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 129      ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 133      ; 109        ; 3        ; data_inH[1]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 134      ; 110        ; 3        ; data_inH[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 135      ; 111        ; 3        ; seg_sel[1]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 136      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 112        ; 3        ; seg_sel[0]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 138      ; 113        ; 3        ; Q1[5]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 139      ; 114        ; 3        ; data_inL[5]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 115        ; 3        ; data_inL[6]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 142      ; 116        ; 3        ; data_inL[2]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 143      ; 117        ; 3        ; data_inL[7]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 144      ; 118        ; 3        ; data_out[4]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 145      ; 119        ; 3        ; data_out[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 146      ; 120        ; 3        ; data_out[3]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 147      ; 121        ; 3        ; data_out[6]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 148      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 123        ; 3        ; data_out[5]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 150      ; 124        ; 3        ; flagout[7]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 151      ; 125        ; 3        ; ND[7]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 152      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 153      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 127        ; 2        ; ND[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 161      ; 128        ; 2        ; flagout[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 162      ; 129        ; 2        ; seg_sel[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 163      ; 130        ; 2        ; seg_sel[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 164      ; 131        ; 2        ; data_out[2]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 165      ; 132        ; 2        ; data_out[1]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 166      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 134        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 169      ; 135        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 170      ; 137        ; 2        ; Q2[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 171      ; 138        ; 2        ; LD1                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 172      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 139        ; 2        ; ND[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 174      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 140        ; 2        ; IO0[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 176      ; 141        ; 2        ; IO1[3]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 177      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 144        ; 2        ; S[0]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 180      ; 145        ; 2        ; Q1[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 181      ; 146        ; 2        ; IO0[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 182      ; 147        ; 2        ; Q1[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 183      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 148        ; 2        ; Q1[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 186      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 149        ; 2        ; Q1[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 188      ; 150        ; 2        ; memtoreg                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 189      ; 151        ; 2        ; ND[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 152        ; 2        ; ALUSRCB                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 192      ; 153        ; 2        ; instr[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 193      ; 154        ; 2        ; IO1[4]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 194      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 155        ; 2        ; Q2[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 196      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 158        ; 2        ; Q2[7]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 198      ; 159        ; 2        ; Q2[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 199      ; 162        ; 2        ; IO1[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 200      ; 163        ; 2        ; IO0[7]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 201      ; 164        ; 2        ; IO1[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 165        ; 2        ; IO0[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 204      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 166        ; 2        ; DI[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 206      ; 167        ; 2        ; ND[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 207      ; 168        ; 2        ; DI[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 208      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |systemB1                                    ; 1007 (0)    ; 86 (0)                    ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 128  ; 0            ; 921 (0)      ; 3 (0)             ; 83 (0)           ; |systemB1                                                                                                                         ; work         ;
;    |ALU:inst4|                               ; 98 (98)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 8 (8)            ; |systemB1|ALU:inst4                                                                                                               ; work         ;
;    |Divider:inst7|                           ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |systemB1|Divider:inst7                                                                                                           ; work         ;
;    |Flag:inst6|                              ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |systemB1|Flag:inst6                                                                                                              ; work         ;
;    |IO_PORT:inst5|                           ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |systemB1|IO_PORT:inst5                                                                                                           ; work         ;
;       |lpm_decode0:inst9|                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|IO_PORT:inst5|lpm_decode0:inst9                                                                                         ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component                                                         ; work         ;
;             |decode_duf:auto_generated|      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |systemB1|IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated                               ; work         ;
;    |ctrlunit:inst|                           ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 0 (0)            ; |systemB1|ctrlunit:inst                                                                                                           ; work         ;
;    |instrconunit:inst1|                      ; 25 (25)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 8 (8)            ; |systemB1|instrconunit:inst1                                                                                                      ; work         ;
;    |lpm_mux2:inst8|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_mux2:inst8                                                                                                          ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_mux2:inst8|lpm_mux:lpm_mux_component                                                                                ; work         ;
;          |mux_mmc:auto_generated|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated                                                         ; work         ;
;    |lpm_mux3:inst9|                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_mux3:inst9                                                                                                          ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_mux3:inst9|lpm_mux:lpm_mux_component                                                                                ; work         ;
;          |mux_smc:auto_generated|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_mux3:inst9|lpm_mux:lpm_mux_component|mux_smc:auto_generated                                                         ; work         ;
;    |lpm_rom_256_16:inst10|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_rom_256_16:inst10                                                                                                   ; work         ;
;       |lpm_rom0:inst|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_rom_256_16:inst10|lpm_rom0:inst                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component                                                     ; work         ;
;             |altsyncram_6b71:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated                      ; work         ;
;    |reg4_8:inst3|                            ; 44 (4)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (4)       ; 0 (0)             ; 32 (0)           ; |systemB1|reg4_8:inst3                                                                                                            ; work         ;
;       |lpm_ff0:inst1|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst1                                                                                              ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component                                                                      ; work         ;
;       |lpm_ff0:inst2|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst2                                                                                              ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component                                                                      ; work         ;
;       |lpm_ff0:inst3|                        ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst3                                                                                              ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component                                                                      ; work         ;
;       |lpm_ff0:inst|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst                                                                                               ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |systemB1|reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component                                                                       ; work         ;
;       |lpm_mux4:inst13|                      ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 8 (0)            ; |systemB1|reg4_8:inst3|lpm_mux4:inst13                                                                                            ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 8 (0)            ; |systemB1|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component                                                                  ; work         ;
;             |mux_vmc:auto_generated|         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |systemB1|reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated                                           ; work         ;
;       |lpm_mux4:inst14|                      ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |systemB1|reg4_8:inst3|lpm_mux4:inst14                                                                                            ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |systemB1|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component                                                                  ; work         ;
;             |mux_vmc:auto_generated|         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |systemB1|reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated                                           ; work         ;
;    |reg_IO:inst11|                           ; 34 (34)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 16 (16)          ; |systemB1|reg_IO:inst11                                                                                                           ; work         ;
;    |seg:inst13|                              ; 766 (0)     ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 731 (0)      ; 3 (0)             ; 32 (0)           ; |systemB1|seg:inst13                                                                                                              ; work         ;
;       |Decoder:inst|                         ; 742 (76)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 726 (62)     ; 0 (0)             ; 16 (14)          ; |systemB1|seg:inst13|Decoder:inst                                                                                                 ; work         ;
;          |lpm_divide:Div0|                   ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 2 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_tfm:auto_generated|  ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 2 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_7nh:divider| ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (0)      ; 0 (0)             ; 2 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;                   |alt_u_div_g5f:divider|    ; 174 (174)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 0 (0)             ; 2 (2)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider ; work         ;
;          |lpm_divide:Div1|                   ; 267 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (0)      ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_hem:auto_generated|  ; 267 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (0)      ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_rlh:divider| ; 267 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (0)      ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                   |alt_u_div_o2f:divider|    ; 267 (267)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (267)    ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ; work         ;
;          |lpm_divide:Div2|                   ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div2                                                                                 ; work         ;
;             |lpm_divide_eem:auto_generated|  ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_olh:divider| ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                   |alt_u_div_i2f:divider|    ; 210 (210)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (210)    ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;          |lpm_mult:Mult0|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_mult:Mult0                                                                                  ; work         ;
;             |multcore:mult_core|             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core                                                               ; work         ;
;          |lpm_mult:Mult1|                    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_mult:Mult1                                                                                  ; work         ;
;             |multcore:mult_core|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |systemB1|seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core                                                               ; work         ;
;       |Display:inst1|                        ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 9 (9)            ; |systemB1|seg:inst13|Display:inst1                                                                                                ; work         ;
;       |Translator:inst2|                     ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |systemB1|seg:inst13|Translator:inst2                                                                                             ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; IO0[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO0[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; IO1[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; writemem    ; Output   ; --            ; --            ; --                    ; --  ;
; flagin[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; flagin[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; flagout[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; wrflag      ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q1[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; reg_we      ; Output   ; --            ; --            ; --                    ; --  ;
; S[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; S[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; instr[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; instr[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; instr[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; instr[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; instr[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; instr[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; instr[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; instr[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; pc[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; ND[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; ALUSRCB     ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; Q2[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; memtoreg    ; Output   ; --            ; --            ; --                    ; --  ;
; LD1         ; Output   ; --            ; --            ; --                    ; --  ;
; finish      ; Output   ; --            ; --            ; --                    ; --  ;
; io_write    ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[7] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[6] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[5] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[4] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[3] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[2] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[1] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inH[0] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[7] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[6] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[5] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[4] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[3] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[2] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[1] ; Output   ; --            ; --            ; --                    ; --  ;
; data_inL[0] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[7] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[6] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[5] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[4] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[3] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[2] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[1] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[0] ; Output   ; --            ; --            ; --                    ; --  ;
; DI[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; DI[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; seg_sel[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; seg_sel[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; seg_sel[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; seg_sel[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; RST         ; Input    ; 0             ; 0             ; --                    ; --  ;
; CLK         ; Input    ; 0             ; 0             ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; RST                 ;                   ;         ;
; CLK                 ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; ALU:inst4|S[7]~74                                                                                       ; LCCOMB_X14_Y6_N8   ; 8       ; Latch enable              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ALU:inst4|carry_out~5                                                                                   ; LCCOMB_X13_Y4_N6   ; 1       ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                     ; PIN_23             ; 7       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                     ; PIN_23             ; 46      ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Divider:inst7|clkout                                                                                    ; LCFF_X10_Y6_N25    ; 8       ; Clock                     ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Flag:inst6|Flagout[1]~17                                                                                ; LCCOMB_X13_Y4_N30  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode35w[3] ; LCCOMB_X14_Y4_N26  ; 16      ; Output enable             ; no     ; --                   ; --               ; --                        ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode52w[3] ; LCCOMB_X14_Y4_N20  ; 16      ; Output enable             ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                     ; PIN_24             ; 34      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                     ; PIN_24             ; 32      ; Async. clear              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; ctrlunit:inst|jump~21                                                                                   ; LCCOMB_X12_Y6_N12  ; 3       ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; reg4_8:inst3|inst5                                                                                      ; LCCOMB_X10_Y6_N0   ; 8       ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; reg4_8:inst3|inst6                                                                                      ; LCCOMB_X10_Y6_N18  ; 8       ; Clock                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; reg4_8:inst3|inst7                                                                                      ; LCCOMB_X10_Y6_N8   ; 8       ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reg4_8:inst3|inst8                                                                                      ; LCCOMB_X10_Y6_N16  ; 8       ; Clock                     ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; reg_IO:inst11|data_inH[2]~17                                                                            ; LCCOMB_X15_Y4_N18  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reg_IO:inst11|data_inL[0]~17                                                                            ; LCCOMB_X15_Y4_N10  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; seg:inst13|Translator:inst2|data_out[6]~81                                                              ; LCCOMB_X24_Y11_N30 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                              ;
+----------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                 ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------+-------------------+---------+----------------------+------------------+---------------------------+
; ALU:inst4|S[7]~74    ; LCCOMB_X14_Y6_N8  ; 8       ; Global Clock         ; GCLK5            ; --                        ;
; CLK                  ; PIN_23            ; 46      ; Global Clock         ; GCLK2            ; --                        ;
; Divider:inst7|clkout ; LCFF_X10_Y6_N25   ; 8       ; Global Clock         ; GCLK7            ; --                        ;
; RST                  ; PIN_24            ; 32      ; Global Clock         ; GCLK1            ; --                        ;
; reg4_8:inst3|inst5   ; LCCOMB_X10_Y6_N0  ; 8       ; Global Clock         ; GCLK0            ; --                        ;
; reg4_8:inst3|inst6   ; LCCOMB_X10_Y6_N18 ; 8       ; Global Clock         ; GCLK6            ; --                        ;
; reg4_8:inst3|inst7   ; LCCOMB_X10_Y6_N8  ; 8       ; Global Clock         ; GCLK3            ; --                        ;
; reg4_8:inst3|inst8   ; LCCOMB_X10_Y6_N16 ; 8       ; Global Clock         ; GCLK4            ; --                        ;
+----------------------+-------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; seg:inst13|Decoder:inst|Equal0~0                                                                                                                     ; 41      ;
; ctrlunit:inst|ALUC[1]                                                                                                                                ; 40      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16 ; 36      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16 ; 35      ;
; RST                                                                                                                                                  ; 33      ;
; ctrlunit:inst|ALUC[0]                                                                                                                                ; 27      ;
; ctrlunit:inst|ALUC[2]                                                                                                                                ; 27      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16 ; 27      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16 ; 27      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16 ; 26      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14  ; 24      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12  ; 23      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12  ; 22      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[14]                                           ; 21      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[15]                                           ; 21      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12  ; 20      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[12]                                           ; 20      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[13]                                           ; 20      ;
; ctrlunit:inst|jump                                                                                                                                   ; 18      ;
; ctrlunit:inst|ALUSRCB                                                                                                                                ; 17      ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode52w[3]                                              ; 16      ;
; IO_PORT:inst5|lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode35w[3]                                              ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12  ; 16      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12  ; 16      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[8]                                            ; 14      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[9]                                            ; 14      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[10]                                           ; 13      ;
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|q_a[11]                                           ; 13      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[5]~8   ; 12      ;
; ALU:inst4|S[0]                                                                                                                                       ; 11      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[5]~8   ; 11      ;
; seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[8]~10  ; 11      ;
; seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[11]~16 ; 11      ;
; ctrlunit:inst|branch                                                                                                                                 ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[5]~8   ; 10      ;
; seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[5]~8   ; 10      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------+
; Name                                                                                                          ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF          ; Location               ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------+
; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096 ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 2    ; systemB1.hex ; M4K_X11_Y6, M4K_X11_Y4 ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,409 / 15,666 ( 9 % ) ;
; C16 interconnects          ; 3 / 812 ( < 1 % )      ;
; C4 interconnects           ; 748 / 11,424 ( 7 % )   ;
; Direct links               ; 338 / 15,666 ( 2 % )   ;
; Global clocks              ; 8 / 8 ( 100 % )        ;
; Local interconnects        ; 362 / 4,608 ( 8 % )    ;
; R24 interconnects          ; 15 / 652 ( 2 % )       ;
; R4 interconnects           ; 711 / 13,328 ( 5 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.12) ; Number of LABs  (Total = 77) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 7                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 58                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.39) ; Number of LABs  (Total = 77) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 9                            ;
; 1 Clock                            ; 9                            ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. clear                      ; 1                            ;
; 2 Clocks                           ; 9                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.40) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 6                            ;
; 2                                            ; 3                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 7                            ;
; 15                                           ; 19                           ;
; 16                                           ; 17                           ;
; 17                                           ; 2                            ;
; 18                                           ; 4                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.62) ; Number of LABs  (Total = 77) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 3                            ;
; 3                                               ; 0                            ;
; 4                                               ; 4                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 15                           ;
; 8                                               ; 3                            ;
; 9                                               ; 3                            ;
; 10                                              ; 5                            ;
; 11                                              ; 2                            ;
; 12                                              ; 8                            ;
; 13                                              ; 7                            ;
; 14                                              ; 3                            ;
; 15                                              ; 0                            ;
; 16                                              ; 12                           ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.75) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 8                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 4                            ;
; 14                                           ; 4                            ;
; 15                                           ; 15                           ;
; 16                                           ; 4                            ;
; 17                                           ; 3                            ;
; 18                                           ; 4                            ;
; 19                                           ; 1                            ;
; 20                                           ; 6                            ;
; 21                                           ; 3                            ;
; 22                                           ; 3                            ;
; 23                                           ; 0                            ;
; 24                                           ; 3                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 3                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLK             ; CLK                  ; 1.80104           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                ;
+------------------------------------------------------------------+-----------------------------------+
; Name                                                             ; Value                             ;
+------------------------------------------------------------------+-----------------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                                ;
; Mid Wire Use - Fit Attempt 1                                     ; 10                                ;
; Mid Slack - Fit Attempt 1                                        ; -174644                           ;
; Internal Atom Count - Fit Attempt 1                              ; 1094                              ;
; LE/ALM Count - Fit Attempt 1                                     ; 1011                              ;
; LAB Count - Fit Attempt 1                                        ; 78                                ;
; Outputs per Lab - Fit Attempt 1                                  ; 9.500                             ;
; Inputs per LAB - Fit Attempt 1                                   ; 14.308                            ;
; Global Inputs per LAB - Fit Attempt 1                            ; 0.449                             ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:77;1:1                          ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:72;1:5;2:1                      ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:63;1:14;2:1                     ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:71;1:7                          ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:60;1:9;2:1;3:1;4:7              ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:73;1:5                          ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:72;1:6                          ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:60;1:8;2:10                     ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:60;1:18                         ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:65;1:13                         ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:77;1:1                          ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:78                              ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:50;2:15;3:3;4:4;5:2;6:2;7:1 ;
; LEs in Chains - Fit Attempt 1                                    ; 352                               ;
; LEs in Long Chains - Fit Attempt 1                               ; 0                                 ;
; LABs with Chains - Fit Attempt 1                                 ; 39                                ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 11                                ;
; Time - Fit Attempt 1                                             ; 0                                 ;
+------------------------------------------------------------------+-----------------------------------+


+-----------------------------------------------+
; Advanced Data - Placement                     ;
+-------------------------------------+---------+
; Name                                ; Value   ;
+-------------------------------------+---------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff      ;
; Early Wire Use - Fit Attempt 1      ; 3       ;
; Early Slack - Fit Attempt 1         ; -175155 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 6       ;
; Mid Slack - Fit Attempt 1           ; -171806 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 5       ;
; Mid Slack - Fit Attempt 1           ; -170582 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Late Wire Use - Fit Attempt 1       ; 6       ;
; Late Slack - Fit Attempt 1          ; -170531 ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000   ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff      ;
; Time - Fit Attempt 1                ; 2       ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.109   ;
+-------------------------------------+---------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -152348     ;
; Early Wire Use - Fit Attempt 1      ; 5           ;
; Peak Regional Wire - Fit Attempt 1  ; 7           ;
; Mid Slack - Fit Attempt 1           ; -158806     ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 6           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.156       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 19 15:43:20 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off systemB1 -c systemB1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C5Q208C8 for design "systemB1"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5Q208I8 is compatible
    Info: Device EP2C8Q208C8 is compatible
    Info: Device EP2C8Q208I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 108
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 128 pins of 128 total pins
    Info: Pin IO0[7] not assigned to an exact location on the device
    Info: Pin IO0[6] not assigned to an exact location on the device
    Info: Pin IO0[5] not assigned to an exact location on the device
    Info: Pin IO0[4] not assigned to an exact location on the device
    Info: Pin IO0[3] not assigned to an exact location on the device
    Info: Pin IO0[2] not assigned to an exact location on the device
    Info: Pin IO0[1] not assigned to an exact location on the device
    Info: Pin IO0[0] not assigned to an exact location on the device
    Info: Pin IO1[7] not assigned to an exact location on the device
    Info: Pin IO1[6] not assigned to an exact location on the device
    Info: Pin IO1[5] not assigned to an exact location on the device
    Info: Pin IO1[4] not assigned to an exact location on the device
    Info: Pin IO1[3] not assigned to an exact location on the device
    Info: Pin IO1[2] not assigned to an exact location on the device
    Info: Pin IO1[1] not assigned to an exact location on the device
    Info: Pin IO1[0] not assigned to an exact location on the device
    Info: Pin writemem not assigned to an exact location on the device
    Info: Pin flagin[1] not assigned to an exact location on the device
    Info: Pin flagin[0] not assigned to an exact location on the device
    Info: Pin flagout[7] not assigned to an exact location on the device
    Info: Pin flagout[6] not assigned to an exact location on the device
    Info: Pin flagout[5] not assigned to an exact location on the device
    Info: Pin flagout[4] not assigned to an exact location on the device
    Info: Pin flagout[3] not assigned to an exact location on the device
    Info: Pin flagout[2] not assigned to an exact location on the device
    Info: Pin flagout[1] not assigned to an exact location on the device
    Info: Pin flagout[0] not assigned to an exact location on the device
    Info: Pin wrflag not assigned to an exact location on the device
    Info: Pin Q1[7] not assigned to an exact location on the device
    Info: Pin Q1[6] not assigned to an exact location on the device
    Info: Pin Q1[5] not assigned to an exact location on the device
    Info: Pin Q1[4] not assigned to an exact location on the device
    Info: Pin Q1[3] not assigned to an exact location on the device
    Info: Pin Q1[2] not assigned to an exact location on the device
    Info: Pin Q1[1] not assigned to an exact location on the device
    Info: Pin Q1[0] not assigned to an exact location on the device
    Info: Pin reg_we not assigned to an exact location on the device
    Info: Pin S[7] not assigned to an exact location on the device
    Info: Pin S[6] not assigned to an exact location on the device
    Info: Pin S[5] not assigned to an exact location on the device
    Info: Pin S[4] not assigned to an exact location on the device
    Info: Pin S[3] not assigned to an exact location on the device
    Info: Pin S[2] not assigned to an exact location on the device
    Info: Pin S[1] not assigned to an exact location on the device
    Info: Pin S[0] not assigned to an exact location on the device
    Info: Pin instr[15] not assigned to an exact location on the device
    Info: Pin instr[14] not assigned to an exact location on the device
    Info: Pin instr[13] not assigned to an exact location on the device
    Info: Pin instr[12] not assigned to an exact location on the device
    Info: Pin instr[11] not assigned to an exact location on the device
    Info: Pin instr[10] not assigned to an exact location on the device
    Info: Pin instr[9] not assigned to an exact location on the device
    Info: Pin instr[8] not assigned to an exact location on the device
    Info: Pin instr[7] not assigned to an exact location on the device
    Info: Pin instr[6] not assigned to an exact location on the device
    Info: Pin instr[5] not assigned to an exact location on the device
    Info: Pin instr[4] not assigned to an exact location on the device
    Info: Pin instr[3] not assigned to an exact location on the device
    Info: Pin instr[2] not assigned to an exact location on the device
    Info: Pin instr[1] not assigned to an exact location on the device
    Info: Pin instr[0] not assigned to an exact location on the device
    Info: Pin pc[7] not assigned to an exact location on the device
    Info: Pin pc[6] not assigned to an exact location on the device
    Info: Pin pc[5] not assigned to an exact location on the device
    Info: Pin pc[4] not assigned to an exact location on the device
    Info: Pin pc[3] not assigned to an exact location on the device
    Info: Pin pc[2] not assigned to an exact location on the device
    Info: Pin pc[1] not assigned to an exact location on the device
    Info: Pin pc[0] not assigned to an exact location on the device
    Info: Pin ND[7] not assigned to an exact location on the device
    Info: Pin ND[6] not assigned to an exact location on the device
    Info: Pin ND[5] not assigned to an exact location on the device
    Info: Pin ND[4] not assigned to an exact location on the device
    Info: Pin ND[3] not assigned to an exact location on the device
    Info: Pin ND[2] not assigned to an exact location on the device
    Info: Pin ND[1] not assigned to an exact location on the device
    Info: Pin ND[0] not assigned to an exact location on the device
    Info: Pin ALUSRCB not assigned to an exact location on the device
    Info: Pin Q2[7] not assigned to an exact location on the device
    Info: Pin Q2[6] not assigned to an exact location on the device
    Info: Pin Q2[5] not assigned to an exact location on the device
    Info: Pin Q2[4] not assigned to an exact location on the device
    Info: Pin Q2[3] not assigned to an exact location on the device
    Info: Pin Q2[2] not assigned to an exact location on the device
    Info: Pin Q2[1] not assigned to an exact location on the device
    Info: Pin Q2[0] not assigned to an exact location on the device
    Info: Pin memtoreg not assigned to an exact location on the device
    Info: Pin LD1 not assigned to an exact location on the device
    Info: Pin finish not assigned to an exact location on the device
    Info: Pin io_write not assigned to an exact location on the device
    Info: Pin data_inH[7] not assigned to an exact location on the device
    Info: Pin data_inH[6] not assigned to an exact location on the device
    Info: Pin data_inH[5] not assigned to an exact location on the device
    Info: Pin data_inH[4] not assigned to an exact location on the device
    Info: Pin data_inH[3] not assigned to an exact location on the device
    Info: Pin data_inH[2] not assigned to an exact location on the device
    Info: Pin data_inH[1] not assigned to an exact location on the device
    Info: Pin data_inH[0] not assigned to an exact location on the device
    Info: Pin data_inL[7] not assigned to an exact location on the device
    Info: Pin data_inL[6] not assigned to an exact location on the device
    Info: Pin data_inL[5] not assigned to an exact location on the device
    Info: Pin data_inL[4] not assigned to an exact location on the device
    Info: Pin data_inL[3] not assigned to an exact location on the device
    Info: Pin data_inL[2] not assigned to an exact location on the device
    Info: Pin data_inL[1] not assigned to an exact location on the device
    Info: Pin data_inL[0] not assigned to an exact location on the device
    Info: Pin data_out[7] not assigned to an exact location on the device
    Info: Pin data_out[6] not assigned to an exact location on the device
    Info: Pin data_out[5] not assigned to an exact location on the device
    Info: Pin data_out[4] not assigned to an exact location on the device
    Info: Pin data_out[3] not assigned to an exact location on the device
    Info: Pin data_out[2] not assigned to an exact location on the device
    Info: Pin data_out[1] not assigned to an exact location on the device
    Info: Pin data_out[0] not assigned to an exact location on the device
    Info: Pin DI[7] not assigned to an exact location on the device
    Info: Pin DI[6] not assigned to an exact location on the device
    Info: Pin DI[5] not assigned to an exact location on the device
    Info: Pin DI[4] not assigned to an exact location on the device
    Info: Pin DI[3] not assigned to an exact location on the device
    Info: Pin DI[2] not assigned to an exact location on the device
    Info: Pin DI[1] not assigned to an exact location on the device
    Info: Pin DI[0] not assigned to an exact location on the device
    Info: Pin seg_sel[3] not assigned to an exact location on the device
    Info: Pin seg_sel[2] not assigned to an exact location on the device
    Info: Pin seg_sel[1] not assigned to an exact location on the device
    Info: Pin seg_sel[0] not assigned to an exact location on the device
    Info: Pin RST not assigned to an exact location on the device
    Info: Pin CLK not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a6
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a7
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a8
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a9
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a12
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a13
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a14
        Info: Destination node lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6b71:auto_generated|ram_block1a15
        Info: Destination node Divider:inst7|clkout
        Info: Destination node reg4_8:inst3|inst6
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node ALU:inst4|S[7]~74 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node Divider:inst7|clkout 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst5 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst6 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reg4_8:inst3|inst8 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node RST (placed in PIN 24 (CLK1, LVDSCLK0n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node instrconunit:inst1|PC[7]
        Info: Destination node instrconunit:inst1|PC[6]
        Info: Destination node instrconunit:inst1|PC[5]
        Info: Destination node instrconunit:inst1|PC[4]
        Info: Destination node instrconunit:inst1|PC[3]
        Info: Destination node instrconunit:inst1|PC[2]
        Info: Destination node instrconunit:inst1|PC[1]
        Info: Destination node instrconunit:inst1|PC[0]
        Info: Destination node Flag:inst6|Flagout~16
        Info: Destination node Flag:inst6|cnt[2]
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 126 (unused VREF, 3.3V VCCIO, 0 input, 126 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Slack time is -168.934 ns between source register "reg_IO:inst11|data_inH[0]" and destination register "seg:inst13|Display:inst1|out[3]"
    Info: + Largest register to register requirement is 0.736 ns
    Info:   Shortest clock path from clock "CLK" to destination register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 78; CLK Node = 'CLK'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'seg:inst13|Display:inst1|out[3]'
        Info: Total cell delay = 1.520 ns ( 60.95 % )
        Info: Total interconnect delay = 0.974 ns ( 39.05 % )
    Info:   Longest clock path from clock "CLK" to destination register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 78; CLK Node = 'CLK'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'seg:inst13|Display:inst1|out[3]'
        Info: Total cell delay = 1.520 ns ( 60.95 % )
        Info: Total interconnect delay = 0.974 ns ( 39.05 % )
    Info:   Shortest clock path from clock "CLK" to source register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 78; CLK Node = 'CLK'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: Total cell delay = 1.520 ns ( 60.95 % )
        Info: Total interconnect delay = 0.974 ns ( 39.05 % )
    Info:   Longest clock path from clock "CLK" to source register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 78; CLK Node = 'CLK'
        Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 117; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: Total cell delay = 1.520 ns ( 60.95 % )
        Info: Total interconnect delay = 0.974 ns ( 39.05 % )
    Info:   Micro clock to output delay of source is 0.304 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 169.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.775 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~2'
        Info: 4: + IC(0.884 ns) + CELL(0.615 ns) = 3.274 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~18'
        Info: 5: + IC(0.894 ns) + CELL(0.650 ns) = 4.818 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|Add1~38'
        Info: 6: + IC(1.302 ns) + CELL(0.621 ns) = 6.741 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[3]~1'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.827 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[4]~3'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.913 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.999 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~7'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.085 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~9'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.171 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.257 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 7.763 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14'
        Info: 14: + IC(0.884 ns) + CELL(0.651 ns) = 9.298 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[101]~140'
        Info: 15: + IC(1.303 ns) + CELL(0.621 ns) = 11.222 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[3]~1'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.308 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[4]~3'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.394 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~5'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.480 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 11.566 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~9'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 11.652 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~11'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 11.738 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~13'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.824 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~15'
        Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 12.330 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16'
        Info: 24: + IC(0.876 ns) + CELL(0.651 ns) = 13.857 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[112]~118'
        Info: 25: + IC(1.294 ns) + CELL(0.621 ns) = 15.772 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[3]~1'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 15.858 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~3'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 15.944 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~5'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 16.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~7'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 16.116 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~9'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 16.202 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~11'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 16.288 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~13'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 16.374 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~15'
        Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 16.880 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16'
        Info: 34: + IC(1.330 ns) + CELL(0.202 ns) = 18.412 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[127]~103'
        Info: 35: + IC(1.321 ns) + CELL(0.596 ns) = 20.329 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~9'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 20.415 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~11'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 20.501 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 20.587 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~15'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 21.093 ns; Loc. = Unassigned; Fanout = 36; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16'
        Info: 40: + IC(1.316 ns) + CELL(0.202 ns) = 22.611 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[135]~84'
        Info: 41: + IC(1.277 ns) + CELL(0.596 ns) = 24.484 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[4]~3'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 24.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[5]~5'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 24.656 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[6]~7'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 24.742 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[7]~9'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 24.828 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[8]~11'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 24.914 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[9]~13'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 25.000 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[10]~15'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 25.506 ns; Loc. = Unassigned; Fanout = 35; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16'
        Info: 49: + IC(1.330 ns) + CELL(0.202 ns) = 27.038 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[148]~60'
        Info: 50: + IC(1.339 ns) + CELL(0.596 ns) = 28.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[6]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 29.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[7]~9'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 29.145 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[8]~11'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 29.231 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[9]~13'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 29.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[10]~15'
        Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 29.823 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16'
        Info: 56: + IC(1.166 ns) + CELL(0.366 ns) = 31.355 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~506'
        Info: 57: + IC(1.303 ns) + CELL(0.621 ns) = 33.279 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[5]~5'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 33.365 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[6]~7'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 33.451 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[7]~9'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 33.537 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[8]~11'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 33.623 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[9]~13'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 33.709 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[10]~15'
        Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 34.215 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[11]~16'
        Info: 64: + IC(1.321 ns) + CELL(0.206 ns) = 35.742 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~229'
        Info: 65: + IC(0.912 ns) + CELL(0.596 ns) = 37.250 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~5'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 37.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~7'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 37.422 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~9'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 37.508 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~11'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 37.594 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~13'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 37.680 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~15'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 37.766 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~17'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 37.852 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~19'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 37.938 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~21'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 38.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~23'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 38.110 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add2~25'
        Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 38.616 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|Add2~26'
        Info: 77: + IC(1.660 ns) + CELL(0.621 ns) = 40.897 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[7]~9'
        Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 41.403 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[8]~10'
        Info: 79: + IC(1.277 ns) + CELL(0.202 ns) = 42.882 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[138]~237'
        Info: 80: + IC(1.277 ns) + CELL(0.596 ns) = 44.755 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[3]~3'
        Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 44.841 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[4]~5'
        Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 44.927 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[5]~7'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 45.013 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[6]~9'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 45.099 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[7]~11'
        Info: 85: + IC(0.000 ns) + CELL(0.506 ns) = 45.605 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12'
        Info: 86: + IC(1.277 ns) + CELL(0.624 ns) = 47.506 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[145]~214'
        Info: 87: + IC(1.303 ns) + CELL(0.621 ns) = 49.430 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[2]~1'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 49.516 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[3]~3'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 49.602 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[4]~5'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 49.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[5]~7'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 49.774 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[6]~9'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 49.860 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[7]~11'
        Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 50.366 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12'
        Info: 94: + IC(0.912 ns) + CELL(0.624 ns) = 51.902 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[153]~198'
        Info: 95: + IC(0.885 ns) + CELL(0.621 ns) = 53.408 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[2]~1'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 53.494 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[3]~3'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 53.580 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[4]~5'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 53.666 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[5]~7'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 53.752 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[6]~9'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 53.838 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[7]~11'
        Info: 101: + IC(0.000 ns) + CELL(0.506 ns) = 54.344 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12'
        Info: 102: + IC(1.321 ns) + CELL(0.202 ns) = 55.867 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[164]~187'
        Info: 103: + IC(1.686 ns) + CELL(0.596 ns) = 58.149 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[5]~7'
        Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 58.235 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[6]~9'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 58.321 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[7]~11'
        Info: 106: + IC(0.000 ns) + CELL(0.506 ns) = 58.827 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12'
        Info: 107: + IC(1.686 ns) + CELL(0.202 ns) = 60.715 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[170]~173'
        Info: 108: + IC(0.912 ns) + CELL(0.596 ns) = 62.223 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[3]~3'
        Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 62.309 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[4]~5'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 62.395 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[5]~7'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 62.481 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[6]~9'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 62.567 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[7]~11'
        Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 63.073 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12'
        Info: 114: + IC(1.157 ns) + CELL(0.366 ns) = 64.596 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[180]~759'
        Info: 115: + IC(1.294 ns) + CELL(0.621 ns) = 66.511 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[5]~7'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 66.597 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[6]~9'
        Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 66.683 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[7]~11'
        Info: 118: + IC(0.000 ns) + CELL(0.506 ns) = 67.189 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12'
        Info: 119: + IC(1.157 ns) + CELL(0.366 ns) = 68.712 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[189]~761'
        Info: 120: + IC(1.294 ns) + CELL(0.621 ns) = 70.627 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[6]~9'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 70.713 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[7]~11'
        Info: 122: + IC(0.000 ns) + CELL(0.506 ns) = 71.219 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12'
        Info: 123: + IC(1.157 ns) + CELL(0.366 ns) = 72.742 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[198]~763'
        Info: 124: + IC(1.666 ns) + CELL(0.621 ns) = 75.029 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[7]~11'
        Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 75.535 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12'
        Info: 126: + IC(0.902 ns) + CELL(0.624 ns) = 77.061 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[201]~102'
        Info: 127: + IC(0.578 ns) + CELL(0.621 ns) = 78.260 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[2]~1'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 78.346 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[3]~3'
        Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 78.432 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[4]~5'
        Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 78.518 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[5]~7'
        Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 78.604 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[6]~9'
        Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 78.690 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[7]~11'
        Info: 133: + IC(0.000 ns) + CELL(0.506 ns) = 79.196 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12'
        Info: 134: + IC(1.320 ns) + CELL(0.202 ns) = 80.718 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[214]~89'
        Info: 135: + IC(1.321 ns) + CELL(0.596 ns) = 82.635 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[7]~11'
        Info: 136: + IC(0.000 ns) + CELL(0.506 ns) = 83.141 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12'
        Info: 137: + IC(1.166 ns) + CELL(0.366 ns) = 84.673 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[221]~773'
        Info: 138: + IC(1.303 ns) + CELL(0.621 ns) = 86.597 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[6]~9'
        Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 86.683 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[7]~11'
        Info: 140: + IC(0.000 ns) + CELL(0.506 ns) = 87.189 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12'
        Info: 141: + IC(1.166 ns) + CELL(0.366 ns) = 88.721 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[229]~776'
        Info: 142: + IC(1.303 ns) + CELL(0.621 ns) = 90.645 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[6]~9'
        Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 90.731 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[7]~11'
        Info: 144: + IC(0.000 ns) + CELL(0.506 ns) = 91.237 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12'
        Info: 145: + IC(0.902 ns) + CELL(0.624 ns) = 92.763 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[233]~38'
        Info: 146: + IC(1.294 ns) + CELL(0.621 ns) = 94.678 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[2]~1'
        Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 94.764 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[3]~3'
        Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 94.850 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[4]~5'
        Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 94.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[5]~7'
        Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 95.022 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[6]~9'
        Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 95.108 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[7]~11'
        Info: 152: + IC(0.000 ns) + CELL(0.506 ns) = 95.614 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12'
        Info: 153: + IC(1.157 ns) + CELL(0.370 ns) = 97.141 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[242]~797'
        Info: 154: + IC(1.294 ns) + CELL(0.621 ns) = 99.056 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[3]~3'
        Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 99.142 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[4]~5'
        Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 99.228 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[5]~7'
        Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 99.314 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[6]~9'
        Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 99.400 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[7]~11'
        Info: 159: + IC(0.000 ns) + CELL(0.506 ns) = 99.906 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[8]~12'
        Info: 160: + IC(1.321 ns) + CELL(0.206 ns) = 101.433 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core|romout[0][5]~181'
        Info: 161: + IC(0.912 ns) + CELL(0.596 ns) = 102.941 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~7'
        Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 103.027 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~9'
        Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 103.113 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~11'
        Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 103.199 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~13'
        Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 103.285 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~15'
        Info: 166: + IC(0.000 ns) + CELL(0.086 ns) = 103.371 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~17'
        Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 103.457 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~19'
        Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 103.543 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~21'
        Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 103.629 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~23'
        Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 103.715 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~25'
        Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 103.801 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~27'
        Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 103.887 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add3~29'
        Info: 173: + IC(0.000 ns) + CELL(0.506 ns) = 104.393 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'seg:inst13|Decoder:inst|Add3~30'
        Info: 174: + IC(1.620 ns) + CELL(0.621 ns) = 106.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~10'
        Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 106.720 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~12'
        Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 106.806 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~14'
        Info: 177: + IC(0.000 ns) + CELL(0.506 ns) = 107.312 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~15'
        Info: 178: + IC(0.912 ns) + CELL(0.202 ns) = 108.426 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[75]~169'
        Info: 179: + IC(0.912 ns) + CELL(0.596 ns) = 109.934 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[1]~1'
        Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 110.020 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[2]~3'
        Info: 181: + IC(0.000 ns) + CELL(0.086 ns) = 110.106 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[3]~5'
        Info: 182: + IC(0.000 ns) + CELL(0.086 ns) = 110.192 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[4]~7'
        Info: 183: + IC(0.000 ns) + CELL(0.506 ns) = 110.698 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[5]~8'
        Info: 184: + IC(0.903 ns) + CELL(0.624 ns) = 112.225 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[80]~154'
        Info: 185: + IC(0.885 ns) + CELL(0.621 ns) = 113.731 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[1]~1'
        Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 113.817 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[2]~3'
        Info: 187: + IC(0.000 ns) + CELL(0.086 ns) = 113.903 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[3]~5'
        Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 113.989 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[4]~7'
        Info: 189: + IC(0.000 ns) + CELL(0.506 ns) = 114.495 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[5]~8'
        Info: 190: + IC(0.494 ns) + CELL(0.624 ns) = 115.613 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[85]~144'
        Info: 191: + IC(0.885 ns) + CELL(0.621 ns) = 117.119 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[1]~1'
        Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 117.205 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[2]~3'
        Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 117.291 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[3]~5'
        Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 117.377 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[4]~7'
        Info: 195: + IC(0.000 ns) + CELL(0.506 ns) = 117.883 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[5]~8'
        Info: 196: + IC(0.494 ns) + CELL(0.624 ns) = 119.001 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[90]~134'
        Info: 197: + IC(0.885 ns) + CELL(0.621 ns) = 120.507 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[1]~1'
        Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 120.593 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[2]~3'
        Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 120.679 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[3]~5'
        Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 120.765 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[4]~7'
        Info: 201: + IC(0.000 ns) + CELL(0.506 ns) = 121.271 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[5]~8'
        Info: 202: + IC(0.921 ns) + CELL(0.624 ns) = 122.816 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[95]~124'
        Info: 203: + IC(1.312 ns) + CELL(0.621 ns) = 124.749 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[1]~1'
        Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 124.835 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[2]~3'
        Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 124.921 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[3]~5'
        Info: 206: + IC(0.000 ns) + CELL(0.086 ns) = 125.007 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[4]~7'
        Info: 207: + IC(0.000 ns) + CELL(0.506 ns) = 125.513 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[5]~8'
        Info: 208: + IC(0.921 ns) + CELL(0.624 ns) = 127.058 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[100]~114'
        Info: 209: + IC(0.885 ns) + CELL(0.621 ns) = 128.564 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[1]~1'
        Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 128.650 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[2]~3'
        Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 128.736 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[3]~5'
        Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 128.822 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[4]~7'
        Info: 213: + IC(0.000 ns) + CELL(0.506 ns) = 129.328 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[5]~8'
        Info: 214: + IC(0.494 ns) + CELL(0.624 ns) = 130.446 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[105]~104'
        Info: 215: + IC(0.885 ns) + CELL(0.621 ns) = 131.952 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[1]~1'
        Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 132.038 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[2]~3'
        Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 132.124 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[3]~5'
        Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 132.210 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[4]~7'
        Info: 219: + IC(0.000 ns) + CELL(0.506 ns) = 132.716 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[5]~8'
        Info: 220: + IC(0.912 ns) + CELL(0.624 ns) = 134.252 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[110]~94'
        Info: 221: + IC(0.885 ns) + CELL(0.621 ns) = 135.758 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[1]~1'
        Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 135.844 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[2]~3'
        Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 135.930 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[3]~5'
        Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 136.016 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[4]~7'
        Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 136.522 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[5]~8'
        Info: 226: + IC(0.494 ns) + CELL(0.624 ns) = 137.640 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[115]~84'
        Info: 227: + IC(0.885 ns) + CELL(0.621 ns) = 139.146 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[1]~1'
        Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 139.232 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[2]~3'
        Info: 229: + IC(0.000 ns) + CELL(0.086 ns) = 139.318 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[3]~5'
        Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 139.404 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[4]~7'
        Info: 231: + IC(0.000 ns) + CELL(0.506 ns) = 139.910 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[5]~8'
        Info: 232: + IC(0.494 ns) + CELL(0.624 ns) = 141.028 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[120]~74'
        Info: 233: + IC(0.885 ns) + CELL(0.621 ns) = 142.534 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[1]~1'
        Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 142.620 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[2]~3'
        Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 142.706 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[3]~5'
        Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 142.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[4]~7'
        Info: 237: + IC(0.000 ns) + CELL(0.506 ns) = 143.298 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[5]~8'
        Info: 238: + IC(0.920 ns) + CELL(0.624 ns) = 144.842 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[125]~64'
        Info: 239: + IC(1.311 ns) + CELL(0.621 ns) = 146.774 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[1]~1'
        Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 146.860 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[2]~3'
        Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 146.946 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[3]~5'
        Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 147.032 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[4]~7'
        Info: 243: + IC(0.000 ns) + CELL(0.506 ns) = 147.538 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[5]~8'
        Info: 244: + IC(0.920 ns) + CELL(0.624 ns) = 149.082 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[130]~54'
        Info: 245: + IC(0.885 ns) + CELL(0.621 ns) = 150.588 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[1]~1'
        Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 150.674 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[2]~3'
        Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 150.760 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[3]~5'
        Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 150.846 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[4]~7'
        Info: 249: + IC(0.000 ns) + CELL(0.506 ns) = 151.352 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[5]~8'
        Info: 250: + IC(0.494 ns) + CELL(0.624 ns) = 152.470 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[135]~44'
        Info: 251: + IC(0.885 ns) + CELL(0.621 ns) = 153.976 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[1]~1'
        Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 154.062 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[2]~3'
        Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 154.148 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[3]~5'
        Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 154.234 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[4]~7'
        Info: 255: + IC(0.000 ns) + CELL(0.506 ns) = 154.740 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[5]~8'
        Info: 256: + IC(0.912 ns) + CELL(0.624 ns) = 156.276 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[140]~34'
        Info: 257: + IC(1.293 ns) + CELL(0.621 ns) = 158.190 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[1]~1'
        Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 158.276 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[2]~3'
        Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 158.362 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[3]~5'
        Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 158.448 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[4]~7'
        Info: 261: + IC(0.000 ns) + CELL(0.506 ns) = 158.954 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[5]~8'
        Info: 262: + IC(0.494 ns) + CELL(0.624 ns) = 160.072 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[145]~24'
        Info: 263: + IC(0.885 ns) + CELL(0.621 ns) = 161.578 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[1]~1'
        Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 161.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[2]~3'
        Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 161.750 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[3]~5'
        Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 161.836 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[4]~7'
        Info: 267: + IC(0.000 ns) + CELL(0.506 ns) = 162.342 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[5]~8'
        Info: 268: + IC(0.467 ns) + CELL(0.650 ns) = 163.459 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[150]~14'
        Info: 269: + IC(0.578 ns) + CELL(0.621 ns) = 164.658 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[1]~1'
        Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 164.744 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[2]~3'
        Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 164.830 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[3]~5'
        Info: 272: + IC(0.000 ns) + CELL(0.086 ns) = 164.916 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[4]~7'
        Info: 273: + IC(0.000 ns) + CELL(0.506 ns) = 165.422 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[5]~8'
        Info: 274: + IC(1.330 ns) + CELL(0.596 ns) = 167.348 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add6~1'
        Info: 275: + IC(0.000 ns) + CELL(0.086 ns) = 167.434 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add6~3'
        Info: 276: + IC(0.000 ns) + CELL(0.506 ns) = 167.940 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add6~4'
        Info: 277: + IC(0.187 ns) + CELL(0.624 ns) = 168.751 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector0~0'
        Info: 278: + IC(0.441 ns) + CELL(0.370 ns) = 169.562 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector0~1'
        Info: 279: + IC(0.000 ns) + CELL(0.108 ns) = 169.670 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'seg:inst13|Display:inst1|out[3]'
        Info: Total cell delay = 81.145 ns ( 47.83 % )
        Info: Total interconnect delay = 88.525 ns ( 52.17 % )
Info: Estimated most critical path is register to register delay of 169.670 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y4; Fanout = 8; REG Node = 'reg_IO:inst11|data_inH[0]'
    Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X27_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~1'
    Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.775 ns; Loc. = LAB_X27_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~2'
    Info: 4: + IC(0.884 ns) + CELL(0.615 ns) = 3.274 ns; Loc. = LAB_X26_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~18'
    Info: 5: + IC(0.894 ns) + CELL(0.650 ns) = 4.818 ns; Loc. = LAB_X27_Y7; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|Add1~38'
    Info: 6: + IC(1.302 ns) + CELL(0.621 ns) = 6.741 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[3]~1'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.827 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[4]~3'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.913 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[5]~5'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.999 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[6]~7'
    Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.085 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~9'
    Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.171 ns; Loc. = LAB_X27_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~11'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.257 ns; Loc. = LAB_X27_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~13'
    Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 7.763 ns; Loc. = LAB_X27_Y5; Fanout = 24; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14'
    Info: 14: + IC(0.884 ns) + CELL(0.651 ns) = 9.298 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[101]~140'
    Info: 15: + IC(1.303 ns) + CELL(0.621 ns) = 11.222 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[3]~1'
    Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.308 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[4]~3'
    Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.394 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[5]~5'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.480 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[6]~7'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 11.566 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~9'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 11.652 ns; Loc. = LAB_X26_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~11'
    Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 11.738 ns; Loc. = LAB_X26_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~13'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.824 ns; Loc. = LAB_X26_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~15'
    Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 12.330 ns; Loc. = LAB_X26_Y5; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16'
    Info: 24: + IC(0.876 ns) + CELL(0.651 ns) = 13.857 ns; Loc. = LAB_X26_Y6; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[112]~118'
    Info: 25: + IC(1.294 ns) + CELL(0.621 ns) = 15.772 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[3]~1'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 15.858 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~3'
    Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 15.944 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~5'
    Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 16.030 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~7'
    Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 16.116 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~9'
    Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 16.202 ns; Loc. = LAB_X26_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~11'
    Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 16.288 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~13'
    Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 16.374 ns; Loc. = LAB_X26_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~15'
    Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 16.880 ns; Loc. = LAB_X26_Y7; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16'
    Info: 34: + IC(1.330 ns) + CELL(0.202 ns) = 18.412 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[127]~103'
    Info: 35: + IC(1.321 ns) + CELL(0.596 ns) = 20.329 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~9'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 20.415 ns; Loc. = LAB_X26_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~11'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 20.501 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~13'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 20.587 ns; Loc. = LAB_X26_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~15'
    Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 21.093 ns; Loc. = LAB_X26_Y6; Fanout = 36; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16'
    Info: 40: + IC(1.316 ns) + CELL(0.202 ns) = 22.611 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[135]~84'
    Info: 41: + IC(1.277 ns) + CELL(0.596 ns) = 24.484 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[4]~3'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 24.570 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[5]~5'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 24.656 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[6]~7'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 24.742 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[7]~9'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 24.828 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[8]~11'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 24.914 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[9]~13'
    Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 25.000 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[10]~15'
    Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 25.506 ns; Loc. = LAB_X24_Y6; Fanout = 35; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16'
    Info: 49: + IC(1.330 ns) + CELL(0.202 ns) = 27.038 ns; Loc. = LAB_X24_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[148]~60'
    Info: 50: + IC(1.339 ns) + CELL(0.596 ns) = 28.973 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[6]~7'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 29.059 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[7]~9'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 29.145 ns; Loc. = LAB_X24_Y4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[8]~11'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 29.231 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[9]~13'
    Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 29.317 ns; Loc. = LAB_X24_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[10]~15'
    Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 29.823 ns; Loc. = LAB_X24_Y4; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16'
    Info: 56: + IC(1.166 ns) + CELL(0.366 ns) = 31.355 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~506'
    Info: 57: + IC(1.303 ns) + CELL(0.621 ns) = 33.279 ns; Loc. = LAB_X25_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[5]~5'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 33.365 ns; Loc. = LAB_X25_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[6]~7'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 33.451 ns; Loc. = LAB_X25_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[7]~9'
    Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 33.537 ns; Loc. = LAB_X25_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[8]~11'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 33.623 ns; Loc. = LAB_X25_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[9]~13'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 33.709 ns; Loc. = LAB_X25_Y4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[10]~15'
    Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 34.215 ns; Loc. = LAB_X25_Y4; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[11]~16'
    Info: 64: + IC(1.321 ns) + CELL(0.206 ns) = 35.742 ns; Loc. = LAB_X25_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~229'
    Info: 65: + IC(0.912 ns) + CELL(0.596 ns) = 37.250 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~5'
    Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 37.336 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~7'
    Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 37.422 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~9'
    Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 37.508 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~11'
    Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 37.594 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~13'
    Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 37.680 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~15'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 37.766 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~17'
    Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 37.852 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~19'
    Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 37.938 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~21'
    Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 38.024 ns; Loc. = LAB_X24_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~23'
    Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 38.110 ns; Loc. = LAB_X24_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add2~25'
    Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 38.616 ns; Loc. = LAB_X24_Y5; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|Add2~26'
    Info: 77: + IC(1.660 ns) + CELL(0.621 ns) = 40.897 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[7]~9'
    Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 41.403 ns; Loc. = LAB_X21_Y6; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[8]~10'
    Info: 79: + IC(1.277 ns) + CELL(0.202 ns) = 42.882 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[138]~237'
    Info: 80: + IC(1.277 ns) + CELL(0.596 ns) = 44.755 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[3]~3'
    Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 44.841 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[4]~5'
    Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 44.927 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[5]~7'
    Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 45.013 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[6]~9'
    Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 45.099 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[7]~11'
    Info: 85: + IC(0.000 ns) + CELL(0.506 ns) = 45.605 ns; Loc. = LAB_X21_Y6; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12'
    Info: 86: + IC(1.277 ns) + CELL(0.624 ns) = 47.506 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[145]~214'
    Info: 87: + IC(1.303 ns) + CELL(0.621 ns) = 49.430 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[2]~1'
    Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 49.516 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[3]~3'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 49.602 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[4]~5'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 49.688 ns; Loc. = LAB_X20_Y6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[5]~7'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 49.774 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[6]~9'
    Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 49.860 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[7]~11'
    Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 50.366 ns; Loc. = LAB_X20_Y6; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12'
    Info: 94: + IC(0.912 ns) + CELL(0.624 ns) = 51.902 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[153]~198'
    Info: 95: + IC(0.885 ns) + CELL(0.621 ns) = 53.408 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[2]~1'
    Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 53.494 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[3]~3'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 53.580 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[4]~5'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 53.666 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[5]~7'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 53.752 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[6]~9'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 53.838 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[7]~11'
    Info: 101: + IC(0.000 ns) + CELL(0.506 ns) = 54.344 ns; Loc. = LAB_X19_Y8; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12'
    Info: 102: + IC(1.321 ns) + CELL(0.202 ns) = 55.867 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[164]~187'
    Info: 103: + IC(1.686 ns) + CELL(0.596 ns) = 58.149 ns; Loc. = LAB_X20_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[5]~7'
    Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 58.235 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[6]~9'
    Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 58.321 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[7]~11'
    Info: 106: + IC(0.000 ns) + CELL(0.506 ns) = 58.827 ns; Loc. = LAB_X20_Y8; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12'
    Info: 107: + IC(1.686 ns) + CELL(0.202 ns) = 60.715 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[170]~173'
    Info: 108: + IC(0.912 ns) + CELL(0.596 ns) = 62.223 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[3]~3'
    Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 62.309 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[4]~5'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 62.395 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[5]~7'
    Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 62.481 ns; Loc. = LAB_X19_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[6]~9'
    Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 62.567 ns; Loc. = LAB_X19_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[7]~11'
    Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 63.073 ns; Loc. = LAB_X19_Y9; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12'
    Info: 114: + IC(1.157 ns) + CELL(0.366 ns) = 64.596 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[180]~759'
    Info: 115: + IC(1.294 ns) + CELL(0.621 ns) = 66.511 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[5]~7'
    Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 66.597 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[6]~9'
    Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 66.683 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[7]~11'
    Info: 118: + IC(0.000 ns) + CELL(0.506 ns) = 67.189 ns; Loc. = LAB_X20_Y9; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12'
    Info: 119: + IC(1.157 ns) + CELL(0.366 ns) = 68.712 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[189]~761'
    Info: 120: + IC(1.294 ns) + CELL(0.621 ns) = 70.627 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[6]~9'
    Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 70.713 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[7]~11'
    Info: 122: + IC(0.000 ns) + CELL(0.506 ns) = 71.219 ns; Loc. = LAB_X21_Y9; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12'
    Info: 123: + IC(1.157 ns) + CELL(0.366 ns) = 72.742 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[198]~763'
    Info: 124: + IC(1.666 ns) + CELL(0.621 ns) = 75.029 ns; Loc. = LAB_X24_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[7]~11'
    Info: 125: + IC(0.000 ns) + CELL(0.506 ns) = 75.535 ns; Loc. = LAB_X24_Y9; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12'
    Info: 126: + IC(0.902 ns) + CELL(0.624 ns) = 77.061 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[201]~102'
    Info: 127: + IC(0.578 ns) + CELL(0.621 ns) = 78.260 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[2]~1'
    Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 78.346 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[3]~3'
    Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 78.432 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[4]~5'
    Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 78.518 ns; Loc. = LAB_X24_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[5]~7'
    Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 78.604 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[6]~9'
    Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 78.690 ns; Loc. = LAB_X24_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[7]~11'
    Info: 133: + IC(0.000 ns) + CELL(0.506 ns) = 79.196 ns; Loc. = LAB_X24_Y10; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12'
    Info: 134: + IC(1.320 ns) + CELL(0.202 ns) = 80.718 ns; Loc. = LAB_X25_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[214]~89'
    Info: 135: + IC(1.321 ns) + CELL(0.596 ns) = 82.635 ns; Loc. = LAB_X25_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[7]~11'
    Info: 136: + IC(0.000 ns) + CELL(0.506 ns) = 83.141 ns; Loc. = LAB_X25_Y10; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12'
    Info: 137: + IC(1.166 ns) + CELL(0.366 ns) = 84.673 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[221]~773'
    Info: 138: + IC(1.303 ns) + CELL(0.621 ns) = 86.597 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[6]~9'
    Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 86.683 ns; Loc. = LAB_X26_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[7]~11'
    Info: 140: + IC(0.000 ns) + CELL(0.506 ns) = 87.189 ns; Loc. = LAB_X26_Y10; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12'
    Info: 141: + IC(1.166 ns) + CELL(0.366 ns) = 88.721 ns; Loc. = LAB_X26_Y12; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[229]~776'
    Info: 142: + IC(1.303 ns) + CELL(0.621 ns) = 90.645 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[6]~9'
    Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 90.731 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[7]~11'
    Info: 144: + IC(0.000 ns) + CELL(0.506 ns) = 91.237 ns; Loc. = LAB_X27_Y10; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12'
    Info: 145: + IC(0.902 ns) + CELL(0.624 ns) = 92.763 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[233]~38'
    Info: 146: + IC(1.294 ns) + CELL(0.621 ns) = 94.678 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[2]~1'
    Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 94.764 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[3]~3'
    Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 94.850 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[4]~5'
    Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 94.936 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[5]~7'
    Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 95.022 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[6]~9'
    Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 95.108 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[7]~11'
    Info: 152: + IC(0.000 ns) + CELL(0.506 ns) = 95.614 ns; Loc. = LAB_X25_Y12; Fanout = 21; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12'
    Info: 153: + IC(1.157 ns) + CELL(0.370 ns) = 97.141 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[242]~797'
    Info: 154: + IC(1.294 ns) + CELL(0.621 ns) = 99.056 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[3]~3'
    Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 99.142 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[4]~5'
    Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 99.228 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[5]~7'
    Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 99.314 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[6]~9'
    Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 99.400 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[7]~11'
    Info: 159: + IC(0.000 ns) + CELL(0.506 ns) = 99.906 ns; Loc. = LAB_X25_Y12; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[8]~12'
    Info: 160: + IC(1.321 ns) + CELL(0.206 ns) = 101.433 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core|romout[0][5]~181'
    Info: 161: + IC(0.912 ns) + CELL(0.596 ns) = 102.941 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~7'
    Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 103.027 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~9'
    Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 103.113 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~11'
    Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 103.199 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~13'
    Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 103.285 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~15'
    Info: 166: + IC(0.000 ns) + CELL(0.086 ns) = 103.371 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~17'
    Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 103.457 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~19'
    Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 103.543 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~21'
    Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 103.629 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~23'
    Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 103.715 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~25'
    Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 103.801 ns; Loc. = LAB_X25_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~27'
    Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 103.887 ns; Loc. = LAB_X25_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add3~29'
    Info: 173: + IC(0.000 ns) + CELL(0.506 ns) = 104.393 ns; Loc. = LAB_X25_Y11; Fanout = 9; COMB Node = 'seg:inst13|Decoder:inst|Add3~30'
    Info: 174: + IC(1.620 ns) + CELL(0.621 ns) = 106.634 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~10'
    Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 106.720 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~12'
    Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 106.806 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~14'
    Info: 177: + IC(0.000 ns) + CELL(0.506 ns) = 107.312 ns; Loc. = LAB_X19_Y11; Fanout = 8; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~15'
    Info: 178: + IC(0.912 ns) + CELL(0.202 ns) = 108.426 ns; Loc. = LAB_X20_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[75]~169'
    Info: 179: + IC(0.912 ns) + CELL(0.596 ns) = 109.934 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[1]~1'
    Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 110.020 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[2]~3'
    Info: 181: + IC(0.000 ns) + CELL(0.086 ns) = 110.106 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[3]~5'
    Info: 182: + IC(0.000 ns) + CELL(0.086 ns) = 110.192 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[4]~7'
    Info: 183: + IC(0.000 ns) + CELL(0.506 ns) = 110.698 ns; Loc. = LAB_X19_Y11; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[5]~8'
    Info: 184: + IC(0.903 ns) + CELL(0.624 ns) = 112.225 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[80]~154'
    Info: 185: + IC(0.885 ns) + CELL(0.621 ns) = 113.731 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[1]~1'
    Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 113.817 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[2]~3'
    Info: 187: + IC(0.000 ns) + CELL(0.086 ns) = 113.903 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[3]~5'
    Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 113.989 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[4]~7'
    Info: 189: + IC(0.000 ns) + CELL(0.506 ns) = 114.495 ns; Loc. = LAB_X19_Y10; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[5]~8'
    Info: 190: + IC(0.494 ns) + CELL(0.624 ns) = 115.613 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[85]~144'
    Info: 191: + IC(0.885 ns) + CELL(0.621 ns) = 117.119 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[1]~1'
    Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 117.205 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[2]~3'
    Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 117.291 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[3]~5'
    Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 117.377 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[4]~7'
    Info: 195: + IC(0.000 ns) + CELL(0.506 ns) = 117.883 ns; Loc. = LAB_X19_Y10; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[5]~8'
    Info: 196: + IC(0.494 ns) + CELL(0.624 ns) = 119.001 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[90]~134'
    Info: 197: + IC(0.885 ns) + CELL(0.621 ns) = 120.507 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[1]~1'
    Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 120.593 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[2]~3'
    Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 120.679 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[3]~5'
    Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 120.765 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[4]~7'
    Info: 201: + IC(0.000 ns) + CELL(0.506 ns) = 121.271 ns; Loc. = LAB_X21_Y10; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[5]~8'
    Info: 202: + IC(0.921 ns) + CELL(0.624 ns) = 122.816 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[95]~124'
    Info: 203: + IC(1.312 ns) + CELL(0.621 ns) = 124.749 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[1]~1'
    Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 124.835 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[2]~3'
    Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 124.921 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[3]~5'
    Info: 206: + IC(0.000 ns) + CELL(0.086 ns) = 125.007 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[4]~7'
    Info: 207: + IC(0.000 ns) + CELL(0.506 ns) = 125.513 ns; Loc. = LAB_X21_Y10; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[5]~8'
    Info: 208: + IC(0.921 ns) + CELL(0.624 ns) = 127.058 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[100]~114'
    Info: 209: + IC(0.885 ns) + CELL(0.621 ns) = 128.564 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[1]~1'
    Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 128.650 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[2]~3'
    Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 128.736 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[3]~5'
    Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 128.822 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[4]~7'
    Info: 213: + IC(0.000 ns) + CELL(0.506 ns) = 129.328 ns; Loc. = LAB_X20_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[5]~8'
    Info: 214: + IC(0.494 ns) + CELL(0.624 ns) = 130.446 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[105]~104'
    Info: 215: + IC(0.885 ns) + CELL(0.621 ns) = 131.952 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[1]~1'
    Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 132.038 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[2]~3'
    Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 132.124 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[3]~5'
    Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 132.210 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[4]~7'
    Info: 219: + IC(0.000 ns) + CELL(0.506 ns) = 132.716 ns; Loc. = LAB_X20_Y7; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[5]~8'
    Info: 220: + IC(0.912 ns) + CELL(0.624 ns) = 134.252 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[110]~94'
    Info: 221: + IC(0.885 ns) + CELL(0.621 ns) = 135.758 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[1]~1'
    Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 135.844 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[2]~3'
    Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 135.930 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[3]~5'
    Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 136.016 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[4]~7'
    Info: 225: + IC(0.000 ns) + CELL(0.506 ns) = 136.522 ns; Loc. = LAB_X20_Y5; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[5]~8'
    Info: 226: + IC(0.494 ns) + CELL(0.624 ns) = 137.640 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[115]~84'
    Info: 227: + IC(0.885 ns) + CELL(0.621 ns) = 139.146 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[1]~1'
    Info: 228: + IC(0.000 ns) + CELL(0.086 ns) = 139.232 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[2]~3'
    Info: 229: + IC(0.000 ns) + CELL(0.086 ns) = 139.318 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[3]~5'
    Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 139.404 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[4]~7'
    Info: 231: + IC(0.000 ns) + CELL(0.506 ns) = 139.910 ns; Loc. = LAB_X20_Y5; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[5]~8'
    Info: 232: + IC(0.494 ns) + CELL(0.624 ns) = 141.028 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[120]~74'
    Info: 233: + IC(0.885 ns) + CELL(0.621 ns) = 142.534 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[1]~1'
    Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 142.620 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[2]~3'
    Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 142.706 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[3]~5'
    Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 142.792 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[4]~7'
    Info: 237: + IC(0.000 ns) + CELL(0.506 ns) = 143.298 ns; Loc. = LAB_X22_Y5; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[5]~8'
    Info: 238: + IC(0.920 ns) + CELL(0.624 ns) = 144.842 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[125]~64'
    Info: 239: + IC(1.311 ns) + CELL(0.621 ns) = 146.774 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[1]~1'
    Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 146.860 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[2]~3'
    Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 146.946 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[3]~5'
    Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 147.032 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[4]~7'
    Info: 243: + IC(0.000 ns) + CELL(0.506 ns) = 147.538 ns; Loc. = LAB_X22_Y5; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[5]~8'
    Info: 244: + IC(0.920 ns) + CELL(0.624 ns) = 149.082 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[130]~54'
    Info: 245: + IC(0.885 ns) + CELL(0.621 ns) = 150.588 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[1]~1'
    Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 150.674 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[2]~3'
    Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 150.760 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[3]~5'
    Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 150.846 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[4]~7'
    Info: 249: + IC(0.000 ns) + CELL(0.506 ns) = 151.352 ns; Loc. = LAB_X21_Y8; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[5]~8'
    Info: 250: + IC(0.494 ns) + CELL(0.624 ns) = 152.470 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[135]~44'
    Info: 251: + IC(0.885 ns) + CELL(0.621 ns) = 153.976 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[1]~1'
    Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 154.062 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[2]~3'
    Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 154.148 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[3]~5'
    Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 154.234 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[4]~7'
    Info: 255: + IC(0.000 ns) + CELL(0.506 ns) = 154.740 ns; Loc. = LAB_X21_Y8; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[5]~8'
    Info: 256: + IC(0.912 ns) + CELL(0.624 ns) = 156.276 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[140]~34'
    Info: 257: + IC(1.293 ns) + CELL(0.621 ns) = 158.190 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[1]~1'
    Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 158.276 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[2]~3'
    Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 158.362 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[3]~5'
    Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 158.448 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[4]~7'
    Info: 261: + IC(0.000 ns) + CELL(0.506 ns) = 158.954 ns; Loc. = LAB_X22_Y11; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[5]~8'
    Info: 262: + IC(0.494 ns) + CELL(0.624 ns) = 160.072 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[145]~24'
    Info: 263: + IC(0.885 ns) + CELL(0.621 ns) = 161.578 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[1]~1'
    Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 161.664 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[2]~3'
    Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 161.750 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[3]~5'
    Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 161.836 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[4]~7'
    Info: 267: + IC(0.000 ns) + CELL(0.506 ns) = 162.342 ns; Loc. = LAB_X22_Y11; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[5]~8'
    Info: 268: + IC(0.467 ns) + CELL(0.650 ns) = 163.459 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[150]~14'
    Info: 269: + IC(0.578 ns) + CELL(0.621 ns) = 164.658 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[1]~1'
    Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 164.744 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[2]~3'
    Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 164.830 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[3]~5'
    Info: 272: + IC(0.000 ns) + CELL(0.086 ns) = 164.916 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[4]~7'
    Info: 273: + IC(0.000 ns) + CELL(0.506 ns) = 165.422 ns; Loc. = LAB_X21_Y11; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[5]~8'
    Info: 274: + IC(1.330 ns) + CELL(0.596 ns) = 167.348 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add6~1'
    Info: 275: + IC(0.000 ns) + CELL(0.086 ns) = 167.434 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add6~3'
    Info: 276: + IC(0.000 ns) + CELL(0.506 ns) = 167.940 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add6~4'
    Info: 277: + IC(0.187 ns) + CELL(0.624 ns) = 168.751 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector0~0'
    Info: 278: + IC(0.441 ns) + CELL(0.370 ns) = 169.562 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector0~1'
    Info: 279: + IC(0.000 ns) + CELL(0.108 ns) = 169.670 ns; Loc. = LAB_X22_Y9; Fanout = 8; REG Node = 'seg:inst13|Display:inst1|out[3]'
    Info: Total cell delay = 81.145 ns ( 47.83 % )
    Info: Total interconnect delay = 88.525 ns ( 52.17 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources
    Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 126 output pins without output pin load capacitance assignment
    Info: Pin "IO0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IO1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "writemem" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "flagout[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wrflag" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg_we" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "S[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pc[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ND[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALUSRCB" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Q2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memtoreg" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LD1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "finish" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "io_write" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inH[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_inL[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_sel[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_sel[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_sel[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_sel[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 23 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin flagout[7] has GND driving its datain port
    Info: Pin flagout[6] has GND driving its datain port
    Info: Pin flagout[5] has GND driving its datain port
    Info: Pin flagout[4] has GND driving its datain port
    Info: Pin flagout[3] has GND driving its datain port
    Info: Pin flagout[2] has GND driving its datain port
    Info: Pin ND[7] has GND driving its datain port
    Info: Pin ND[6] has GND driving its datain port
    Info: Pin ND[5] has GND driving its datain port
    Info: Pin ND[4] has GND driving its datain port
    Info: Pin ND[3] has GND driving its datain port
    Info: Pin ND[2] has GND driving its datain port
    Info: Pin LD1 has VCC driving its datain port
    Info: Pin finish has VCC driving its datain port
    Info: Pin data_out[7] has VCC driving its datain port
    Info: Pin DI[7] has GND driving its datain port
    Info: Pin DI[6] has GND driving its datain port
    Info: Pin DI[5] has GND driving its datain port
    Info: Pin DI[4] has GND driving its datain port
    Info: Pin DI[3] has GND driving its datain port
    Info: Pin DI[2] has GND driving its datain port
    Info: Pin DI[1] has GND driving its datain port
    Info: Pin DI[0] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file E:/Studies/Junior/EDA/Simple CPU/systemB1/systemB1.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Wed Oct 19 15:43:33 2011
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Studies/Junior/EDA/Simple CPU/systemB1/systemB1.fit.smsg.


