Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Aug 10 14:30:12 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mod_6_counter_timing_summary_routed.rpt -pb mod_6_counter_timing_summary_routed.pb -rpx mod_6_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_6_counter
| Device       : 7a35tl-csg325
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 3.539ns (65.158%)  route 1.892ns (34.842%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 r  Q_reg[2]/Q
                         net (fo=3, routed)           1.892     2.389    Q_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         3.042     5.431 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.431    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.286ns  (logic 3.391ns (64.153%)  route 1.895ns (35.847%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  Q_reg[0]/Q
                         net (fo=4, routed)           1.895     2.431    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.855     5.286 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.286    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.141ns  (logic 3.416ns (66.456%)  route 1.724ns (33.544%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  Q_reg[1]/Q
                         net (fo=3, routed)           1.724     2.260    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.880     5.141 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.141    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.051ns  (logic 1.008ns (49.127%)  route 1.044ns (50.873%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.008     1.008 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.044     2.051    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.051ns  (logic 1.008ns (49.127%)  route 1.044ns (50.873%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.008     1.008 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.044     2.051    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.051ns  (logic 1.008ns (49.127%)  route 1.044ns (50.873%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         1.008     1.008 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.044     2.051    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.478ns  (logic 0.684ns (46.273%)  route 0.794ns (53.727%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 f  Q_reg[0]/Q
                         net (fo=4, routed)           0.794     1.330    Q_OBUF[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.148     1.478 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.478    Q[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.475ns  (logic 0.694ns (47.063%)  route 0.781ns (52.937%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  Q_reg[0]/Q
                         net (fo=4, routed)           0.781     1.317    Q_OBUF[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.158     1.475 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Q[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.465ns  (logic 0.684ns (46.701%)  route 0.781ns (53.299%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  Q_reg[0]/Q
                         net (fo=4, routed)           0.781     1.317    Q_OBUF[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.148     1.465 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.465    Q[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.247ns (49.957%)  route 0.247ns (50.043%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[1]/Q
                         net (fo=3, routed)           0.247     0.440    Q_OBUF[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.054     0.494 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.494    Q[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.255ns (50.754%)  route 0.247ns (49.246%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[1]/Q
                         net (fo=3, routed)           0.247     0.440    Q_OBUF[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.062     0.502 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Q[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.255ns (42.701%)  route 0.342ns (57.299%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 f  Q_reg[0]/Q
                         net (fo=4, routed)           0.342     0.535    Q_OBUF[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.062     0.597 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.597    Q[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.419ns (45.590%)  route 0.500ns (54.410%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.419     0.419 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.500     0.918    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.419ns (45.590%)  route 0.500ns (54.410%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.419     0.419 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.500     0.918    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.419ns (45.590%)  route 0.500ns (54.410%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.419     0.419 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.500     0.918    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.472ns (74.066%)  route 0.515ns (25.934%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[1]/Q
                         net (fo=3, routed)           0.515     0.708    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.279     1.987 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.987    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.447ns (70.764%)  route 0.598ns (29.236%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[0]/Q
                         net (fo=4, routed)           0.598     0.791    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.254     2.044 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.044    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.518ns (71.939%)  route 0.592ns (28.061%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.177     0.177 r  Q_reg[2]/Q
                         net (fo=3, routed)           0.592     0.769    Q_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.341     2.110 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.110    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------





