

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Sep  5 11:50:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2453|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    1345|    573|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    2323|    480|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   16|    3668|   3506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_13s_71s_71_5_1_U7731     |mul_13s_71s_71_5_1     |        0|   3|  441|  256|    0|
    |mul_43ns_36ns_79_3_1_U7732   |mul_43ns_36ns_79_3_1   |        0|   4|  230|  147|    0|
    |mul_49ns_44ns_93_5_1_U7733   |mul_49ns_44ns_93_5_1   |        0|   4|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U7734  |mul_50ns_50ns_100_5_1  |        0|   4|  340|   86|    0|
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                        |                       |        0|  15| 1345|  573|    0|
    +-----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U7735  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 * i1 + i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                            |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1347_8_fu_855_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1347_9_fu_861_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln813_12_fu_759_p2     |         +|   0|  0|   51|          44|          44|
    |add_ln813_fu_682_p2        |         +|   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_768_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_691_p2    |         +|   0|  0|   51|          44|          44|
    |m_exp_fu_301_p2            |         +|   0|  0|   12|          12|          11|
    |out_exp_V_fu_978_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_875_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_40_fu_849_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_43_fu_635_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_45_fu_806_p2         |         +|   0|  0|   65|          58|           5|
    |ret_V_fu_511_p2            |         +|   0|  0|   14|          13|           1|
    |e_frac_V_1_fu_323_p2       |         -|   0|  0|   61|           1|          54|
    |m_diff_V_fu_559_p2         |         -|   0|  0|   66|          59|          59|
    |sub_ln1512_fu_345_p2       |         -|   0|  0|   12|          10|          11|
    |and_ln1035_1_fu_1048_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln1035_2_fu_1096_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln1035_3_fu_1102_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln1035_fu_1032_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln211_fu_922_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln338_1_fu_1075_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln338_fu_1022_p2       |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_912_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_pinf_fu_927_p2        |       and|   0|  0|    2|           1|           1|
    |r_V_37_fu_450_p2           |      ashr|   0|  0|  182|          64|          64|
    |r_V_fu_387_p2              |      ashr|   0|  0|  210|          71|          71|
    |icmp_ln1003_fu_505_p2      |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln1019_6_fu_291_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1019_fu_285_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1035_fu_897_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1039_fu_973_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln1654_fu_470_p2      |      icmp|   0|  0|   31|          71|          71|
    |icmp_ln338_fu_363_p2       |      icmp|   0|  0|   12|          12|           1|
    |or_ln1035_1_fu_1080_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln1035_2_fu_1090_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln1035_fu_1037_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln214_fu_932_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln338_fu_954_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|   64|           1|           1|
    |p_Result_30_fu_1001_p3     |    select|   0|  0|   52|           1|          52|
    |r_V_46_fu_399_p3           |    select|   0|  0|   71|           1|          71|
    |r_exp_V_4_fu_880_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_42_fu_525_p3         |    select|   0|  0|   13|           1|          13|
    |select_ln1002_fu_517_p3    |    select|   0|  0|   13|           1|          13|
    |select_ln1019_fu_1062_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln1035_fu_1054_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln1523_fu_455_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln214_1_fu_946_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln214_fu_938_p3     |    select|   0|  0|   63|           1|          63|
    |select_ln253_fu_329_p3     |    select|   0|  0|   54|           1|          54|
    |select_ln339_fu_965_p3     |    select|   0|  0|   63|           1|           1|
    |ush_fu_355_p3              |    select|   0|  0|   12|           1|          12|
    |r_V_34_fu_393_p2           |       shl|   0|  0|  210|          71|          71|
    |r_V_36_fu_445_p2           |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1019_fu_1043_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln1023_fu_907_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1035_fu_1084_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln338_1_fu_1069_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln338_fu_1027_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln970_fu_917_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2453|        1192|        1618|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1234                       |    8|   0|    8|          0|
    |Z3_V_reg_1241                       |    8|   0|    8|          0|
    |Z3_V_reg_1241_pp0_iter11_reg        |    8|   0|    8|          0|
    |Z4_reg_1246                         |   35|   0|   35|          0|
    |add_ln1347_8_reg_1376               |  105|   0|  105|          0|
    |add_ln1347_9_reg_1381               |  106|   0|  106|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1334              |   50|   0|   50|          0|
    |exp_Z1_V_reg_1329                   |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1339                |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1297              |   44|   0|   44|          0|
    |f_Z3_reg_1267                       |   26|   0|   26|          0|
    |icmp_ln1019_6_reg_1140              |    1|   0|    1|          0|
    |icmp_ln1019_reg_1132                |    1|   0|    1|          0|
    |icmp_ln1035_reg_1396                |    1|   0|    1|          0|
    |icmp_ln1654_reg_1202                |    1|   0|    1|          0|
    |icmp_ln338_reg_1163                 |    1|   0|    1|          0|
    |isNeg_reg_1152                      |    1|   0|    1|          0|
    |isNeg_reg_1152_pp0_iter1_reg        |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1229                |    8|   0|    8|          0|
    |m_fix_l_reg_1181                    |   64|   0|   64|          0|
    |p_Result_26_reg_1127                |    1|   0|    1|          0|
    |p_Result_29_reg_1187                |    1|   0|    1|          0|
    |p_Result_29_reg_1187_pp0_iter2_reg  |    1|   0|    1|          0|
    |r_V_48_reg_1359                     |  100|   0|  100|          0|
    |r_exp_V_4_reg_1391                  |   13|   0|   13|          0|
    |ret_V_42_reg_1212                   |   13|   0|   13|          0|
    |ret_V_43_reg_1261                   |   36|   0|   36|          0|
    |ret_V_44_reg_1272                   |   34|   0|   43|          9|
    |ret_V_45_reg_1354                   |   58|   0|   58|          0|
    |select_ln253_reg_1146               |   54|   0|   54|          0|
    |sext_ln1488_reg_1176                |   32|   0|   32|          0|
    |sext_ln256_reg_1171                 |   64|   0|   71|          7|
    |tmp_18_reg_1303                     |   40|   0|   40|          0|
    |tmp_reg_1386                        |    1|   0|    1|          0|
    |tmp_s_reg_1224                      |   58|   0|   58|          0|
    |trunc_ln1347_3_reg_1371             |   56|   0|   56|          0|
    |trunc_ln1347_reg_1366               |   57|   0|   57|          0|
    |trunc_ln186_reg_1403                |   11|   0|   11|          0|
    |trunc_ln813_2_reg_1324              |   36|   0|   36|          0|
    |trunc_ln813_reg_1197                |   59|   0|   59|          0|
    |trunc_ln813_s_reg_1287              |   20|   0|   20|          0|
    |ush_reg_1158                        |   12|   0|   12|          0|
    |Z2_V_reg_1234                       |   64|  32|    8|          0|
    |exp_Z1_V_reg_1329                   |   64|  32|   58|          0|
    |exp_Z2P_m_1_V_reg_1297              |   64|  32|   44|          0|
    |icmp_ln1019_6_reg_1140              |   64|  32|    1|          0|
    |icmp_ln1019_reg_1132                |   64|  32|    1|          0|
    |icmp_ln1654_reg_1202                |   64|  32|    1|          0|
    |icmp_ln338_reg_1163                 |   64|  32|    1|          0|
    |m_diff_hi_V_reg_1229                |   64|  32|    8|          0|
    |p_Result_26_reg_1127                |   64|  32|    1|          0|
    |ret_V_42_reg_1212                   |   64|  32|   13|          0|
    |ret_V_43_reg_1261                   |   64|  32|   36|          0|
    |ret_V_44_reg_1272                   |   64|  32|   43|          9|
    |select_ln253_reg_1146               |   64|  32|   54|          0|
    |tmp_18_reg_1303                     |   64|  32|   40|          0|
    |trunc_ln813_reg_1197                |   64|  32|   59|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2323| 480| 1747|         25|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  exp_generic<double>|  return value|
|x          |   in|   64|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 31 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 32 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%es_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 33 'partselect' 'es_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%es_sig_V = trunc i64 %data_V"   --->   Operation 34 'trunc' 'es_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %es_exp_V, i11 2047"   --->   Operation 35 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln1019_6 = icmp_eq  i52 %es_sig_V, i52 0"   --->   Operation 36 'icmp' 'icmp_ln1019_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %es_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 37 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 38 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_27 = trunc i64 %data_V"   --->   Operation 39 'trunc' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_27"   --->   Operation 40 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i53 %p_Result_28"   --->   Operation 41 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.23ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %zext_ln294"   --->   Operation 42 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %p_Result_26, i54 %e_frac_V_1, i54 %zext_ln294" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 43 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 44 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %es_exp_V"   --->   Operation 45 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 46 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %m_exp"   --->   Operation 47 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 48 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_frac_l_V = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7 0"   --->   Operation 49 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i61 %m_frac_l_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 50 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 51 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 52 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r_V_46)   --->   "%r_V = ashr i71 %sext_ln256, i71 %zext_ln1488"   --->   Operation 53 'ashr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V_46)   --->   "%r_V_34 = shl i71 %sext_ln256, i71 %zext_ln1488"   --->   Operation 54 'shl' 'r_V_34' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (4.60ns) (out node of the LUT)   --->   "%r_V_46 = select i1 %isNeg, i71 %r_V, i71 %r_V_34"   --->   Operation 55 'select' 'r_V_46' <Predicate = true> <Delay = 4.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %r_V_46, i32 7, i32 70"   --->   Operation 56 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %r_V_46, i32 55, i32 70"   --->   Operation 57 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %r_V_46, i32 70"   --->   Operation 58 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 59 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_47 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 60 'mul' 'r_V_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i71 %r_V_46"   --->   Operation 61 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.59>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i32 %sext_ln1488"   --->   Operation 62 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_36 = shl i64 %m_fix_l, i64 %zext_ln1454"   --->   Operation 63 'shl' 'r_V_36' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_37 = ashr i64 %m_fix_l, i64 %zext_ln1454"   --->   Operation 64 'ashr' 'r_V_37' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_47 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 65 'mul' 'r_V_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%select_ln1523 = select i1 %isNeg, i64 %r_V_36, i64 %r_V_37"   --->   Operation 66 'select' 'select_ln1523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1523, i7 0"   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln1654 = icmp_ne  i71 %shl_ln, i71 %sext_ln256"   --->   Operation 68 'icmp' 'icmp_ln1654' <Predicate = true> <Delay = 4.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_47 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 69 'mul' 'r_V_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_29, i18 131072"   --->   Operation 70 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %rhs"   --->   Operation 71 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_41 = add i31 %r_V_47, i31 %sext_ln1347"   --->   Operation 72 'add' 'ret_V_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.23>
ST_5 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_41 = add i31 %r_V_47, i31 %sext_ln1347"   --->   Operation 73 'add' 'ret_V_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_41, i32 18, i32 30"   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_41, i32 30"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_41"   --->   Operation 76 'trunc' 'trunc_ln1003' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 77 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.67ns)   --->   "%ret_V = add i13 %trunc_ln, i13 1"   --->   Operation 78 'add' 'ret_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %trunc_ln, i13 %ret_V"   --->   Operation 79 'select' 'select_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_42 = select i1 %p_Result_s, i13 %select_ln1002, i13 %trunc_ln"   --->   Operation 80 'select' 'ret_V_42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_42"   --->   Operation 81 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [5/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 82 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 83 [4/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 83 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 84 [3/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 84 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 85 [2/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 85 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 86 [1/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 86 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_41, i32 13, i32 70"   --->   Operation 87 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.64>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_s, i1 0"   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln813, i59 %and_ln"   --->   Operation 89 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 90 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 91 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 92 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 93 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 94 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i8 %Z4_ind"   --->   Operation 95 'zext' 'zext_ln541_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_6"   --->   Operation 96 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 97 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i8 %Z3_V"   --->   Operation 98 'zext' 'zext_ln541_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_7"   --->   Operation 99 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 100 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 101 [1/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 101 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 102 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i35 %Z4"   --->   Operation 103 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i10 %r"   --->   Operation 104 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (2.67ns)   --->   "%ret_V_43 = add i36 %zext_ln813_13, i36 %zext_ln813_14"   --->   Operation 105 'add' 'ret_V_43' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 106 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%ret_V_44 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 107 'bitconcatenate' 'ret_V_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_44"   --->   Operation 108 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i36 %ret_V_43"   --->   Operation 109 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [3/3] (7.08ns)   --->   "%r_V_43 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 110 'mul' 'r_V_43' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 111 [2/3] (7.08ns)   --->   "%r_V_43 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 111 'mul' 'r_V_43' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 112 [1/3] (7.08ns)   --->   "%r_V_43 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 112 'mul' 'r_V_43' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_43, i32 59, i32 78"   --->   Operation 113 'partselect' 'trunc_ln813_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i8 %Z2_V"   --->   Operation 114 'zext' 'zext_ln541_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_8"   --->   Operation 115 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 116 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.67>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i43 %ret_V_44"   --->   Operation 117 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i20 %trunc_ln813_s"   --->   Operation 118 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (2.71ns)   --->   "%add_ln813 = add i36 %ret_V_43, i36 %zext_ln813"   --->   Operation 119 'add' 'add_ln813' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i36 %add_ln813"   --->   Operation 120 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_15, i44 %zext_ln1347"   --->   Operation 121 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 122 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 123 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.66>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_18"   --->   Operation 124 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i49 %exp_Z2_m_1_V"   --->   Operation 125 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 126 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [5/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 127 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.66>
ST_18 : Operation 128 [4/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 128 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.66>
ST_19 : Operation 129 [3/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 129 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.66>
ST_20 : Operation 130 [2/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 130 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.66>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 131 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 132 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 133 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_21 : Operation 134 [1/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 134 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_44, i32 57, i32 92"   --->   Operation 135 'partselect' 'trunc_ln813_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 136 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 136 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_18, i2 0"   --->   Operation 137 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1347_12 = zext i51 %lhs_V_8"   --->   Operation 138 'zext' 'zext_ln1347_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i36 %trunc_ln813_2"   --->   Operation 139 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (2.98ns)   --->   "%add_ln813_12 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_16"   --->   Operation 140 'add' 'add_ln813_12' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i44 %add_ln813_12"   --->   Operation 141 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_17, i52 %zext_ln1347_12"   --->   Operation 142 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 143 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 144 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i50 %exp_Z1_hi_V"   --->   Operation 145 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 146 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [5/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 147 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 148 [4/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 148 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 149 [3/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 149 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 150 [2/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 150 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 151 [1/1] (3.36ns)   --->   "%ret_V_45 = add i58 %exp_Z1_V, i58 16"   --->   Operation 151 'add' 'ret_V_45' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 152 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_45"   --->   Operation 153 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1347_3 = trunc i58 %ret_V_45"   --->   Operation 154 'trunc' 'trunc_ln1347_3' <Predicate = (!icmp_ln1019)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.58>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_45, i49 0"   --->   Operation 155 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1347_13 = zext i100 %r_V_48"   --->   Operation 156 'zext' 'zext_ln1347_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 157 'bitconcatenate' 'trunc_ln8' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1347_14 = zext i100 %r_V_48"   --->   Operation 158 'zext' 'zext_ln1347_14' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_3, i49 0"   --->   Operation 159 'bitconcatenate' 'trunc_ln1347_2' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1347_15 = zext i100 %r_V_48"   --->   Operation 160 'zext' 'zext_ln1347_15' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (4.75ns)   --->   "%ret_V_40 = add i107 %lhs_V_11, i107 %zext_ln1347_13"   --->   Operation 161 'add' 'ret_V_40' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (4.69ns)   --->   "%add_ln1347_8 = add i105 %trunc_ln1347_2, i105 %zext_ln1347_15"   --->   Operation 162 'add' 'add_ln1347_8' <Predicate = (!icmp_ln1019)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [1/1] (4.72ns)   --->   "%add_ln1347_9 = add i106 %trunc_ln8, i106 %zext_ln1347_14"   --->   Operation 163 'add' 'add_ln1347_9' <Predicate = (!icmp_ln1019)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_40, i32 106"   --->   Operation 164 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_42, i13 8191"   --->   Operation 165 'add' 'r_exp_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 166 [1/1] (0.69ns)   --->   "%r_exp_V_4 = select i1 %tmp, i13 %ret_V_42, i13 %r_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 166 'select' 'r_exp_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_4, i32 10, i32 12"   --->   Operation 167 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_25, i3 0"   --->   Operation 168 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_4"   --->   Operation 169 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln1019)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 4.91>
ST_29 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 170 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019_6, i1 1"   --->   Operation 171 'xor' 'xor_ln1023' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019, i1 %xor_ln1023" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 172 'and' 'x_is_NaN' <Predicate = (icmp_ln1019)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln970 = xor i1 %p_Result_26, i1 1"   --->   Operation 173 'xor' 'xor_ln970' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln211 = and i1 %icmp_ln1019_6, i1 %xor_ln970" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 174 'and' 'and_ln211' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln211, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 175 'and' 'x_is_pinf' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 176 'or' 'or_ln214' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %x_is_NaN, i64 nan, i64 inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 177 'select' 'select_ln214' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, i64 %select_ln214, i64 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 178 'select' 'select_ln214_1' <Predicate = (icmp_ln1019)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 179 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln1654, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 179 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32 53"   --->   Operation 180 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%select_ln339 = select i1 %tmp_26, i64 0, i64 inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 181 'select' 'select_ln339' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_4, i13 7170"   --->   Operation 182 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 183 'add' 'out_exp_V' <Predicate = (!icmp_ln1019)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%tmp_7 = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_9, i32 54, i32 105"   --->   Operation 184 'partselect' 'tmp_7' <Predicate = (!icmp_ln1019 & tmp)> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%tmp_8 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_8, i32 53, i32 104"   --->   Operation 185 'partselect' 'tmp_8' <Predicate = (!icmp_ln1019 & !tmp)> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%p_Result_30 = select i1 %tmp, i52 %tmp_7, i52 %tmp_8" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 186 'select' 'p_Result_30' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%p_Result_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %p_Result_30"   --->   Operation 187 'bitconcatenate' 'p_Result_31' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_31" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526]   --->   Operation 188 'bitcast' 'bitcast_ln526' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %or_ln338" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 189 'and' 'and_ln338' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%xor_ln338 = xor i1 %icmp_ln338, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 190 'xor' 'xor_ln338' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%and_ln1035 = and i1 %icmp_ln1035, i1 %xor_ln338"   --->   Operation 191 'and' 'and_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%or_ln1035 = or i1 %and_ln338, i1 %and_ln1035"   --->   Operation 192 'or' 'or_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.97ns)   --->   "%xor_ln1019 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 193 'xor' 'xor_ln1019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1035_1 = and i1 %or_ln1035, i1 %xor_ln1019"   --->   Operation 194 'and' 'and_ln1035_1' <Predicate = (!icmp_ln1019)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1035 = select i1 %and_ln1035_1, i64 %select_ln339, i64 %bitcast_ln526"   --->   Operation 195 'select' 'select_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035_1)   --->   "%select_ln1019 = select i1 %icmp_ln1019, i64 %select_ln214_1, i64 %select_ln1035"   --->   Operation 196 'select' 'select_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%xor_ln338_1 = xor i1 %or_ln338, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 197 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 198 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%or_ln1035_1 = or i1 %icmp_ln338, i1 %icmp_ln1035"   --->   Operation 199 'or' 'or_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%xor_ln1035 = xor i1 %or_ln1035_1, i1 1"   --->   Operation 200 'xor' 'xor_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%or_ln1035_2 = or i1 %and_ln338_1, i1 %xor_ln1035"   --->   Operation 201 'or' 'or_ln1035_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%and_ln1035_2 = and i1 %or_ln1035_2, i1 %xor_ln1019"   --->   Operation 202 'and' 'and_ln1035_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1035_3 = and i1 %and_ln1035_2, i1 %icmp_ln1039"   --->   Operation 203 'and' 'and_ln1035_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1035_1 = select i1 %and_ln1035_3, i64 0, i64 %select_ln1019"   --->   Operation 204 'select' 'select_ln1035_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %select_ln1035_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 205 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 000000000000000000000000000000]
data_V                                                             (bitcast       ) [ 000000000000000000000000000000]
p_Result_26                                                        (bitselect     ) [ 011111111111111111111111111111]
es_exp_V                                                           (partselect    ) [ 000000000000000000000000000000]
es_sig_V                                                           (trunc         ) [ 000000000000000000000000000000]
icmp_ln1019                                                        (icmp          ) [ 011111111111111111111111111111]
icmp_ln1019_6                                                      (icmp          ) [ 011111111111111111111111111111]
zext_ln515                                                         (zext          ) [ 000000000000000000000000000000]
m_exp                                                              (add           ) [ 000000000000000000000000000000]
p_Result_27                                                        (trunc         ) [ 000000000000000000000000000000]
p_Result_28                                                        (bitconcatenate) [ 000000000000000000000000000000]
zext_ln294                                                         (zext          ) [ 000000000000000000000000000000]
e_frac_V_1                                                         (sub           ) [ 000000000000000000000000000000]
select_ln253                                                       (select        ) [ 011111111111111111111111111111]
isNeg                                                              (bitselect     ) [ 011100000000000000000000000000]
sub_ln1512                                                         (sub           ) [ 000000000000000000000000000000]
sext_ln1512                                                        (sext          ) [ 000000000000000000000000000000]
ush                                                                (select        ) [ 011000000000000000000000000000]
icmp_ln338                                                         (icmp          ) [ 011111111111111111111111111111]
m_frac_l_V                                                         (bitconcatenate) [ 000000000000000000000000000000]
sext_ln256                                                         (sext          ) [ 010100000000000000000000000000]
sext_ln1488                                                        (sext          ) [ 010100000000000000000000000000]
zext_ln1488                                                        (zext          ) [ 000000000000000000000000000000]
r_V                                                                (ashr          ) [ 000000000000000000000000000000]
r_V_34                                                             (shl           ) [ 000000000000000000000000000000]
r_V_46                                                             (select        ) [ 000000000000000000000000000000]
m_fix_l                                                            (partselect    ) [ 010100000000000000000000000000]
m_fix_hi_V                                                         (partselect    ) [ 000000000000000000000000000000]
p_Result_29                                                        (bitselect     ) [ 010110000000000000000000000000]
sext_ln1271                                                        (sext          ) [ 010110000000000000000000000000]
trunc_ln813                                                        (trunc         ) [ 010111111111000000000000000000]
zext_ln1454                                                        (zext          ) [ 000000000000000000000000000000]
r_V_36                                                             (shl           ) [ 000000000000000000000000000000]
r_V_37                                                             (ashr          ) [ 000000000000000000000000000000]
select_ln1523                                                      (select        ) [ 000000000000000000000000000000]
shl_ln                                                             (bitconcatenate) [ 000000000000000000000000000000]
icmp_ln1654                                                        (icmp          ) [ 010011111111111111111111111111]
r_V_47                                                             (mul           ) [ 010001000000000000000000000000]
rhs                                                                (bitconcatenate) [ 000000000000000000000000000000]
sext_ln1347                                                        (sext          ) [ 010001000000000000000000000000]
ret_V_41                                                           (add           ) [ 000000000000000000000000000000]
trunc_ln                                                           (partselect    ) [ 000000000000000000000000000000]
p_Result_s                                                         (bitselect     ) [ 000000000000000000000000000000]
trunc_ln1003                                                       (trunc         ) [ 000000000000000000000000000000]
icmp_ln1003                                                        (icmp          ) [ 000000000000000000000000000000]
ret_V                                                              (add           ) [ 000000000000000000000000000000]
select_ln1002                                                      (select        ) [ 000000000000000000000000000000]
ret_V_42                                                           (select        ) [ 010000111111111111111111111110]
sext_ln1270                                                        (sext          ) [ 010000011110000000000000000000]
r_V_41                                                             (mul           ) [ 000000000000000000000000000000]
tmp_s                                                              (partselect    ) [ 010000000001000000000000000000]
and_ln                                                             (bitconcatenate) [ 000000000000000000000000000000]
m_diff_V                                                           (sub           ) [ 000000000000000000000000000000]
m_diff_hi_V                                                        (partselect    ) [ 010000000000111111111100000000]
Z2_V                                                               (partselect    ) [ 010000000000111111111110000000]
Z3_V                                                               (partselect    ) [ 010000000000110000000000000000]
Z4                                                                 (trunc         ) [ 010000000000100000000000000000]
Z4_ind                                                             (partselect    ) [ 000000000000000000000000000000]
zext_ln541_6                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 010000000000100000000000000000]
zext_ln541_7                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 (getelementptr ) [ 010000000000100000000000000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load   (load          ) [ 000000000000000000000000000000]
r                                                                  (partselect    ) [ 000000000000000000000000000000]
zext_ln813_13                                                      (zext          ) [ 000000000000000000000000000000]
zext_ln813_14                                                      (zext          ) [ 000000000000000000000000000000]
ret_V_43                                                           (add           ) [ 010000000000011110000000000000]
f_Z3                                                               (load          ) [ 010000000000010000000000000000]
ret_V_44                                                           (bitconcatenate) [ 010000000000001110000000000000]
zext_ln1270                                                        (zext          ) [ 010000000000001100000000000000]
zext_ln1273                                                        (zext          ) [ 010000000000001100000000000000]
r_V_43                                                             (mul           ) [ 000000000000000000000000000000]
trunc_ln813_s                                                      (partselect    ) [ 010000000000000010000000000000]
zext_ln541_8                                                       (zext          ) [ 000000000000000000000000000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr   (getelementptr ) [ 010000000000000010000000000000]
zext_ln1347                                                        (zext          ) [ 000000000000000000000000000000]
zext_ln813                                                         (zext          ) [ 000000000000000000000000000000]
add_ln813                                                          (add           ) [ 000000000000000000000000000000]
zext_ln813_15                                                      (zext          ) [ 000000000000000000000000000000]
exp_Z2P_m_1_V                                                      (add           ) [ 010000000000000001111110000000]
f_Z2_V                                                             (load          ) [ 000000000000000000000000000000]
tmp_18                                                             (partselect    ) [ 010000000000000001111110000000]
exp_Z2_m_1_V                                                       (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1270_2                                                      (zext          ) [ 010000000000000000111100000000]
zext_ln1273_6                                                      (zext          ) [ 010000000000000000111100000000]
zext_ln541                                                         (zext          ) [ 000000000000000000000000000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 010000000000000000000010000000]
r_V_44                                                             (mul           ) [ 000000000000000000000000000000]
trunc_ln813_2                                                      (partselect    ) [ 010000000000000000000010000000]
exp_Z1_V                                                           (load          ) [ 010000000000000000000001111100]
lhs_V_8                                                            (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1347_12                                                     (zext          ) [ 000000000000000000000000000000]
zext_ln813_16                                                      (zext          ) [ 000000000000000000000000000000]
add_ln813_12                                                       (add           ) [ 000000000000000000000000000000]
zext_ln813_17                                                      (zext          ) [ 000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 000000000000000000000000000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 010000000000000000000001000000]
exp_Z1_hi_V                                                        (partselect    ) [ 010000000000000000000001000000]
zext_ln1271                                                        (zext          ) [ 010000000000000000000000111100]
zext_ln1273_7                                                      (zext          ) [ 010000000000000000000000111100]
ret_V_45                                                           (add           ) [ 010000000000000000000000000010]
r_V_48                                                             (mul           ) [ 010000000000000000000000000010]
trunc_ln1347                                                       (trunc         ) [ 010000000000000000000000000010]
trunc_ln1347_3                                                     (trunc         ) [ 010000000000000000000000000010]
lhs_V_11                                                           (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1347_13                                                     (zext          ) [ 000000000000000000000000000000]
trunc_ln8                                                          (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1347_14                                                     (zext          ) [ 000000000000000000000000000000]
trunc_ln1347_2                                                     (bitconcatenate) [ 000000000000000000000000000000]
zext_ln1347_15                                                     (zext          ) [ 000000000000000000000000000000]
ret_V_40                                                           (add           ) [ 000000000000000000000000000000]
add_ln1347_8                                                       (add           ) [ 010000000000000000000000000001]
add_ln1347_9                                                       (add           ) [ 010000000000000000000000000001]
tmp                                                                (bitselect     ) [ 010000000000000000000000000001]
r_exp_V                                                            (add           ) [ 000000000000000000000000000000]
r_exp_V_4                                                          (select        ) [ 010000000000000000000000000001]
tmp_25                                                             (partselect    ) [ 000000000000000000000000000000]
icmp_ln1035                                                        (icmp          ) [ 010000000000000000000000000001]
trunc_ln186                                                        (trunc         ) [ 010000000000000000000000000001]
specpipeline_ln187                                                 (specpipeline  ) [ 000000000000000000000000000000]
xor_ln1023                                                         (xor           ) [ 000000000000000000000000000000]
x_is_NaN                                                           (and           ) [ 000000000000000000000000000000]
xor_ln970                                                          (xor           ) [ 000000000000000000000000000000]
and_ln211                                                          (and           ) [ 000000000000000000000000000000]
x_is_pinf                                                          (and           ) [ 000000000000000000000000000000]
or_ln214                                                           (or            ) [ 000000000000000000000000000000]
select_ln214                                                       (select        ) [ 000000000000000000000000000000]
select_ln214_1                                                     (select        ) [ 000000000000000000000000000000]
or_ln338                                                           (or            ) [ 000000000000000000000000000000]
tmp_26                                                             (bitselect     ) [ 000000000000000000000000000000]
select_ln339                                                       (select        ) [ 000000000000000000000000000000]
icmp_ln1039                                                        (icmp          ) [ 000000000000000000000000000000]
out_exp_V                                                          (add           ) [ 000000000000000000000000000000]
tmp_7                                                              (partselect    ) [ 000000000000000000000000000000]
tmp_8                                                              (partselect    ) [ 000000000000000000000000000000]
p_Result_30                                                        (select        ) [ 000000000000000000000000000000]
p_Result_31                                                        (bitconcatenate) [ 000000000000000000000000000000]
bitcast_ln526                                                      (bitcast       ) [ 000000000000000000000000000000]
and_ln338                                                          (and           ) [ 000000000000000000000000000000]
xor_ln338                                                          (xor           ) [ 000000000000000000000000000000]
and_ln1035                                                         (and           ) [ 000000000000000000000000000000]
or_ln1035                                                          (or            ) [ 000000000000000000000000000000]
xor_ln1019                                                         (xor           ) [ 000000000000000000000000000000]
and_ln1035_1                                                       (and           ) [ 000000000000000000000000000000]
select_ln1035                                                      (select        ) [ 000000000000000000000000000000]
select_ln1019                                                      (select        ) [ 000000000000000000000000000000]
xor_ln338_1                                                        (xor           ) [ 000000000000000000000000000000]
and_ln338_1                                                        (and           ) [ 000000000000000000000000000000]
or_ln1035_1                                                        (or            ) [ 000000000000000000000000000000]
xor_ln1035                                                         (xor           ) [ 000000000000000000000000000000]
or_ln1035_2                                                        (or            ) [ 000000000000000000000000000000]
and_ln1035_2                                                       (and           ) [ 000000000000000000000000000000]
and_ln1035_3                                                       (and           ) [ 000000000000000000000000000000]
select_ln1035_1                                                    (select        ) [ 000000000000000000000000000000]
ret_ln368                                                          (ret           ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="x_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="26" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="26" slack="1"/>
<pin id="223" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/11 f_Z3/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="26" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="42" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="58" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/21 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/21 "/>
</bind>
</comp>

<comp id="259" class="1004" name="data_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_26_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="es_exp_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp_V/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="es_sig_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln1019_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln1019_6_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="52" slack="0"/>
<pin id="293" dir="0" index="1" bw="52" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_6/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln515_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="m_exp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Result_27_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_27/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_28_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="53" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="52" slack="0"/>
<pin id="315" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln294_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="53" slack="0"/>
<pin id="321" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="e_frac_V_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="53" slack="0"/>
<pin id="326" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln253_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="54" slack="0"/>
<pin id="332" dir="0" index="2" bw="54" slack="0"/>
<pin id="333" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="isNeg_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln1512_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln1512_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="ush_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="12" slack="0"/>
<pin id="358" dir="0" index="2" bw="12" slack="0"/>
<pin id="359" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln338_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="m_frac_l_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="61" slack="0"/>
<pin id="371" dir="0" index="1" bw="54" slack="1"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln256_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="61" slack="0"/>
<pin id="378" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln256/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1488_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln1488_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="r_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="61" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_34_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="61" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_34/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_V_46_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="71" slack="0"/>
<pin id="402" dir="0" index="2" bw="71" slack="0"/>
<pin id="403" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_46/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="m_fix_l_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="71" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="0" index="3" bw="8" slack="0"/>
<pin id="411" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="m_fix_hi_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="71" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="8" slack="0"/>
<pin id="421" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_29_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="71" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1271_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln813_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="71" slack="0"/>
<pin id="440" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln1454_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_36_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_36/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="r_V_37_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_37/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln1523_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1523/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="shl_ln_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="71" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln1654_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="71" slack="0"/>
<pin id="472" dir="0" index="1" bw="71" slack="1"/>
<pin id="473" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1654/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="rhs_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="19" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="2"/>
<pin id="478" dir="0" index="2" bw="18" slack="0"/>
<pin id="479" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln1347_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="19" slack="0"/>
<pin id="484" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="0" index="1" bw="31" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Result_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="31" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln1003_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1003/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln1003_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="18" slack="0"/>
<pin id="507" dir="0" index="1" bw="18" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="ret_V_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln1002_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="13" slack="0"/>
<pin id="520" dir="0" index="2" bw="13" slack="0"/>
<pin id="521" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="ret_V_42_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="13" slack="0"/>
<pin id="528" dir="0" index="2" bw="13" slack="0"/>
<pin id="529" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_42/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln1270_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="13" slack="1"/>
<pin id="535" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="0"/>
<pin id="538" dir="0" index="1" bw="71" slack="0"/>
<pin id="539" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_41/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="58" slack="0"/>
<pin id="544" dir="0" index="1" bw="71" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="0" index="3" bw="8" slack="0"/>
<pin id="547" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="59" slack="0"/>
<pin id="554" dir="0" index="1" bw="58" slack="1"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="m_diff_V_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="59" slack="9"/>
<pin id="561" dir="0" index="1" bw="59" slack="0"/>
<pin id="562" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="m_diff_hi_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="59" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="Z2_V_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="59" slack="0"/>
<pin id="577" dir="0" index="2" bw="7" slack="0"/>
<pin id="578" dir="0" index="3" bw="7" slack="0"/>
<pin id="579" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/11 "/>
</bind>
</comp>

<comp id="584" class="1004" name="Z3_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="59" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="0" index="3" bw="7" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Z4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="59" slack="0"/>
<pin id="596" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="Z4_ind_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="59" slack="0"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln541_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln541_7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_7/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="r_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="0" index="1" bw="26" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln813_13_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="35" slack="1"/>
<pin id="630" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_13/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln813_14_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_14/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="ret_V_43_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="35" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="ret_V_44_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="43" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="2"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="0" index="3" bw="26" slack="1"/>
<pin id="646" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_44/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln1270_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="43" slack="0"/>
<pin id="651" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln1273_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="36" slack="1"/>
<pin id="655" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="43" slack="0"/>
<pin id="658" dir="0" index="1" bw="36" slack="0"/>
<pin id="659" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln813_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="20" slack="0"/>
<pin id="664" dir="0" index="1" bw="79" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="0" index="3" bw="8" slack="0"/>
<pin id="667" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_s/15 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln541_8_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="4"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_8/15 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln1347_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="43" slack="3"/>
<pin id="678" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/16 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln813_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="20" slack="1"/>
<pin id="681" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/16 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln813_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="36" slack="4"/>
<pin id="684" dir="0" index="1" bw="20" slack="0"/>
<pin id="685" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/16 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln813_15_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="36" slack="0"/>
<pin id="689" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_15/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="exp_Z2P_m_1_V_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="36" slack="0"/>
<pin id="693" dir="0" index="1" bw="43" slack="0"/>
<pin id="694" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/16 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_18_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="40" slack="0"/>
<pin id="699" dir="0" index="1" bw="42" slack="0"/>
<pin id="700" dir="0" index="2" bw="3" slack="0"/>
<pin id="701" dir="0" index="3" bw="7" slack="0"/>
<pin id="702" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/16 "/>
</bind>
</comp>

<comp id="707" class="1004" name="exp_Z2_m_1_V_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="49" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="6"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="0" index="3" bw="40" slack="1"/>
<pin id="712" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln1270_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="49" slack="0"/>
<pin id="717" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/17 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln1273_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="44" slack="1"/>
<pin id="721" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_6/17 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="49" slack="0"/>
<pin id="724" dir="0" index="1" bw="44" slack="0"/>
<pin id="725" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_44/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln541_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="10"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/21 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln813_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="36" slack="0"/>
<pin id="734" dir="0" index="1" bw="93" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="0"/>
<pin id="736" dir="0" index="3" bw="8" slack="0"/>
<pin id="737" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_2/21 "/>
</bind>
</comp>

<comp id="742" class="1004" name="lhs_V_8_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="51" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="11"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="0" index="3" bw="40" slack="6"/>
<pin id="747" dir="0" index="4" bw="1" slack="0"/>
<pin id="748" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_8/22 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln1347_12_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="51" slack="0"/>
<pin id="754" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_12/22 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln813_16_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="36" slack="1"/>
<pin id="758" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_16/22 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln813_12_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="44" slack="6"/>
<pin id="761" dir="0" index="1" bw="36" slack="0"/>
<pin id="762" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_12/22 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln813_17_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="44" slack="0"/>
<pin id="766" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_17/22 "/>
</bind>
</comp>

<comp id="768" class="1004" name="exp_Z1P_m_1_l_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="44" slack="0"/>
<pin id="770" dir="0" index="1" bw="51" slack="0"/>
<pin id="771" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/22 "/>
</bind>
</comp>

<comp id="774" class="1004" name="exp_Z1P_m_1_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="50" slack="0"/>
<pin id="776" dir="0" index="1" bw="52" slack="0"/>
<pin id="777" dir="0" index="2" bw="3" slack="0"/>
<pin id="778" dir="0" index="3" bw="7" slack="0"/>
<pin id="779" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/22 "/>
</bind>
</comp>

<comp id="784" class="1004" name="exp_Z1_hi_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="50" slack="0"/>
<pin id="786" dir="0" index="1" bw="58" slack="0"/>
<pin id="787" dir="0" index="2" bw="5" slack="0"/>
<pin id="788" dir="0" index="3" bw="7" slack="0"/>
<pin id="789" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/22 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln1271_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="50" slack="1"/>
<pin id="796" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/23 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln1273_7_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="50" slack="1"/>
<pin id="799" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_7/23 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="50" slack="0"/>
<pin id="802" dir="0" index="1" bw="50" slack="0"/>
<pin id="803" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_48/23 "/>
</bind>
</comp>

<comp id="806" class="1004" name="ret_V_45_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="58" slack="5"/>
<pin id="808" dir="0" index="1" bw="6" slack="0"/>
<pin id="809" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/27 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln1347_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="58" slack="0"/>
<pin id="813" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/27 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln1347_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="58" slack="0"/>
<pin id="817" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347_3/27 "/>
</bind>
</comp>

<comp id="819" class="1004" name="lhs_V_11_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="107" slack="0"/>
<pin id="821" dir="0" index="1" bw="58" slack="1"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/28 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln1347_13_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="100" slack="1"/>
<pin id="828" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_13/28 "/>
</bind>
</comp>

<comp id="829" class="1004" name="trunc_ln8_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="106" slack="0"/>
<pin id="831" dir="0" index="1" bw="57" slack="1"/>
<pin id="832" dir="0" index="2" bw="1" slack="0"/>
<pin id="833" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln8/28 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln1347_14_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="100" slack="1"/>
<pin id="838" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_14/28 "/>
</bind>
</comp>

<comp id="839" class="1004" name="trunc_ln1347_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="105" slack="0"/>
<pin id="841" dir="0" index="1" bw="56" slack="1"/>
<pin id="842" dir="0" index="2" bw="1" slack="0"/>
<pin id="843" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1347_2/28 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln1347_15_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="100" slack="1"/>
<pin id="848" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_15/28 "/>
</bind>
</comp>

<comp id="849" class="1004" name="ret_V_40_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="107" slack="0"/>
<pin id="851" dir="0" index="1" bw="100" slack="0"/>
<pin id="852" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/28 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln1347_8_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="105" slack="0"/>
<pin id="857" dir="0" index="1" bw="100" slack="0"/>
<pin id="858" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_8/28 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln1347_9_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="106" slack="0"/>
<pin id="863" dir="0" index="1" bw="100" slack="0"/>
<pin id="864" dir="1" index="2" bw="106" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_9/28 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="107" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="875" class="1004" name="r_exp_V_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="23"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/28 "/>
</bind>
</comp>

<comp id="880" class="1004" name="r_exp_V_4_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="13" slack="23"/>
<pin id="883" dir="0" index="2" bw="13" slack="0"/>
<pin id="884" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_4/28 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_25_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="0"/>
<pin id="889" dir="0" index="1" bw="13" slack="0"/>
<pin id="890" dir="0" index="2" bw="5" slack="0"/>
<pin id="891" dir="0" index="3" bw="5" slack="0"/>
<pin id="892" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/28 "/>
</bind>
</comp>

<comp id="897" class="1004" name="icmp_ln1035_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="3" slack="0"/>
<pin id="899" dir="0" index="1" bw="3" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/28 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln186_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="13" slack="0"/>
<pin id="905" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/28 "/>
</bind>
</comp>

<comp id="907" class="1004" name="xor_ln1023_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="28"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1023/29 "/>
</bind>
</comp>

<comp id="912" class="1004" name="x_is_NaN_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="28"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/29 "/>
</bind>
</comp>

<comp id="917" class="1004" name="xor_ln970_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="28"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln970/29 "/>
</bind>
</comp>

<comp id="922" class="1004" name="and_ln211_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="28"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln211/29 "/>
</bind>
</comp>

<comp id="927" class="1004" name="x_is_pinf_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="28"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/29 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln214_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/29 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln214_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="0" index="2" bw="64" slack="0"/>
<pin id="942" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/29 "/>
</bind>
</comp>

<comp id="946" class="1004" name="select_ln214_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="64" slack="0"/>
<pin id="949" dir="0" index="2" bw="64" slack="0"/>
<pin id="950" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/29 "/>
</bind>
</comp>

<comp id="954" class="1004" name="or_ln338_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="26"/>
<pin id="956" dir="0" index="1" bw="1" slack="1"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/29 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_26_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="54" slack="28"/>
<pin id="961" dir="0" index="2" bw="7" slack="0"/>
<pin id="962" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/29 "/>
</bind>
</comp>

<comp id="965" class="1004" name="select_ln339_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="64" slack="0"/>
<pin id="968" dir="0" index="2" bw="64" slack="0"/>
<pin id="969" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/29 "/>
</bind>
</comp>

<comp id="973" class="1004" name="icmp_ln1039_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="13" slack="1"/>
<pin id="975" dir="0" index="1" bw="13" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/29 "/>
</bind>
</comp>

<comp id="978" class="1004" name="out_exp_V_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="1"/>
<pin id="980" dir="0" index="1" bw="11" slack="0"/>
<pin id="981" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/29 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_7_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="52" slack="0"/>
<pin id="985" dir="0" index="1" bw="106" slack="1"/>
<pin id="986" dir="0" index="2" bw="7" slack="0"/>
<pin id="987" dir="0" index="3" bw="8" slack="0"/>
<pin id="988" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/29 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_8_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="52" slack="0"/>
<pin id="994" dir="0" index="1" bw="105" slack="1"/>
<pin id="995" dir="0" index="2" bw="7" slack="0"/>
<pin id="996" dir="0" index="3" bw="8" slack="0"/>
<pin id="997" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/29 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="p_Result_30_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="0" index="1" bw="52" slack="0"/>
<pin id="1004" dir="0" index="2" bw="52" slack="0"/>
<pin id="1005" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_30/29 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_Result_31_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="0" index="2" bw="11" slack="0"/>
<pin id="1012" dir="0" index="3" bw="52" slack="0"/>
<pin id="1013" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/29 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="bitcast_ln526_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="64" slack="0"/>
<pin id="1020" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/29 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="and_ln338_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="28"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/29 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="xor_ln338_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="28"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/29 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="and_ln1035_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1035/29 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_ln1035_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1035/29 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="xor_ln1019_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="28"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1019/29 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="and_ln1035_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1035_1/29 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln1035_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="64" slack="0"/>
<pin id="1057" dir="0" index="2" bw="64" slack="0"/>
<pin id="1058" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1035/29 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="select_ln1019_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="28"/>
<pin id="1064" dir="0" index="1" bw="64" slack="0"/>
<pin id="1065" dir="0" index="2" bw="64" slack="0"/>
<pin id="1066" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1019/29 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="xor_ln338_1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/29 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="and_ln338_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="28"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/29 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="or_ln1035_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="28"/>
<pin id="1082" dir="0" index="1" bw="1" slack="1"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1035_1/29 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln1035_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1035/29 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="or_ln1035_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1035_2/29 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln1035_2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1035_2/29 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="and_ln1035_3_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1035_3/29 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="select_ln1035_1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="64" slack="0"/>
<pin id="1111" dir="0" index="2" bw="64" slack="0"/>
<pin id="1112" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1035_1/29 "/>
</bind>
</comp>

<comp id="1116" class="1007" name="grp_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="0"/>
<pin id="1118" dir="0" index="1" bw="15" slack="0"/>
<pin id="1119" dir="0" index="2" bw="19" slack="0"/>
<pin id="1120" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_47/2 ret_V_41/4 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="p_Result_26_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="28"/>
<pin id="1129" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="p_Result_26 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="icmp_ln1019_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="26"/>
<pin id="1134" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="icmp_ln1019_6_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="28"/>
<pin id="1142" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln1019_6 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="select_ln253_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="54" slack="1"/>
<pin id="1148" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="isNeg_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1158" class="1005" name="ush_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="12" slack="1"/>
<pin id="1160" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1163" class="1005" name="icmp_ln338_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="28"/>
<pin id="1165" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="sext_ln256_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="71" slack="1"/>
<pin id="1173" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln256 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="sext_ln1488_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1488 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="m_fix_l_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="64" slack="1"/>
<pin id="1183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l "/>
</bind>
</comp>

<comp id="1187" class="1005" name="p_Result_29_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="2"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_29 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="sext_ln1271_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="31" slack="1"/>
<pin id="1194" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1271 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="trunc_ln813_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="59" slack="9"/>
<pin id="1199" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln813 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="icmp_ln1654_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="26"/>
<pin id="1204" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="icmp_ln1654 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="sext_ln1347_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="31" slack="1"/>
<pin id="1209" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="ret_V_42_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="13" slack="1"/>
<pin id="1214" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_42 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="sext_ln1270_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="71" slack="1"/>
<pin id="1221" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_s_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="58" slack="1"/>
<pin id="1226" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1229" class="1005" name="m_diff_hi_V_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="10"/>
<pin id="1231" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1234" class="1005" name="Z2_V_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="4"/>
<pin id="1236" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1241" class="1005" name="Z3_V_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="2"/>
<pin id="1243" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1246" class="1005" name="Z4_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="35" slack="1"/>
<pin id="1248" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="1"/>
<pin id="1253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1256" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="ret_V_43_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="36" slack="1"/>
<pin id="1263" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="f_Z3_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="26" slack="1"/>
<pin id="1269" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="ret_V_44_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="43" slack="3"/>
<pin id="1274" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_44 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="zext_ln1270_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="79" slack="1"/>
<pin id="1279" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="zext_ln1273_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="79" slack="1"/>
<pin id="1284" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="trunc_ln813_s_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="20" slack="1"/>
<pin id="1289" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_s "/>
</bind>
</comp>

<comp id="1292" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1297" class="1005" name="exp_Z2P_m_1_V_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="44" slack="1"/>
<pin id="1299" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_18_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="40" slack="1"/>
<pin id="1305" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="zext_ln1270_2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="93" slack="1"/>
<pin id="1311" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="zext_ln1273_6_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="93" slack="1"/>
<pin id="1316" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_6 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="1"/>
<pin id="1321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1324" class="1005" name="trunc_ln813_2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="36" slack="1"/>
<pin id="1326" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_2 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="exp_Z1_V_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="58" slack="5"/>
<pin id="1331" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1334" class="1005" name="exp_Z1P_m_1_V_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="50" slack="1"/>
<pin id="1336" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1339" class="1005" name="exp_Z1_hi_V_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="50" slack="1"/>
<pin id="1341" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1344" class="1005" name="zext_ln1271_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="100" slack="1"/>
<pin id="1346" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="zext_ln1273_7_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="100" slack="1"/>
<pin id="1351" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_7 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="ret_V_45_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="58" slack="1"/>
<pin id="1356" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_45 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="r_V_48_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="100" slack="1"/>
<pin id="1361" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_48 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="trunc_ln1347_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="57" slack="1"/>
<pin id="1368" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="trunc_ln1347_3_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="56" slack="1"/>
<pin id="1373" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1347_3 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="add_ln1347_8_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="105" slack="1"/>
<pin id="1378" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_8 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="add_ln1347_9_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="106" slack="1"/>
<pin id="1383" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1347_9 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1391" class="1005" name="r_exp_V_4_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="13" slack="1"/>
<pin id="1393" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="icmp_ln1035_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="trunc_ln186_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="11" slack="1"/>
<pin id="1405" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="206"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="104" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="208" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="104" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="104" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="202" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="259" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="271" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="271" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="259" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="263" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="319" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="301" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="271" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="337" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="301" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="301" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="376" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="376" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="399" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="399" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="431"><net_src comp="54" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="399" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="416" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="399" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="442" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="445" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="455" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="486" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="505" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="486" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="511" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="495" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="517" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="486" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="76" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="48" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="82" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="88" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="580"><net_src comp="86" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="559" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="92" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="94" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="590"><net_src comp="86" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="559" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="96" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="98" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="597"><net_src comp="559" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="86" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="559" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="100" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="102" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="616"><net_src comp="584" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="624"><net_src comp="106" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="215" pin="7"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="108" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="110" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="634"><net_src comp="618" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="628" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="112" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="114" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="116" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="118" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="120" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="676" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="122" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="240" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="124" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="126" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="713"><net_src comp="128" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="84" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="707" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="726"><net_src comp="715" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="738"><net_src comp="130" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="722" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="132" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="134" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="749"><net_src comp="136" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="84" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="138" pin="0"/><net_sink comp="742" pin=4"/></net>

<net id="755"><net_src comp="742" pin="5"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="752" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="140" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="124" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="88" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="790"><net_src comp="142" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="253" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="144" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="132" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="146" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="806" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="148" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="150" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="834"><net_src comp="152" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="150" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="844"><net_src comp="154" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="150" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="853"><net_src comp="819" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="826" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="839" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="846" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="829" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="836" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="156" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="849" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="158" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="160" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="867" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="162" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="880" pin="3"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="164" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="166" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="901"><net_src comp="887" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="168" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="880" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="28" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="907" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="921"><net_src comp="28" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="912" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="912" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="178" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="180" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="932" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="938" pin="3"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="182" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="963"><net_src comp="184" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="186" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="970"><net_src comp="958" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="182" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="180" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="977"><net_src comp="188" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="36" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="190" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="192" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="991"><net_src comp="194" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="998"><net_src comp="196" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="186" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1000"><net_src comp="198" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1006"><net_src comp="983" pin="4"/><net_sink comp="1001" pin=1"/></net>

<net id="1007"><net_src comp="992" pin="4"/><net_sink comp="1001" pin=2"/></net>

<net id="1014"><net_src comp="200" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="84" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="978" pin="2"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="1001" pin="3"/><net_sink comp="1008" pin=3"/></net>

<net id="1021"><net_src comp="1008" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="954" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="28" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1022" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="28" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="1037" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="965" pin="3"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="1018" pin="1"/><net_sink comp="1054" pin=2"/></net>

<net id="1067"><net_src comp="946" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1068"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=2"/></net>

<net id="1073"><net_src comp="954" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="28" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1069" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1088"><net_src comp="1080" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="28" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1075" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1043" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="973" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="182" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1062" pin="3"/><net_sink comp="1108" pin=2"/></net>

<net id="1121"><net_src comp="434" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="56" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="482" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="1124"><net_src comp="1116" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="1125"><net_src comp="1116" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="1126"><net_src comp="1116" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="1130"><net_src comp="263" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1135"><net_src comp="285" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1138"><net_src comp="1132" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1139"><net_src comp="1132" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1143"><net_src comp="291" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1149"><net_src comp="329" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1155"><net_src comp="337" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1161"><net_src comp="355" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1166"><net_src comp="363" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1169"><net_src comp="1163" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1170"><net_src comp="1163" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1174"><net_src comp="376" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1179"><net_src comp="380" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1184"><net_src comp="406" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1190"><net_src comp="426" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1195"><net_src comp="434" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1200"><net_src comp="438" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1205"><net_src comp="470" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1210"><net_src comp="482" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1215"><net_src comp="525" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1218"><net_src comp="1212" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1222"><net_src comp="533" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1227"><net_src comp="542" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1232"><net_src comp="564" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1237"><net_src comp="574" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1244"><net_src comp="584" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1249"><net_src comp="594" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1254"><net_src comp="208" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1259"><net_src comp="225" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1264"><net_src comp="635" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1270"><net_src comp="215" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="641" pin=3"/></net>

<net id="1275"><net_src comp="641" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1280"><net_src comp="649" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1285"><net_src comp="653" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1290"><net_src comp="662" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1295"><net_src comp="233" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1300"><net_src comp="691" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1306"><net_src comp="697" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="707" pin=3"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="742" pin=3"/></net>

<net id="1312"><net_src comp="715" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1317"><net_src comp="719" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1322"><net_src comp="246" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1327"><net_src comp="732" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1332"><net_src comp="253" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1337"><net_src comp="774" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1342"><net_src comp="784" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1347"><net_src comp="794" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1352"><net_src comp="797" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1357"><net_src comp="806" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1362"><net_src comp="800" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1365"><net_src comp="1359" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1369"><net_src comp="811" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1374"><net_src comp="815" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1379"><net_src comp="855" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1384"><net_src comp="861" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1389"><net_src comp="867" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1394"><net_src comp="880" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1399"><net_src comp="897" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1402"><net_src comp="1396" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1406"><net_src comp="903" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="978" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {15 16 }
  - Chain level:
	State 1
		p_Result_26 : 1
		es_exp_V : 1
		es_sig_V : 1
		icmp_ln1019 : 2
		icmp_ln1019_6 : 2
		zext_ln515 : 2
		m_exp : 3
		p_Result_27 : 1
		p_Result_28 : 2
		zext_ln294 : 3
		e_frac_V_1 : 4
		select_ln253 : 5
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		icmp_ln338 : 4
	State 2
		sext_ln256 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_34 : 2
		r_V_46 : 3
		m_fix_l : 4
		m_fix_hi_V : 4
		p_Result_29 : 4
		sext_ln1271 : 5
		r_V_47 : 6
		trunc_ln813 : 4
	State 3
		r_V_36 : 1
		r_V_37 : 1
		select_ln1523 : 2
		shl_ln : 3
		icmp_ln1654 : 4
	State 4
		sext_ln1347 : 1
		ret_V_41 : 2
	State 5
		trunc_ln : 1
		p_Result_s : 1
		trunc_ln1003 : 1
		icmp_ln1003 : 2
		ret_V : 2
		select_ln1002 : 3
		ret_V_42 : 4
	State 6
		r_V_41 : 1
	State 7
	State 8
	State 9
	State 10
		tmp_s : 1
	State 11
		m_diff_V : 1
		m_diff_hi_V : 2
		Z2_V : 2
		Z3_V : 2
		Z4 : 2
		Z4_ind : 2
		zext_ln541_6 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 4
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 5
		zext_ln541_7 : 3
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 4
		f_Z3 : 5
	State 12
		r : 1
		zext_ln813_14 : 2
		ret_V_43 : 3
	State 13
		zext_ln1270 : 1
		r_V_43 : 2
	State 14
	State 15
		trunc_ln813_s : 1
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 16
		add_ln813 : 1
		zext_ln813_15 : 2
		exp_Z2P_m_1_V : 3
		tmp_18 : 1
	State 17
		zext_ln1270_2 : 1
		r_V_44 : 2
	State 18
	State 19
	State 20
	State 21
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln813_2 : 1
	State 22
		zext_ln1347_12 : 1
		add_ln813_12 : 1
		zext_ln813_17 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 23
		r_V_48 : 1
	State 24
	State 25
	State 26
	State 27
		trunc_ln1347 : 1
		trunc_ln1347_3 : 1
	State 28
		ret_V_40 : 1
		add_ln1347_8 : 1
		add_ln1347_9 : 1
		tmp : 2
		r_exp_V_4 : 3
		tmp_25 : 4
		icmp_ln1035 : 5
		trunc_ln186 : 4
	State 29
		select_ln339 : 1
		p_Result_30 : 1
		p_Result_31 : 2
		bitcast_ln526 : 3
		select_ln1019 : 1
		select_ln1035_1 : 2
		ret_ln368 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_536       |    3    |   441   |   256   |
|    mul   |        grp_fu_656       |    4    |   230   |   147   |
|          |        grp_fu_722       |    4    |   334   |    84   |
|          |        grp_fu_800       |    4    |   340   |    86   |
|----------|-------------------------|---------|---------|---------|
|          |       m_exp_fu_301      |    0    |    0    |    12   |
|          |       ret_V_fu_511      |    0    |    0    |    14   |
|          |     ret_V_43_fu_635     |    0    |    0    |    42   |
|          |     add_ln813_fu_682    |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_V_fu_691  |    0    |    0    |    50   |
|          |   add_ln813_12_fu_759   |    0    |    0    |    51   |
|    add   |  exp_Z1P_m_1_l_V_fu_768 |    0    |    0    |    58   |
|          |     ret_V_45_fu_806     |    0    |    0    |    65   |
|          |     ret_V_40_fu_849     |    0    |    0    |   114   |
|          |   add_ln1347_8_fu_855   |    0    |    0    |   112   |
|          |   add_ln1347_9_fu_861   |    0    |    0    |   113   |
|          |      r_exp_V_fu_875     |    0    |    0    |    14   |
|          |     out_exp_V_fu_978    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln253_fu_329   |    0    |    0    |    54   |
|          |        ush_fu_355       |    0    |    0    |    12   |
|          |      r_V_46_fu_399      |    0    |    0    |    71   |
|          |   select_ln1523_fu_455  |    0    |    0    |    64   |
|          |   select_ln1002_fu_517  |    0    |    0    |    13   |
|          |     ret_V_42_fu_525     |    0    |    0    |    13   |
|  select  |     r_exp_V_4_fu_880    |    0    |    0    |    13   |
|          |   select_ln214_fu_938   |    0    |    0    |    64   |
|          |  select_ln214_1_fu_946  |    0    |    0    |    64   |
|          |   select_ln339_fu_965   |    0    |    0    |    64   |
|          |   p_Result_30_fu_1001   |    0    |    0    |    52   |
|          |  select_ln1035_fu_1054  |    0    |    0    |    64   |
|          |  select_ln1019_fu_1062  |    0    |    0    |    64   |
|          | select_ln1035_1_fu_1108 |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        r_V_fu_387       |    0    |    0    |   175   |
|          |      r_V_37_fu_450      |    0    |    0    |   182   |
|----------|-------------------------|---------|---------|---------|
|    shl   |      r_V_34_fu_393      |    0    |    0    |   175   |
|          |      r_V_36_fu_445      |    0    |    0    |   182   |
|----------|-------------------------|---------|---------|---------|
|          |    e_frac_V_1_fu_323    |    0    |    0    |    60   |
|    sub   |    sub_ln1512_fu_345    |    0    |    0    |    12   |
|          |     m_diff_V_fu_559     |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln1019_fu_285   |    0    |    0    |    11   |
|          |   icmp_ln1019_6_fu_291  |    0    |    0    |    24   |
|          |    icmp_ln338_fu_363    |    0    |    0    |    12   |
|   icmp   |    icmp_ln1654_fu_470   |    0    |    0    |    31   |
|          |    icmp_ln1003_fu_505   |    0    |    0    |    13   |
|          |    icmp_ln1035_fu_897   |    0    |    0    |    8    |
|          |    icmp_ln1039_fu_973   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     x_is_NaN_fu_912     |    0    |    0    |    2    |
|          |     and_ln211_fu_922    |    0    |    0    |    2    |
|          |     x_is_pinf_fu_927    |    0    |    0    |    2    |
|          |    and_ln338_fu_1022    |    0    |    0    |    2    |
|    and   |    and_ln1035_fu_1032   |    0    |    0    |    2    |
|          |   and_ln1035_1_fu_1048  |    0    |    0    |    2    |
|          |   and_ln338_1_fu_1075   |    0    |    0    |    2    |
|          |   and_ln1035_2_fu_1096  |    0    |    0    |    2    |
|          |   and_ln1035_3_fu_1102  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1023_fu_907    |    0    |    0    |    2    |
|          |     xor_ln970_fu_917    |    0    |    0    |    2    |
|    xor   |    xor_ln338_fu_1027    |    0    |    0    |    2    |
|          |    xor_ln1019_fu_1043   |    0    |    0    |    2    |
|          |   xor_ln338_1_fu_1069   |    0    |    0    |    2    |
|          |    xor_ln1035_fu_1084   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln214_fu_932     |    0    |    0    |    2    |
|          |     or_ln338_fu_954     |    0    |    0    |    2    |
|    or    |    or_ln1035_fu_1037    |    0    |    0    |    2    |
|          |   or_ln1035_1_fu_1080   |    0    |    0    |    2    |
|          |   or_ln1035_2_fu_1090   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1116       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_202   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_26_fu_263   |    0    |    0    |    0    |
|          |       isNeg_fu_337      |    0    |    0    |    0    |
| bitselect|    p_Result_29_fu_426   |    0    |    0    |    0    |
|          |    p_Result_s_fu_495    |    0    |    0    |    0    |
|          |        tmp_fu_867       |    0    |    0    |    0    |
|          |      tmp_26_fu_958      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     es_exp_V_fu_271     |    0    |    0    |    0    |
|          |      m_fix_l_fu_406     |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_416    |    0    |    0    |    0    |
|          |     trunc_ln_fu_486     |    0    |    0    |    0    |
|          |       tmp_s_fu_542      |    0    |    0    |    0    |
|          |    m_diff_hi_V_fu_564   |    0    |    0    |    0    |
|          |       Z2_V_fu_574       |    0    |    0    |    0    |
|          |       Z3_V_fu_584       |    0    |    0    |    0    |
|partselect|      Z4_ind_fu_598      |    0    |    0    |    0    |
|          |         r_fu_618        |    0    |    0    |    0    |
|          |   trunc_ln813_s_fu_662  |    0    |    0    |    0    |
|          |      tmp_18_fu_697      |    0    |    0    |    0    |
|          |   trunc_ln813_2_fu_732  |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_V_fu_774  |    0    |    0    |    0    |
|          |    exp_Z1_hi_V_fu_784   |    0    |    0    |    0    |
|          |      tmp_25_fu_887      |    0    |    0    |    0    |
|          |       tmp_7_fu_983      |    0    |    0    |    0    |
|          |       tmp_8_fu_992      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     es_sig_V_fu_281     |    0    |    0    |    0    |
|          |    p_Result_27_fu_307   |    0    |    0    |    0    |
|          |    trunc_ln813_fu_438   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1003_fu_502   |    0    |    0    |    0    |
|          |        Z4_fu_594        |    0    |    0    |    0    |
|          |   trunc_ln1347_fu_811   |    0    |    0    |    0    |
|          |  trunc_ln1347_3_fu_815  |    0    |    0    |    0    |
|          |    trunc_ln186_fu_903   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln515_fu_297    |    0    |    0    |    0    |
|          |    zext_ln294_fu_319    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_383   |    0    |    0    |    0    |
|          |    zext_ln1454_fu_442   |    0    |    0    |    0    |
|          |   zext_ln541_6_fu_608   |    0    |    0    |    0    |
|          |   zext_ln541_7_fu_613   |    0    |    0    |    0    |
|          |   zext_ln813_13_fu_628  |    0    |    0    |    0    |
|          |   zext_ln813_14_fu_631  |    0    |    0    |    0    |
|          |    zext_ln1270_fu_649   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_653   |    0    |    0    |    0    |
|          |   zext_ln541_8_fu_672   |    0    |    0    |    0    |
|          |    zext_ln1347_fu_676   |    0    |    0    |    0    |
|   zext   |    zext_ln813_fu_679    |    0    |    0    |    0    |
|          |   zext_ln813_15_fu_687  |    0    |    0    |    0    |
|          |   zext_ln1270_2_fu_715  |    0    |    0    |    0    |
|          |   zext_ln1273_6_fu_719  |    0    |    0    |    0    |
|          |    zext_ln541_fu_728    |    0    |    0    |    0    |
|          |  zext_ln1347_12_fu_752  |    0    |    0    |    0    |
|          |   zext_ln813_16_fu_756  |    0    |    0    |    0    |
|          |   zext_ln813_17_fu_764  |    0    |    0    |    0    |
|          |    zext_ln1271_fu_794   |    0    |    0    |    0    |
|          |   zext_ln1273_7_fu_797  |    0    |    0    |    0    |
|          |  zext_ln1347_13_fu_826  |    0    |    0    |    0    |
|          |  zext_ln1347_14_fu_836  |    0    |    0    |    0    |
|          |  zext_ln1347_15_fu_846  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_28_fu_311   |    0    |    0    |    0    |
|          |    m_frac_l_V_fu_369    |    0    |    0    |    0    |
|          |      shl_ln_fu_462      |    0    |    0    |    0    |
|          |        rhs_fu_475       |    0    |    0    |    0    |
|          |      and_ln_fu_552      |    0    |    0    |    0    |
|bitconcatenate|     ret_V_44_fu_641     |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_707   |    0    |    0    |    0    |
|          |      lhs_V_8_fu_742     |    0    |    0    |    0    |
|          |     lhs_V_11_fu_819     |    0    |    0    |    0    |
|          |     trunc_ln8_fu_829    |    0    |    0    |    0    |
|          |  trunc_ln1347_2_fu_839  |    0    |    0    |    0    |
|          |   p_Result_31_fu_1008   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1512_fu_351   |    0    |    0    |    0    |
|          |    sext_ln256_fu_376    |    0    |    0    |    0    |
|   sext   |    sext_ln1488_fu_380   |    0    |    0    |    0    |
|          |    sext_ln1271_fu_434   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_482   |    0    |    0    |    0    |
|          |    sext_ln1270_fu_533   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    16   |   1345  |   2952  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                               Z2_V_reg_1234                               |    8   |
|                               Z3_V_reg_1241                               |    8   |
|                                Z4_reg_1246                                |   35   |
|                           add_ln1347_8_reg_1376                           |   105  |
|                           add_ln1347_9_reg_1381                           |   106  |
|                           exp_Z1P_m_1_V_reg_1334                          |   50   |
|                             exp_Z1_V_reg_1329                             |   58   |
|                            exp_Z1_hi_V_reg_1339                           |   50   |
|                           exp_Z2P_m_1_V_reg_1297                          |   44   |
|                               f_Z3_reg_1267                               |   26   |
|                           icmp_ln1019_6_reg_1140                          |    1   |
|                            icmp_ln1019_reg_1132                           |    1   |
|                            icmp_ln1035_reg_1396                           |    1   |
|                            icmp_ln1654_reg_1202                           |    1   |
|                            icmp_ln338_reg_1163                            |    1   |
|                               isNeg_reg_1152                              |    1   |
|                            m_diff_hi_V_reg_1229                           |    8   |
|                              m_fix_l_reg_1181                             |   64   |
|                            p_Result_26_reg_1127                           |    1   |
|                            p_Result_29_reg_1187                           |    1   |
|                              r_V_48_reg_1359                              |   100  |
|                             r_exp_V_4_reg_1391                            |   13   |
|                             ret_V_42_reg_1212                             |   13   |
|                             ret_V_43_reg_1261                             |   36   |
|                             ret_V_44_reg_1272                             |   43   |
|                             ret_V_45_reg_1354                             |   58   |
|                           select_ln253_reg_1146                           |   54   |
|                            sext_ln1270_reg_1219                           |   71   |
|                            sext_ln1271_reg_1192                           |   31   |
|                            sext_ln1347_reg_1207                           |   31   |
|                            sext_ln1488_reg_1176                           |   32   |
|                            sext_ln256_reg_1171                            |   71   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1319|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1292 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_1256|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1251 |    8   |
|                              tmp_18_reg_1303                              |   40   |
|                                tmp_reg_1386                               |    1   |
|                               tmp_s_reg_1224                              |   58   |
|                          trunc_ln1347_3_reg_1371                          |   56   |
|                           trunc_ln1347_reg_1366                           |   57   |
|                            trunc_ln186_reg_1403                           |   11   |
|                           trunc_ln813_2_reg_1324                          |   36   |
|                            trunc_ln813_reg_1197                           |   59   |
|                           trunc_ln813_s_reg_1287                          |   20   |
|                                ush_reg_1158                               |   12   |
|                           zext_ln1270_2_reg_1309                          |   93   |
|                            zext_ln1270_reg_1277                           |   79   |
|                            zext_ln1271_reg_1344                           |   100  |
|                           zext_ln1273_6_reg_1314                          |   93   |
|                           zext_ln1273_7_reg_1349                          |   100  |
|                            zext_ln1273_reg_1282                           |   79   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |  2049  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_215 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_536    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_656    |  p0  |   2  |  43  |   86   ||    9    |
|     grp_fu_656    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_722    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_722    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_800    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_800    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1116    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_1116    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   680  ||  20.644 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1345  |  2952  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   117  |
|  Register |    -   |    -   |  2049  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   20   |  3394  |  3069  |
+-----------+--------+--------+--------+--------+
