// Seed: 1599629527
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output tri1 id_2
);
  logic id_4, id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_4 = 32'd54
) (
    input  tri1  _id_0,
    input  wor   id_1,
    output wor   id_2,
    output uwire id_3,
    output tri1  _id_4
);
  logic [id_0  &  id_0  -  1  *  -1 : id_4] id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_7;
endmodule
module module_2 #(
    parameter id_4 = 32'd90
) (
    input tri id_0,
    output logic id_1,
    output tri0 id_2,
    input tri id_3,
    input wor _id_4,
    output tri0 id_5,
    output supply1 id_6
);
  final id_1 = -1;
  wire [1 : id_4] id_8;
  wire id_9;
  assign id_9 = id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
