OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
source /ml_placer/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
source /ml_placer/flow/platforms/asap7/fastroute.tcl
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   jpeg_encoder
Die area:                 ( 0 0 ) ( 147725 147725 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     58526
Number of terminals:      47
Number of snets:          2
Number of nets:           64001

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 301.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 981621.
[INFO DRT-0033] V1 shape region query size = 2215015.
[INFO DRT-0033] M2 shape region query size = 48587.
[INFO DRT-0033] V2 shape region query size = 43092.
[INFO DRT-0033] M3 shape region query size = 43092.
[INFO DRT-0033] V3 shape region query size = 28728.
[INFO DRT-0033] M4 shape region query size = 28737.
[INFO DRT-0033] V4 shape region query size = 28728.
[INFO DRT-0033] M5 shape region query size = 15914.
[INFO DRT-0033] V5 shape region query size = 2916.
[INFO DRT-0033] M6 shape region query size = 1512.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1624 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 301 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0084]   Complete 34127 groups.
#scanned instances     = 58526
#unique  instances     = 301
#stdCellGenAp          = 10478
#stdCellValidPlanarAp  = 132
#stdCellValidViaAp     = 8505
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 183928
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:39, elapsed time = 00:00:48, memory = 528.46 (MB), peak = 582.50 (MB)
global_route -congestion_report_file ./reports/asap7/jpeg/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 13344
[INFO GRT-0019] Found 123 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 66

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal     971061        504587          48.04%
M3         Vertical      1120119        782565          30.14%
M4         Horizontal     821457        580745          29.30%
M5         Vertical       821457        559253          31.92%
M6         Horizontal     597597        389976          34.74%
M7         Vertical       597597        446352          25.31%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 319212
[INFO GRT-0198] Via related Steiner nodes: 8022
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 414264
[INFO GRT-0112] Final usage 3D: 1740181

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2              504587        132926           26.34%             0 /  0 /  0
M3              782565        200540           25.63%             0 /  0 /  0
M4              580745        103818           17.88%             0 /  0 /  0
M5              559253         35016            6.26%             0 /  0 /  0
M6              389976         22343            5.73%             0 /  0 /  0
M7              446352          2746            0.62%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          3263478        497389           15.24%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 347309 um
[INFO GRT-0014] Routed nets: 63971
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     64106
     1000 |     +0.0% |       0 |       0 |             0 |     63106
     2000 |     +0.0% |       0 |       0 |             0 |     62106
     3000 |     +0.0% |       0 |       0 |             0 |     61106
     4000 |     +0.0% |       0 |       0 |             0 |     60106
     5000 |     +0.0% |       0 |       0 |             0 |     59106
     6000 |     +0.0% |       0 |       0 |             0 |     58106
     7000 |     +0.0% |       0 |       0 |             0 |     57106
     8000 |     +0.0% |       0 |       0 |             0 |     56106
     9000 |     +0.0% |       0 |       0 |             0 |     55106
    10000 |     +0.0% |       0 |       0 |             0 |     54106
    11000 |     +0.0% |       0 |       0 |             0 |     53106
    12000 |     +0.0% |       0 |       0 |             0 |     52106
    13000 |     +0.0% |       0 |       0 |             0 |     51106
    14000 |     +0.0% |       0 |       0 |             0 |     50106
    15000 |     +0.0% |       0 |       0 |             0 |     49106
    16000 |     +0.0% |       0 |       0 |             0 |     48106
    17000 |     +0.0% |       0 |       0 |             0 |     47106
    18000 |     +0.0% |       0 |       0 |             0 |     46106
    19000 |     +0.0% |       0 |       0 |             0 |     45106
    20000 |     +0.0% |       0 |       0 |             0 |     44106
    21000 |     +0.0% |       0 |       0 |             0 |     43106
    22000 |     +0.0% |       0 |       0 |             0 |     42106
    23000 |     +0.0% |       0 |       0 |             0 |     41106
    24000 |     +0.0% |       0 |       0 |             0 |     40106
    25000 |     +0.0% |       0 |       0 |             0 |     39106
    26000 |     +0.0% |       0 |       0 |             0 |     38106
    27000 |     +0.0% |       0 |       0 |             0 |     37106
    28000 |     +0.0% |       0 |       0 |             0 |     36106
    29000 |     +0.0% |       0 |       0 |             0 |     35106
    30000 |     +0.0% |       0 |       0 |             0 |     34106
    31000 |     +0.0% |       0 |       0 |             0 |     33106
    32000 |     +0.0% |       0 |       0 |             0 |     32106
    33000 |     +0.0% |       0 |       0 |             0 |     31106
    34000 |     +0.0% |       0 |       0 |             0 |     30106
    35000 |     +0.0% |       0 |       0 |             0 |     29106
    36000 |     +0.0% |       0 |       0 |             0 |     28106
    37000 |     +0.0% |       0 |       0 |             0 |     27106
    38000 |     +0.0% |       1 |       1 |             1 |     26106
    39000 |     +0.0% |       1 |       1 |             1 |     25106
    40000 |     +0.0% |       1 |       1 |             1 |     24106
    41000 |     +0.0% |       1 |       1 |             1 |     23106
    42000 |     +0.0% |       1 |       1 |             1 |     22106
    43000 |     +0.0% |       1 |       1 |             1 |     21106
    44000 |     +0.0% |       1 |       1 |             1 |     20106
    45000 |     +0.0% |       1 |       1 |             1 |     19106
    46000 |     +0.0% |       1 |       1 |             1 |     18106
    47000 |     +0.0% |       1 |       1 |             1 |     17106
    48000 |     +0.0% |       1 |       1 |             1 |     16106
    49000 |     +0.0% |       1 |       1 |             1 |     15106
    50000 |     +0.0% |       1 |       1 |             1 |     14106
    51000 |     +0.0% |       1 |       1 |             1 |     13106
    52000 |     +0.0% |       1 |       1 |             1 |     12106
    53000 |     +0.0% |       2 |       2 |             2 |     11106
    54000 |     +0.0% |       2 |       2 |             2 |     10106
    55000 |     +0.0% |       2 |       2 |             2 |      9106
    56000 |     +0.0% |       2 |       2 |             2 |      8106
    57000 |     +0.0% |       2 |       2 |             2 |      7106
    58000 |     +0.0% |       2 |       2 |             2 |      6106
    59000 |     +0.0% |       2 |       2 |             2 |      5106
    60000 |     +0.0% |       2 |       2 |             2 |      4106
    61000 |     +0.0% |       2 |       2 |             2 |      3106
    62000 |     +0.0% |       2 |       2 |             2 |      2106
    63000 |     +0.0% |       2 |       2 |             2 |      1106
    64000 |     +0.0% |       2 |       2 |             2 |       106
    final |     +0.0% |       2 |       2 |             2 |         0
---------------------------------------------------------------------
[INFO RSZ-0037] Found 4 long wires.
[INFO RSZ-0039] Resized 2 instances.
[INFO RSZ-0038] Inserted 2 buffers in 2 nets.
Took 5 seconds: repair_design -verbose
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          3.8 u
average displacement        0.0 u
max displacement            0.9 u
original HPWL          236031.9 u
legalized HPWL         236035.8 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/jpeg/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0094] Found 2 endpoints with setup violations.
[INFO RSZ-0099] Repairing 2 out of 2 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -0.849 |       -1.2 |      2 | fdct_zigzag.dct_mod.dct_block_0.dct_unit_4.macu.mult_res\[16\]$_DFFE_PP_/D
        3 |       0 |       0 |        6 |      0 |     1 |    +0.0% |   20.338 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res\[18\]$_DFFE_PP_/D
        4 |       0 |       0 |        6 |      0 |     1 |    +0.0% |   20.338 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res\[18\]$_DFFE_PP_/D
    final |       0 |       0 |        6 |      0 |     1 |    +0.0% |   20.338 |        0.0 |      0 | fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res\[18\]$_DFFE_PP_/D
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 5 buffers.
[INFO RSZ-0043] Swapped pins on 1 instances.
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          3.5 u
average displacement        0.0 u
max displacement            0.4 u
original HPWL          236044.9 u
legalized HPWL         236047.4 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/jpeg/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/jpeg/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 6785 u^2 33% utilization.
[INFO FLW-0007] clock clk period 900.000000
[INFO FLW-0008] Clock clk period 835.679
[INFO FLW-0009] Clock clk slack 20.338
[INFO FLW-0011] Path endpoint path count 4609
Elapsed time: 1:24.20[h:]min:sec. CPU time: user 1583.25 sys 41.96 (1930%). Peak memory: 1656972KB.
