{"path":"Revision/SRP/media/Pasted image 20240126010257.png","text":"Half Subtractor can be Half Adder can be implemented using 5 NAND implemented using 5 Half Adder can be implemented using 5 NOR NAND !-lalfl Subtrac:ior c.an be Full Adder can be implemented using 2 Half implementeciEIRERINOR adders and 1 OR Gate. Full Subtractor can be Full Adder can be implemented using 9 NAND implemented using 2 Half Full Adder can be implemented using 9 NOR subtractor and 1 OR Gate. D0 â€” | Full Subtractor can be 3; M implemented using 9 NAND gi o v Full Subtractor can be D5 z implemented using 9 NOR L D7","libVersion":"0.2.4","langs":"eng"}