
#include "version_info"
  
Target               Rewrite                 
                                             
.fib:                .fib_unroll:            
cmpq $0x33, %rsi     cmpq $0x33, %rsi        
movl $0x33, %eax     movl $0x33, %eax        
cmovaeq %rax, %rsi   cmovaeq %rax, %rsi      
movb $0x0, %al       movb $0x0, %al          
testq %rdi, %rdi     testq %rdi, %rdi        
je .L_eb             je .L_83                
cmpq $0x1, %rdi      leaq -0x1(%rdi), %rax   
je .L_e6             cmpq $0x1, %rax         
cmpq $0x1, %rdi      jbe .L_7e               
jbe .L_e0            movl $0x2, %eax         
movl $0x2, %r8d      movl %esi, %ecx         
movl %esi, %ecx      shll %cl, %eax          
shll %cl, %r8d       leal -0x1(%rax), %esi   
subl $0x1, %r8d      cmpq $0x3, %rdi         
movslq %r8d, %r8     je .L_50                
movl $0x2, %esi      cmpq $0x3, %rdi         
movl $0x1, %ecx      jbe .L_75               
movl $0x0, %edx      movl %esi, %eax         
.L_c6:               andl $0x3, %eax         
addq %rcx, %rdx      movslq %esi, %rsi       
movq %rdx, %rax      movl $0x4, %ecx         
andq %r8, %rax       movl $0x2, %edx         
addq $0x1, %rsi      cmpq $0x4, %rdi         
movq %rcx, %rdx      jne .L_64               
movq %rax, %rcx      nop                     
cmpq %rsi, %rdi      retq                    
jae .L_c6            .L_50:                  
nop                  andl $0x2, %esi         
retq                 movslq %esi, %rax       
.L_e0:               retq                    
movl $0x1, %eax      .L_57:                  
retq                 addq %rdx, %rax         
.L_e6:               andq %rsi, %rax         
movl $0x1, %eax      cmpq %rcx, %rdi         
.L_eb:               jne .L_64               
nop                  nop                     
retq                 retq                    
                     .L_64:                  
                     addq %rax, %rdx         
                     andq %rsi, %rdx         
                     addq $0x2, %rcx         
                     cmpq %rcx, %rdi         
                     jae .L_57               
                     jmpq .L_7a              
                     .L_75:                  
                     movl $0x2, %edx         
                     .L_7a:                  
                     movq %rdx, %rax         
                     retq                    
                     .L_7e:                  
                     movl $0x1, %eax         
                     .L_83:                  
                     nop                     
                     retq                    
                                             
COLLECTING DATA...
... DONE
* getting pairs of testcases
  * processing testcase 0 / 84
COLLECTING DATA...
... DONE
  * processing testcase 1 / 84
  * processing testcase 2 / 84
  * processing testcase 3 / 84
  * processing testcase 4 / 84
  * processing testcase 5 / 84
  * processing testcase 6 / 84
  * processing testcase 7 / 84
  * processing testcase 8 / 84
  * processing testcase 9 / 84
  * processing testcase 10 / 84
  * processing testcase 11 / 84
  * processing testcase 12 / 84
  * processing testcase 13 / 84
  * processing testcase 14 / 84
  * processing testcase 15 / 84
  * processing testcase 16 / 84
  * processing testcase 17 / 84
  * processing testcase 18 / 84
  * processing testcase 19 / 84
  * processing testcase 20 / 84
  * processing testcase 21 / 84
  * processing testcase 22 / 84
  * processing testcase 23 / 84
  * processing testcase 24 / 84
  * processing testcase 25 / 84
  * processing testcase 26 / 84
  * processing testcase 27 / 84
  * processing testcase 28 / 84
  * processing testcase 29 / 84
  * processing testcase 30 / 84
  * processing testcase 31 / 84
  * processing testcase 32 / 84
  * processing testcase 33 / 84
  * processing testcase 34 / 84
  * processing testcase 35 / 84
  * processing testcase 36 / 84
  * processing testcase 37 / 84
  * processing testcase 38 / 84
  * processing testcase 39 / 84
  * processing testcase 40 / 84
  * processing testcase 41 / 84
  * processing testcase 42 / 84
  * processing testcase 43 / 84
  * processing testcase 44 / 84
  * processing testcase 45 / 84
  * processing testcase 46 / 84
  * processing testcase 47 / 84
  * processing testcase 48 / 84
  * processing testcase 49 / 84
  * processing testcase 50 / 84
  * processing testcase 51 / 84
  * processing testcase 52 / 84
  * processing testcase 53 / 84
  * processing testcase 54 / 84
  * processing testcase 55 / 84
  * processing testcase 56 / 84
  * processing testcase 57 / 84
  * processing testcase 58 / 84
  * processing testcase 59 / 84
  * processing testcase 60 / 84
  * processing testcase 61 / 84
  * processing testcase 62 / 84
  * processing testcase 63 / 84
  * processing testcase 64 / 84
  * processing testcase 65 / 84
  * processing testcase 66 / 84
  * processing testcase 67 / 84
  * processing testcase 68 / 84
  * processing testcase 69 / 84
  * processing testcase 70 / 84
  * processing testcase 71 / 84
  * processing testcase 72 / 84
  * processing testcase 73 / 84
  * processing testcase 74 / 84
  * processing testcase 75 / 84
  * processing testcase 76 / 84
  * processing testcase 77 / 84
  * processing testcase 78 / 84
  * processing testcase 79 / 84
  * processing testcase 80 / 84
  * processing testcase 81 / 84
  * processing testcase 82 / 84
  * processing testcase 83 / 84
COLLECTING DATA...
BUILDING MATRIX...
DEBUGGUING FREQUENCY MATRICIES
  1  1  1  0  0  0  0  0  0  0  1  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0
  1  1  1  1  1  1  2  1  0  0  0  0  1  1  1  1  0  0  0  1  0  0  0  0  0  0  0  0  0
  1  1  1  1  1  1  1  1  0  0  0  0  1  1  1  0  0  0  0  0  0  0  0  0  0  0  1  1  0
  1  1  1  1  1  1  3  1  0  0  0  0  1  1  1  1  1  1  1  0  0  0  0  0  0  0  0  0  0
  1  1  1  1  1  1  4  1  0  0  0  0  1  1  1  1  1  1  0  0  0  0  1  1  0  1  0  0  0
  1  1  1  1  1  1  5  1  0  0  0  0  1  1  1  1  1  1  0  0  1  1  1  0  0  0  0  0  0
  1  1  1  1  1  1  6  1  0  0  0  0  1  1  1  1  1  1  0  0  1  0  2  1  0  1  0  0  0
  1  1  1  1  1  1  7  1  0  0  0  0  1  1  1  1  1  1  0  0  2  1  2  0  0  0  0  0  0
  1  1  1  1  1  1  8  1  0  0  0  0  1  1  1  1  1  1  0  0  2  0  3  1  0  1  0  0  0
  1  1  1  1  1  1  9  1  0  0  0  0  1  1  1  1  1  1  0  0  3  1  3  0  0  0  0  0  0
  1  1  1  1  1  1  10  1  0  0  0  0  1  1  1  1  1  1  0  0  3  0  4  1  0  1  0  0  0
  1  1  1  1  1  1  13  1  0  0  0  0  1  1  1  1  1  1  0  0  5  1  5  0  0  0  0  0  0
  1  1  1  1  1  1  12  1  0  0  0  0  1  1  1  1  1  1  0  0  4  0  5  1  0  1  0  0  0
  1  1  1  1  1  1  11  1  0  0  0  0  1  1  1  1  1  1  0  0  4  1  4  0  0  0  0  0  0
  1  1  1  1  0  0  0  0  0  1  1  0  1  1  1  0  0  0  0  0  0  0  0  0  0  0  1  1  0
[sage] running...
1{16}R = 0
-1+1{3}R+1{15}R = 0
-1{2}T+1{3}R+1{14}R = 0
1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
1{12}R = 0
1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
-1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
-1{3}R+1{4}R+1{7}R = 0
-1{4}R+1{5}R = 0
-1{2}T+1{2}R = 0
-1+1{1}R = 0
-1+1{0}R = 0
1{10}T = 0
-1+1{3}T+1{9}T = 0
-1{2}T+1{3}T+1{8}T = 0
1{7}T = 0
-1{3}T+1{6}T = 0
-1{3}T+1{4}T = 0
-1+1{1}T = 0
-1+1{0}T = 0
MATRIX
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  
-1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  1  0  
0  0  0  -1  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  1  0  0  
0  0  0  0  1  0  -1  0  0  0  0  0  0  0  0  1  1  0  0  0  2  0  0  0  0  1  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  
0  0  0  0  1  0  -1  0  0  0  0  0  0  0  0  1  1  0  0  0  2  0  0  1  0  0  0  0  0  
0  0  0  0  1  0  -1  0  0  0  0  0  0  0  0  1  1  0  0  0  1  0  1  0  0  0  0  0  0  
0  0  0  0  -1  0  1  0  0  0  0  0  0  0  0  -1  -2  0  1  0  -2  1  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  -1  1  0  0  1  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  -1  1  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  -1  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
-1  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
-1  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
-1  0  0  0  1  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  -1  1  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  -1  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  -1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
-1  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
-1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
============================================================
Learning inductive paths and invariants
Target SCCs: 1
Rewrite SCCs: 1
TRYING SCCS 0 / 0
LEARNING PATHS AT BLOCKS 5 / 8
Target paths for 5 bound=1
    5
Rewrite paths for 8 bound=1
    8
For pair 5 | 8 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
Target paths for 5 bound=2
    5
    5 5
Rewrite paths for 8 bound=2
    8
    8 10 8
For pair 5 | 8 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
For pair 5 | 8 10 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
For pair 5 5 | 8 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
For pair 5 5 | 8 10 the following failed.
Found inductive pair 5 5 and 8 10
===== INVARIANT AFTER BLOCKS 5 / 8 =====
* picking variables
* learning equalities
generating n0' = 0x1
generating n1' = 0x1
generating n2' = 0x1
generating n3' = 0x1
generating n4' = 0x1
generating n5' = 0x1
generating n6' = 0x0
generating n7' = 0x0
generating n9' = 0x0
generating n11' = 0x0
generating n12' = 0x0
generating n13' = 0x0
generating n14' = 0x0
generating n15' = 0x0
generating n0 = 0x1
generating n1 = 0x1
generating n2 = 0x1
generating n3 = 0x1
generating n4 = 0x1
generating n6 = 0x0
generating n7 = 0x0
generating n8 = 0x0
generating n9 = 0x0
CONSTANT INVARIANTS
    n0' = 0x1 ^ 
    n1' = 0x1 ^ 
    n2' = 0x1 ^ 
    n3' = 0x1 ^ 
    n4' = 0x1 ^ 
    n5' = 0x1 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n9' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x1 ^ 
    n1 = 0x1 ^ 
    n2 = 0x1 ^ 
    n3 = 0x1 ^ 
    n4 = 0x1 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0

 - Checking if column n8' matches n10'
generating n8' + -1*n10' = 0x0
 - Checking if column n8' matches n5
 - Checking if column n8' matches %rax
 - Checking if column n8' matches %rcx
 - Checking if column n8' matches %rdx
 - Checking if column n8' matches %rsi
 - Checking if column n8' matches %rdi
 - Checking if column n8' matches %r8
 - Checking if column n8' matches %rax'
 - Checking if column n8' matches %rcx'
 - Checking if column n8' matches %rdx'
 - Checking if column n8' matches %rsi'
 - Checking if column n8' matches %rdi'
 - Checking if column n5 matches %rax
 - Checking if column n5 matches %rcx
 - Checking if column n5 matches %rdx
 - Checking if column n5 matches %rsi
 - Checking if column n5 matches %rdi
 - Checking if column n5 matches %r8
 - Checking if column n5 matches %rax'
 - Checking if column n5 matches %rcx'
 - Checking if column n5 matches %rdx'
 - Checking if column n5 matches %rsi'
 - Checking if column n5 matches %rdi'
 - Checking if column %rax matches %rcx
generating %rax + -1*%rcx = 0x0
 - Checking if column %rax matches %rdx
 - Checking if column %rax matches %rsi
 - Checking if column %rax matches %rdi
 - Checking if column %rax matches %r8
 - Checking if column %rax matches %rax'
 - Checking if column %rax matches %rcx'
 - Checking if column %rax matches %rdx'
 - Checking if column %rax matches %rsi'
 - Checking if column %rax matches %rdi'
 - Checking if column %rdx matches %rsi
 - Checking if column %rdx matches %rdi
 - Checking if column %rdx matches %r8
 - Checking if column %rdx matches %rax'
 - Checking if column %rdx matches %rcx'
 - Checking if column %rdx matches %rdx'
 - Checking if column %rdx matches %rsi'
 - Checking if column %rdx matches %rdi'
 - Checking if column %rsi matches %rdi
 - Checking if column %rsi matches %r8
 - Checking if column %rsi matches %rax'
 - Checking if column %rsi matches %rcx'
 - Checking if column %rsi matches %rdx'
 - Checking if column %rsi matches %rsi'
 - Checking if column %rsi matches %rdi'
 - Checking if column %rdi matches %r8
 - Checking if column %rdi matches %rax'
 - Checking if column %rdi matches %rcx'
 - Checking if column %rdi matches %rdx'
 - Checking if column %rdi matches %rsi'
 - Checking if column %rdi matches %rdi'
generating %rdi + -1*%rdi' = 0x0
 - Checking if column %r8 matches %rax'
 - Checking if column %r8 matches %rcx'
 - Checking if column %r8 matches %rdx'
 - Checking if column %r8 matches %rsi'
generating %r8 + -1*%rsi' = 0x0
 - Checking if column %rax' matches %rcx'
 - Checking if column %rax' matches %rdx'
 - Checking if column %rcx' matches %rdx'
EQUAL INVARIANTS
    n8' + -1*n10' = 0x0 ^ 
    %rax + -1*%rcx = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0

REMAINING COLS
n8'
n5
%rax
%rdx
%rsi
%rdi
%r8
%rax'
%rcx'
%rdx'
VERIFYING MATRIX
3  10  1  1  12  14  1  1  10  0  1  
4  7  1  1  9  12  1  0  12  1  1  
4  9  55  34  11  14  1048575  144  12  89  1  
3  8  34  21  10  11  1048575  55  10  34  1  
1  3  3  2  5  9  1048575  8  6  5  1  
4  7  21  13  9  14  1048575  144  12  89  1  
3  11  144  89  13  13  1048575  55  10  34  1  
4  11  144  89  13  12  1048575  144  12  89  1  
1  8  34  21  10  10  1048575  8  6  5  1  
5  12  1  0  14  14  1  1  14  1  1  
5  1  1  1  3  14  1048575  377  14  233  1  
2  3  3  2  5  11  1048575  21  8  13  1  
4  13  377  233  15  14  1048575  144  12  89  1  
3  10  89  55  12  13  1048575  55  10  34  1  
2  12  233  144  14  14  1048575  21  8  13  1  
1  9  55  34  11  13  1048575  8  6  5  1  
1  2  2  1  4  12  1048575  8  6  5  1  
2  6  13  8  8  10  1048575  21  8  13  1  
2  6  1  0  8  12  1  1  8  1  1  
3  11  0  1  13  13  1  1  10  0  1  
4  9  55  34  11  13  1048575  144  12  89  1  
4  2  2  1  4  14  1048575  144  12  89  1  
2  10  89  55  12  14  1048575  21  8  13  1  
1  4  1  1  6  6  1  0  6  1  1  
2  10  89  55  12  13  1048575  21  8  13  1  
[sage] running...
NULLSPACE
0  0  0  0  0  0  -9223372036854775808  0  0  0  -9223372036854775808  
0  1  0  0  -1  0  0  0  0  0  2  
-2  2  0  0  -2  0  0  0  1  0  0  
INVARIANTS
Got matrix with 3 rows and 11 cols
    -8000000000000000*%r8 = 0x8000000000000000 ^ 
    n5 + -1*%rsi = 0xfffffffffffffffe ^ 
    -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0
Column count: 38
    n0' = 0x1 ^ 
    n1' = 0x1 ^ 
    n2' = 0x1 ^ 
    n3' = 0x1 ^ 
    n4' = 0x1 ^ 
    n5' = 0x1 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n9' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x1 ^ 
    n1 = 0x1 ^ 
    n2 = 0x1 ^ 
    n3 = 0x1 ^ 
    n4 = 0x1 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    n8' + -1*n10' = 0x0 ^ 
    %rax + -1*%rcx = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0 ^ 
    -8000000000000000*%r8 = 0x8000000000000000 ^ 
    n5 + -1*%rsi = 0xfffffffffffffffe ^ 
    -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0
  == performing transform 5  8 == 
    with paths 5 5 / 8 10
     looked for n0' on path 8 10 and found 0 with multiplier 1
     looked for n1' on path 8 10 and found 0 with multiplier 1
     looked for n2' on path 8 10 and found 0 with multiplier 1
     looked for n3' on path 8 10 and found 0 with multiplier 1
     looked for n4' on path 8 10 and found 0 with multiplier 1
     looked for n5' on path 8 10 and found 0 with multiplier 1
     looked for n6' on path 8 10 and found 0 with multiplier 1
     looked for n7' on path 8 10 and found 0 with multiplier 1
     looked for n9' on path 8 10 and found 0 with multiplier 1
     looked for n11' on path 8 10 and found 0 with multiplier 1
     looked for n12' on path 8 10 and found 0 with multiplier 1
     looked for n13' on path 8 10 and found 0 with multiplier 1
     looked for n14' on path 8 10 and found 0 with multiplier 1
     looked for n15' on path 8 10 and found 0 with multiplier 1
     looked for n0 on path 5 5 and found 0 with multiplier 1
     looked for n1 on path 5 5 and found 0 with multiplier 1
     looked for n2 on path 5 5 and found 0 with multiplier 1
     looked for n3 on path 5 5 and found 0 with multiplier 1
     looked for n4 on path 5 5 and found 0 with multiplier 1
     looked for n6 on path 5 5 and found 0 with multiplier 1
     looked for n7 on path 5 5 and found 0 with multiplier 1
     looked for n8 on path 5 5 and found 0 with multiplier 1
     looked for n9 on path 5 5 and found 0 with multiplier 1
     looked for n8' on path 8 10 and found 1 with multiplier 1
     looked for -1*n10' on path 8 10 and found 1 with multiplier -1
     looked for n5 on path 5 5 and found 2 with multiplier 1
     looked for -2*n8' on path 8 10 and found 1 with multiplier -2
     looked for 2*n5 on path 5 5 and found 2 with multiplier 2
DEBUGING TRANSFORM MATRIX
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  2  2  
[sage] running...
DEBUGING TRANSFORM MATRIX NULLSPACE
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  -1  1  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
   adding -1 copies of n5 + -1*%rsi = 0xfffffffffffffffe
         n5
         -1*%rsi
   adding 1 copies of -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0
         -2*n8'
         2*n5
         -2*%rsi
         %rcx'
   adding 1 copies of -8000000000000000*%r8 = 0x8000000000000000
         --9223372036854775808*%r8
   adding 1 copies of %r8 + -1*%rsi' = 0x0
         %r8
         -1*%rsi'
   adding 1 copies of %rdi + -1*%rdi' = 0x0
         %rdi
         -1*%rdi'
   adding 1 copies of %rax + -1*%rcx = 0x0
         %rax
         -1*%rcx
   adding 1 copies of n8' + -1*n10' = 0x0
         n8'
         -1*n10'
   adding 1 copies of n9 = 0x0
         n9
   adding 1 copies of n8 = 0x0
         n8
   adding 1 copies of n7 = 0x0
         n7
   adding 1 copies of n6 = 0x0
         n6
   adding 1 copies of n4 = 0x1
         n4
   adding 1 copies of n3 = 0x1
         n3
   adding 1 copies of n2 = 0x1
         n2
   adding 1 copies of n1 = 0x1
         n1
   adding 1 copies of n0 = 0x1
         n0
   adding 1 copies of n15' = 0x0
         n15'
   adding 1 copies of n14' = 0x0
         n14'
   adding 1 copies of n13' = 0x0
         n13'
   adding 1 copies of n12' = 0x0
         n12'
   adding 1 copies of n11' = 0x0
         n11'
   adding 1 copies of n9' = 0x0
         n9'
   adding 1 copies of n7' = 0x0
         n7'
   adding 1 copies of n6' = 0x0
         n6'
   adding 1 copies of n5' = 0x1
         n5'
   adding 1 copies of n4' = 0x1
         n4'
   adding 1 copies of n3' = 0x1
         n3'
   adding 1 copies of n2' = 0x1
         n2'
   adding 1 copies of n1' = 0x1
         n1'
   adding 1 copies of n0' = 0x1
         n0'
    -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0 ^ 
    -8000000000000000*%r8 = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %rax + -1*%rcx = 0x0
TARGET REGS: { %rax %rcx %rdx %rsi %rdi %r8 }
   Found %rax in %rax + -1*%rcx = 0x0 via %rax
   Found %rcx in %rax + -1*%rcx = 0x0 via -1*%rcx
   Found %rsi in -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0 via %rsi
   Found %rdi in %rdi + -1*%rdi' = 0x0 via %rdi
   Found %r8 in -8000000000000000*%r8 = 0x0 via --9223372036854775808*%r8
REWRITE REGS: { %rax %rcx %rdx %rsi %rdi }
   Found %rcx in -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0 via %rcx'
   Found %rsi in %r8 + -1*%rsi' = 0x0 via -1*%rsi'
   Found %rdi in %rdi + -1*%rdi' = 0x0 via -1*%rdi'
CONSTRAINED: 8 TOTAL: 11
 quality = 0.727273
   (best yet)
LEARNING PATHS AT BLOCKS 5 / 10
Target paths for 5 bound=1
    5
Rewrite paths for 10 bound=1
    10
For pair 5 | 10 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
Target paths for 5 bound=2
    5
    5 5
Rewrite paths for 10 bound=2
    10
    10 8 10
For pair 5 | 10 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
For pair 5 | 10 8 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
For pair 5 5 | 10 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
For pair 5 5 | 10 8 the following failed.
Found inductive pair 5 5 and 10 8
===== INVARIANT AFTER BLOCKS 5 / 10 =====
* picking variables
* learning equalities
generating n0' = 0x1
generating n1' = 0x1
generating n2' = 0x1
generating n3' = 0x1
generating n4' = 0x1
generating n5' = 0x1
generating n6' = 0x0
generating n7' = 0x0
generating n9' = 0x0
generating n11' = 0x0
generating n12' = 0x0
generating n13' = 0x0
generating n14' = 0x0
generating n15' = 0x0
generating n0 = 0x1
generating n1 = 0x1
generating n2 = 0x1
generating n3 = 0x1
generating n4 = 0x1
generating n6 = 0x0
generating n7 = 0x0
generating n8 = 0x0
generating n9 = 0x0
CONSTANT INVARIANTS
    n0' = 0x1 ^ 
    n1' = 0x1 ^ 
    n2' = 0x1 ^ 
    n3' = 0x1 ^ 
    n4' = 0x1 ^ 
    n5' = 0x1 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n9' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x1 ^ 
    n1 = 0x1 ^ 
    n2 = 0x1 ^ 
    n3 = 0x1 ^ 
    n4 = 0x1 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0

 - Checking if column n8' matches n10'
 - Checking if column n8' matches n5
 - Checking if column n8' matches %rax
 - Checking if column n8' matches %rcx
 - Checking if column n8' matches %rdx
 - Checking if column n8' matches %rsi
 - Checking if column n8' matches %rdi
 - Checking if column n8' matches %r8
 - Checking if column n8' matches %rax'
 - Checking if column n8' matches %rcx'
 - Checking if column n8' matches %rdx'
 - Checking if column n8' matches %rsi'
 - Checking if column n8' matches %rdi'
 - Checking if column n10' matches n5
 - Checking if column n10' matches %rax
 - Checking if column n10' matches %rcx
 - Checking if column n10' matches %rdx
 - Checking if column n10' matches %rsi
 - Checking if column n10' matches %rdi
 - Checking if column n10' matches %r8
 - Checking if column n10' matches %rax'
 - Checking if column n10' matches %rcx'
 - Checking if column n10' matches %rdx'
 - Checking if column n10' matches %rsi'
 - Checking if column n10' matches %rdi'
 - Checking if column n5 matches %rax
 - Checking if column n5 matches %rcx
 - Checking if column n5 matches %rdx
 - Checking if column n5 matches %rsi
 - Checking if column n5 matches %rdi
 - Checking if column n5 matches %r8
 - Checking if column n5 matches %rax'
 - Checking if column n5 matches %rcx'
 - Checking if column n5 matches %rdx'
 - Checking if column n5 matches %rsi'
 - Checking if column n5 matches %rdi'
 - Checking if column %rax matches %rcx
generating %rax + -1*%rcx = 0x0
 - Checking if column %rax matches %rdx
 - Checking if column %rax matches %rsi
 - Checking if column %rax matches %rdi
 - Checking if column %rax matches %r8
 - Checking if column %rax matches %rax'
 - Checking if column %rax matches %rcx'
 - Checking if column %rax matches %rdx'
 - Checking if column %rax matches %rsi'
 - Checking if column %rax matches %rdi'
 - Checking if column %rdx matches %rsi
 - Checking if column %rdx matches %rdi
 - Checking if column %rdx matches %r8
 - Checking if column %rdx matches %rax'
 - Checking if column %rdx matches %rcx'
 - Checking if column %rdx matches %rdx'
 - Checking if column %rdx matches %rsi'
 - Checking if column %rdx matches %rdi'
 - Checking if column %rsi matches %rdi
 - Checking if column %rsi matches %r8
 - Checking if column %rsi matches %rax'
 - Checking if column %rsi matches %rcx'
 - Checking if column %rsi matches %rdx'
 - Checking if column %rsi matches %rsi'
 - Checking if column %rsi matches %rdi'
 - Checking if column %rdi matches %r8
 - Checking if column %rdi matches %rax'
 - Checking if column %rdi matches %rcx'
 - Checking if column %rdi matches %rdx'
 - Checking if column %rdi matches %rsi'
 - Checking if column %rdi matches %rdi'
generating %rdi + -1*%rdi' = 0x0
 - Checking if column %r8 matches %rax'
 - Checking if column %r8 matches %rcx'
 - Checking if column %r8 matches %rdx'
 - Checking if column %r8 matches %rsi'
generating %r8 + -1*%rsi' = 0x0
 - Checking if column %rax' matches %rcx'
 - Checking if column %rax' matches %rdx'
 - Checking if column %rcx' matches %rdx'
EQUAL INVARIANTS
    %rax + -1*%rcx = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0

REMAINING COLS
n8'
n10'
n5
%rax
%rdx
%rsi
%rdi
%r8
%rax'
%rcx'
%rdx'
VERIFYING MATRIX
3  4  4  5  3  6  13  1048575  55  12  89  1  
2  3  10  89  55  12  11  1048575  21  10  34  1  
3  4  3  3  2  5  13  1048575  55  12  89  1  
1  2  1  1  1  3  9  1048575  8  8  13  1  
3  4  8  0  1  10  11  1  1  12  1  1  
3  4  2  2  1  4  11  1048575  55  12  89  1  
1  2  1  1  1  3  12  1048575  8  8  13  1  
2  3  8  34  21  10  14  1048575  21  10  34  1  
0  1  9  55  34  11  11  1048575  3  6  5  1  
0  1  2  2  1  4  5  1048575  3  6  5  1  
0  1  5  8  5  7  14  1048575  3  6  5  1  
0  1  10  89  55  12  14  1048575  3  6  5  1  
0  1  3  1  0  5  13  1  1  6  1  1  
3  4  7  1  1  9  14  1  1  12  1  1  
0  1  3  3  2  5  14  1048575  3  6  5  1  
2  3  3  1  0  5  13  1  1  10  0  1  
4  5  13  377  233  15  14  1048575  144  14  233  1  
0  1  6  13  8  8  10  1048575  3  6  5  1  
3  4  4  5  3  6  11  1048575  55  12  89  1  
1  2  2  0  1  4  12  1  0  8  1  1  
3  4  3  1  0  5  14  1  1  12  1  1  
0  1  3  3  2  5  5  1048575  3  6  5  1  
0  1  12  1  0  14  14  1  1  6  1  1  
3  4  12  1  0  14  13  1  1  12  1  1  
2  3  7  21  13  9  11  1048575  21  10  34  1  
[sage] running...
NULLSPACE
-9223372036854775808  -9223372036854775808  0  0  0  0  0  -9223372036854775808  0  0  0  0  
2  -2  -1  0  0  1  0  0  0  0  0  0  
4  -6  0  0  0  0  0  0  0  1  0  0  
1  -1  0  0  0  0  0  0  0  0  0  1  
INVARIANTS
Got matrix with 4 rows and 12 cols
    -8000000000000000*n8' + -8000000000000000*n10' + -8000000000000000*%r8 = 0x0 ^ 
    2*n8' + -2*n10' + -1*n5 + %rsi = 0x0 ^ 
    4*n8' + -6*n10' + %rcx' = 0x0 ^ 
    n8' + -1*n10' = 0xffffffffffffffff
Column count: 38
    n0' = 0x1 ^ 
    n1' = 0x1 ^ 
    n2' = 0x1 ^ 
    n3' = 0x1 ^ 
    n4' = 0x1 ^ 
    n5' = 0x1 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n9' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x1 ^ 
    n1 = 0x1 ^ 
    n2 = 0x1 ^ 
    n3 = 0x1 ^ 
    n4 = 0x1 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    %rax + -1*%rcx = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0 ^ 
    -8000000000000000*n8' + -8000000000000000*n10' + -8000000000000000*%r8 = 0x0 ^ 
    2*n8' + -2*n10' + -1*n5 + %rsi = 0x0 ^ 
    4*n8' + -6*n10' + %rcx' = 0x0 ^ 
    n8' + -1*n10' = 0xffffffffffffffff
  == performing transform 5  10 == 
    with paths 5 5 / 10 8
     looked for n0' on path 10 8 and found 0 with multiplier 1
     looked for n1' on path 10 8 and found 0 with multiplier 1
     looked for n2' on path 10 8 and found 0 with multiplier 1
     looked for n3' on path 10 8 and found 0 with multiplier 1
     looked for n4' on path 10 8 and found 0 with multiplier 1
     looked for n5' on path 10 8 and found 0 with multiplier 1
     looked for n6' on path 10 8 and found 0 with multiplier 1
     looked for n7' on path 10 8 and found 0 with multiplier 1
     looked for n9' on path 10 8 and found 0 with multiplier 1
     looked for n11' on path 10 8 and found 0 with multiplier 1
     looked for n12' on path 10 8 and found 0 with multiplier 1
     looked for n13' on path 10 8 and found 0 with multiplier 1
     looked for n14' on path 10 8 and found 0 with multiplier 1
     looked for n15' on path 10 8 and found 0 with multiplier 1
     looked for n0 on path 5 5 and found 0 with multiplier 1
     looked for n1 on path 5 5 and found 0 with multiplier 1
     looked for n2 on path 5 5 and found 0 with multiplier 1
     looked for n3 on path 5 5 and found 0 with multiplier 1
     looked for n4 on path 5 5 and found 0 with multiplier 1
     looked for n6 on path 5 5 and found 0 with multiplier 1
     looked for n7 on path 5 5 and found 0 with multiplier 1
     looked for n8 on path 5 5 and found 0 with multiplier 1
     looked for n9 on path 5 5 and found 0 with multiplier 1
     looked for --9223372036854775808*n8' on path 10 8 and found 1 with multiplier -9223372036854775808
     looked for --9223372036854775808*n10' on path 10 8 and found 1 with multiplier -9223372036854775808
     looked for 2*n8' on path 10 8 and found 1 with multiplier 2
     looked for -2*n10' on path 10 8 and found 1 with multiplier -2
     looked for -1*n5 on path 5 5 and found 2 with multiplier -1
     looked for 4*n8' on path 10 8 and found 1 with multiplier 4
     looked for -6*n10' on path 10 8 and found 1 with multiplier -6
     looked for n8' on path 10 8 and found 1 with multiplier 1
     looked for -1*n10' on path 10 8 and found 1 with multiplier -1
DEBUGING TRANSFORM MATRIX
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  -2  -2  0  
[sage] running...
DEBUGING TRANSFORM MATRIX NULLSPACE
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  -1  1  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  
   adding 1 copies of n8' + -1*n10' = 0xffffffffffffffff
         n8'
         -1*n10'
   adding -1 copies of 2*n8' + -2*n10' + -1*n5 + %rsi = 0x0
         2*n8'
         -2*n10'
         -1*n5
         %rsi
   adding 1 copies of 4*n8' + -6*n10' + %rcx' = 0x0
         4*n8'
         -6*n10'
         %rcx'
   adding 1 copies of -8000000000000000*n8' + -8000000000000000*n10' + -8000000000000000*%r8 = 0x0
         --9223372036854775808*n8'
         --9223372036854775808*n10'
         --9223372036854775808*%r8
   adding 1 copies of %r8 + -1*%rsi' = 0x0
         %r8
         -1*%rsi'
   adding 1 copies of %rdi + -1*%rdi' = 0x0
         %rdi
         -1*%rdi'
   adding 1 copies of %rax + -1*%rcx = 0x0
         %rax
         -1*%rcx
   adding 1 copies of n9 = 0x0
         n9
   adding 1 copies of n8 = 0x0
         n8
   adding 1 copies of n7 = 0x0
         n7
   adding 1 copies of n6 = 0x0
         n6
   adding 1 copies of n4 = 0x1
         n4
   adding 1 copies of n3 = 0x1
         n3
   adding 1 copies of n2 = 0x1
         n2
   adding 1 copies of n1 = 0x1
         n1
   adding 1 copies of n0 = 0x1
         n0
   adding 1 copies of n15' = 0x0
         n15'
   adding 1 copies of n14' = 0x0
         n14'
   adding 1 copies of n13' = 0x0
         n13'
   adding 1 copies of n12' = 0x0
         n12'
   adding 1 copies of n11' = 0x0
         n11'
   adding 1 copies of n9' = 0x0
         n9'
   adding 1 copies of n7' = 0x0
         n7'
   adding 1 copies of n6' = 0x0
         n6'
   adding 1 copies of n5' = 0x1
         n5'
   adding 1 copies of n4' = 0x1
         n4'
   adding 1 copies of n3' = 0x1
         n3'
   adding 1 copies of n2' = 0x1
         n2'
   adding 1 copies of n1' = 0x1
         n1'
   adding 1 copies of n0' = 0x1
         n0'
    -2*n8' + 2*n10' + n5 + -1*%rsi + 4*n8' + -6*n10' + %rcx' = 0x0 ^ 
    -8000000000000000*n8' + -8000000000000000*n10' + -8000000000000000*%r8 = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %rax + -1*%rcx = 0x0
TARGET REGS: { %rax %rcx %rdx %rsi %rdi %r8 }
   Found %rax in %rax + -1*%rcx = 0x0 via %rax
   Found %rcx in %rax + -1*%rcx = 0x0 via -1*%rcx
   Found %rsi in -2*n8' + 2*n10' + n5 + -1*%rsi + 4*n8' + -6*n10' + %rcx' = 0x0 via -1*%rsi
   Found %rdi in %rdi + -1*%rdi' = 0x0 via %rdi
   Found %r8 in -8000000000000000*n8' + -8000000000000000*n10' + -8000000000000000*%r8 = 0x0 via --9223372036854775808*%r8
REWRITE REGS: { %rax %rcx %rdx %rsi %rdi }
   Found %rcx in -2*n8' + 2*n10' + n5 + -1*%rsi + 4*n8' + -6*n10' + %rcx' = 0x0 via %rcx'
   Found %rsi in %r8 + -1*%rsi' = 0x0 via -1*%rsi'
   Found %rdi in %rdi + -1*%rdi' = 0x0 via -1*%rdi'
CONSTRAINED: 8 TOTAL: 11
 quality = 0.727273
FOUND SOMETHING FOR THIS SCC!
--------- FOUND A GOOD NODE -----------
PATHS
  5 5 / 8 10
INVARIANTS
    -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0 ^ 
    -8000000000000000*%r8 = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %rax + -1*%rcx = 0x0
         -1*n5
         %rsi
         -2*n8'
         2*n5
         -2*%rsi
         %rcx'
         --9223372036854775808*%r8
         %r8
         -1*%rsi'
         %rdi
         -1*%rdi'
         %rax
         -1*%rcx

STATE (5, 8)
    -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0
    to (5, 8) via target: 5  5  rewrite: 10  8  
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   

 ~~~~~ BOUND 5/2 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[verify] next POD
[next] generating initial POD
frontiers? 0 and 3
==== Next Frontier ==== 0
handhold for (5, 8): 2
Looking for paths from (0, 0) to (5, 8) bound=5/2
Processing pair 1 2 3 4 5 / 1 2 3 4 5 10 8
  classification of this edge pair: 18446744073709551615
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 / 1 2 3 4 5 10 8 10 8
  classification of this edge pair: 18446744073709551613
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 / 1 2 3 4 5 10 8
  classification of this edge pair: 0
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 / 1 2 3 4 5 10 8 10 8
  classification of this edge pair: 18446744073709551614
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 5 / 1 2 3 4 5 10 8
  classification of this edge pair: 1
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 5 / 1 2 3 4 5 10 8 10 8
  classification of this edge pair: 18446744073709551615
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 5 5 / 1 2 3 4 5 10 8
  classification of this edge pair: 2
   - this edge goes to a new state
Processing pair 1 2 3 4 5 5 5 5 / 1 2 3 4 5 10 8 10 8
  classification of this edge pair: 0
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 5 5 5 / 1 2 3 4 5 10 8
  classification of this edge pair: 3
   - skipping this edge (handhold)
Processing pair 1 2 3 4 5 5 5 5 5 / 1 2 3 4 5 10 8 10 8
  classification of this edge pair: 1
   - skipping this edge (handhold)
Looking for paths from (0, 0) to (10, 16) bound=5/2
Processing pair 1 2 3 4 5 6 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 4 5 6 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 3 7 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 6 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 2 14 15 16 the following failed.
   - this exit edge looks okay
Processing pair 1 2 3 4 5 6 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 6 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 4 5 6 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 3 7 16 the following failed.
   - this exit edge looks okay
Processing pair 1 2 3 4 5 5 6 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 2 14 15 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 6 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 2
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 6 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 4 5 6 16 the following failed.
   - this exit edge looks okay
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 3 7 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 2 14 15 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 6 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 3
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 6 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 6 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
   - this exit edge looks okay
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{4}R+1{5}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 7 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 14 15 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 6 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 6 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
   - this exit edge looks okay
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 7 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 14 15 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 4 5 5 5 5 5 6 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 4 5 6 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 3 7 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 2 14 15 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 3 7 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 3 7 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
    1{7}T = 0
    -1{3}T+1{6}T = 0
    -1{3}T+1{4}T = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 4 5 6 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 4 12 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 3 7 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 1 2 8 9 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 2 14 15 16 the following failed.
   - this exit edge looks okay
Processing pair 1 2 8 9 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 2 8 9 10 | 0 1 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 4 5 6 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   6 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 4 5 6 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 4 5 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   10 -> 1
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 4 5 10 11 13 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 4 5 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 4 5 10 8 10 11 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 4 5 10 8 10 8 9 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 4 12 13 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   12 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 4 12 13 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{12}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{4}R+1{5}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 3 7 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   7 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 3 7 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 2 14 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   14 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 2 14 15 16 the following failed.
    -1{2}T+1{3}R+1{14}R = 0
    -1{2}T+1{2}R = 0
   - this exit edge won't work; skipping
Processing pair 1 9 10 / 1 15 16
[exit_works] target block counts:
   0 -> 1
[exit_works] rewrite block counts:
   0 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   9 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   15 -> 1
   16 -> 1
For pair 0 1 9 10 | 0 1 15 16 the following failed.
   - this exit edge looks okay
state (5, 8) has 1choices
TOTAL CHOICES = 1
  choice 0
     (5, 8) -> 0
Adding frontier...
###### FRONTIER
head = (0, 0)

  ## Class
    (5, 8) --> 2  
    (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    (0, 0) -> (10, 16) ; 1 2 3 4 5 6 10  ; 1 2 14 15 16 
    (0, 0) -> (10, 16) ; 1 2 3 4 5 5 6 10  ; 1 2 3 7 16 
    (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 6 10  ; 1 2 3 4 5 6 16 
    (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 6 10  ; 1 2 3 4 5 10 11 13 16 
    (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 5 6 10  ; 1 2 3 4 5 10 8 9 16 
    (0, 0) -> (10, 16) ; 1 2 8 9 10  ; 1 2 14 15 16 
    (0, 0) -> (10, 16) ; 1 9 10  ; 1 15 16 
frontiers? 1 and 3
==== Next Frontier ==== 1
handhold for (5, 8): 2
Looking for paths from (5, 8) to (10, 16) bound=5/2
Processing pair 6 10 / 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 6 10 / 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 6 10 / 10 8 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 6 10 / 10 8 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   10 -> 3
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 10 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 6 10 / 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
   - this exit edge looks okay
Processing pair 5 6 10 / 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 6 10 / 10 8 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 6 10 / 10 8 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 5
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   10 -> 3
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 10 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 6 10 / 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 6
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 6 10 / 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 6
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
   - this exit edge looks okay
Processing pair 5 5 6 10 / 10 8 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 6
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 6 10 / 10 8 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 6
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   10 -> 3
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 10 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 6 10 / 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 7
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 6 10 / 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 7
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 6 10 / 10 8 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 7
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
   - this exit edge looks okay
Processing pair 5 5 5 6 10 / 10 8 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 7
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   10 -> 3
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 10 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 5 6 10 / 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 8
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   9 -> 1
   10 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 9 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 5 6 10 / 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 8
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 2
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 10 10 11 13 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 5 6 10 / 10 8 9 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 8
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   9 -> 1
   10 -> 2
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 9 10 10 16 the following failed.
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{13}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+2{8}R+1{11}R = 0
    1{3}T-1{5}T+1{3}R+1{4}R+1{8}R+1{10}R = 0
    -1{3}T+1{5}T-1{3}R-2{4}R+1{6}R-2{8}R+1{9}R = 0
   - this exit edge won't work; skipping
Processing pair 5 5 5 5 6 10 / 10 8 10 11 13 16
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[get_block_counts]        recursing! (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
[exit_works] target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 4
[exit_works] rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 1
   10 -> 1
[exit_works] updated target block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 8
   6 -> 1
   10 -> 1
[exit_works] updated rewrite block counts:
   0 -> 1
   1 -> 1
   2 -> 1
   3 -> 1
   4 -> 1
   5 -> 1
   8 -> 2
   10 -> 3
   11 -> 1
   13 -> 1
   16 -> 1
For pair 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10 | 0 1 2 3 4 5 8 8 10 10 10 11 13 16 the following failed.
   - this exit edge looks okay
TOTAL CHOICES = 1
  choice 0
Adding frontier...
###### FRONTIER
head = (5, 8)

  ## Class
    (5, 8) --> 2  
    (5, 8) -> (10, 16) ; 5 6 10  ; 9 16 
    (5, 8) -> (10, 16) ; 5 5 6 10  ; 10 11 13 16 
    (5, 8) -> (10, 16) ; 5 5 5 6 10  ; 10 8 9 16 
    (5, 8) -> (10, 16) ; 5 5 5 5 6 10  ; 10 8 10 11 13 16 
frontiers? 2 and 3
==== Next Frontier ==== 2
handhold for (5, 8): 2
TOTAL CHOICES = 1
  choice 0
Adding frontier...
###### FRONTIER
head = (10, 16)

  ## Class
    (5, 8) --> 2  
frontiers? 3 and 3
==== Next Frontier ==== 3
handhold for (5, 8): 2
TOTAL CHOICES = 1
  choice 0
Adding frontier...
###### FRONTIER
head = (64, 49)

  ## Class
    (5, 8) --> 2  
frontiers? 4 and 3
STATE (0, 0)
    false
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[sanity] from (0, 0)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (5, 8)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (10, 16)
[sanity] from (0, 0)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (5, 8)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (10, 16)
[sanity] global reachable: (0, 0)  (5, 8)  (10, 16)  
[sanity] states reachable from (0, 0) are (0, 0)  (5, 8)  (10, 16)  
[sanity] states reachable from (5, 8) are (5, 8)  (10, 16)  
[sanity] states reachable from (10, 16) are (10, 16)  
[verify] found a sane POD. 
STATE (0, 0)
    false
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    -1*n5 + %rsi + -2*n8' + 2*n5 + -2*%rsi + %rcx' = 0x0
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    false
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 6 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 6 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 6 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 6 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 6 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 6 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 8 9 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 8 9 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 9 10
[learn_invariants] rewrite trace: 0 1 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 9 10
[lsd]            rewrite rem = 1 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
   - REACHABLE: (10, 16)
[learn_invariants] target trace: 0 1 2 8 9 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 8 9 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 8 9 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 8 9 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 8 9 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 8 9 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 8 9 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 8 9 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 6 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 6 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 6 10
[lsd]            rewrite rem = 10 11 13 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     rewrite prefix fail
     edge.re: 10 8
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 6 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 6 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 6 10
[learn_invariants] rewrite trace: 0 1 2 14 15 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 6 10
[lsd]            rewrite rem = 1 2 14 15 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 5 5 6 10
[lsd]            rewrite rem = 10 8 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 5 5 6 10
[lsd]            rewrite rem = 10 8 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 7 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 6 10
[lsd]            rewrite rem = 1 2 3 7 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 6 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 6 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 11 13 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 11 13 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
     rewrite prefix fail
     edge.re: 1 2 3 4 5 10 8
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
[learn_invariants] target trace: 0 1 2 3 4 5 5 5 5 5 6 10
[learn_invariants] rewrite trace: 0 1 2 3 4 5 10 8 9 16
[lsd] processing trace state @ (0, 0)
[lsd]            target rem  = 1 2 3 4 5 5 5 5 5 6 10
[lsd]            rewrite rem = 1 2 3 4 5 10 8 9 16
[lsd]   Considering edge: (0, 0) -> (5, 8)
     1  2  3  4  5  5  5  5  ; 1  2  3  4  5  10  8  
   - REACHABLE: (5, 8)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  6  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  6  10  ; 1  2  3  7  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  6  10  ; 1  2  3  4  5  6  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  6  10  ; 1  2  3  4  5  10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  3  4  5  5  5  5  5  6  10  ; 1  2  3  4  5  10  8  9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  2  8  9  10  ; 1  2  14  15  16  
     target prefix fail
[lsd]   Considering edge: (0, 0) -> (10, 16)
     1  9  10  ; 1  15  16  
     target prefix fail
[lsd] processing trace state @ (5, 8)
[lsd]            target rem  = 5 6 10
[lsd]            rewrite rem = 9 16
[lsd]   Considering edge: (5, 8) -> (5, 8)
     5  5  ; 10  8  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  6  10  ; 9  16  
   - REACHABLE: (10, 16)
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  6  10  ; 10  11  13  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  6  10  ; 10  8  9  16  
     target prefix fail
[lsd]   Considering edge: (5, 8) -> (10, 16)
     5  5  5  5  6  10  ; 10  8  10  11  13  16  
     target prefix fail
target_regs: { %rax %rcx %rdx %rsi %rdi %r8 %cf %pf %af %zf %sf %of %mxcsr::rc[0] }
rewrite_regs: { %rax %rcx %rdx %rsi %rdi %cf %pf %af %zf %sf %of %mxcsr::rc[0] }
[learner][memory_null] Considering these invariants!
[learner] enable_shadow_ = 1
[learner] getting shadow variables from 81 states.
[learner] getting shadow variables from 81 states.
Columns
n0
n1
n2
n3
n4
n5
n6
n7
n8
n9
n0'
n1'
n10'
n11'
n12'
n13'
n14'
n15'
n2'
n3'
n4'
n5'
n6'
n7'
n8'
n9'
%rax
%rcx
%rdx
%rsi
%rdi
%r8
%rax'
%rcx'
%rdx'
%rsi'
%rdi'
generating n0 = 0x1
generating n1 = 0x1
generating n2 = 0x1
generating n3 = 0x1
generating n4 = 0x1
generating n6 = 0x0
generating n7 = 0x0
generating n8 = 0x0
generating n9 = 0x0
generating n0' = 0x1
generating n1' = 0x1
generating n11' = 0x0
generating n12' = 0x0
generating n13' = 0x0
generating n14' = 0x0
generating n15' = 0x0
generating n2' = 0x1
generating n3' = 0x1
generating n4' = 0x1
generating n5' = 0x1
generating n6' = 0x0
generating n7' = 0x0
generating n9' = 0x0
CONSTANT INVARIANTS
    n0 = 0x1 ^ 
    n1 = 0x1 ^ 
    n2 = 0x1 ^ 
    n3 = 0x1 ^ 
    n4 = 0x1 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    n0' = 0x1 ^ 
    n1' = 0x1 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n2' = 0x1 ^ 
    n3' = 0x1 ^ 
    n4' = 0x1 ^ 
    n5' = 0x1 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n9' = 0x0

 - Checking if column n5 matches n10'
 - Checking if column n5 matches n8'
 - Checking if column n5 matches %rax
 - Checking if column n5 matches %rcx
 - Checking if column n5 matches %rdx
 - Checking if column n5 matches %rsi
 - Checking if column n5 matches %rdi
 - Checking if column n5 matches %r8
 - Checking if column n5 matches %rax'
 - Checking if column n5 matches %rcx'
 - Checking if column n5 matches %rdx'
 - Checking if column n5 matches %rsi'
 - Checking if column n5 matches %rdi'
 - Checking if column n10' matches n8'
generating n10' + -1*n8' = 0x0
 - Checking if column n10' matches %rax
 - Checking if column n10' matches %rcx
 - Checking if column n10' matches %rdx
 - Checking if column n10' matches %rsi
 - Checking if column n10' matches %rdi
 - Checking if column n10' matches %r8
 - Checking if column n10' matches %rax'
 - Checking if column n10' matches %rcx'
 - Checking if column n10' matches %rdx'
 - Checking if column n10' matches %rsi'
 - Checking if column n10' matches %rdi'
 - Checking if column %rax matches %rcx
generating %rax + -1*%rcx = 0x0
 - Checking if column %rax matches %rdx
 - Checking if column %rax matches %rsi
 - Checking if column %rax matches %rdi
 - Checking if column %rax matches %r8
 - Checking if column %rax matches %rax'
 - Checking if column %rax matches %rcx'
 - Checking if column %rax matches %rdx'
generating %rax + -1*%rdx' = 0x0
 - Checking if column %rax matches %rsi'
 - Checking if column %rax matches %rdi'
 - Checking if column %rdx matches %rsi
 - Checking if column %rdx matches %rdi
 - Checking if column %rdx matches %r8
 - Checking if column %rdx matches %rax'
 - Checking if column %rdx matches %rcx'
 - Checking if column %rdx matches %rsi'
 - Checking if column %rdx matches %rdi'
 - Checking if column %rsi matches %rdi
 - Checking if column %rsi matches %r8
 - Checking if column %rsi matches %rax'
 - Checking if column %rsi matches %rcx'
generating %rsi + -1*%rcx' = 0x0
 - Checking if column %rsi matches %rsi'
 - Checking if column %rsi matches %rdi'
 - Checking if column %rdi matches %r8
 - Checking if column %rdi matches %rax'
 - Checking if column %rdi matches %rsi'
 - Checking if column %rdi matches %rdi'
generating %rdi + -1*%rdi' = 0x0
 - Checking if column %r8 matches %rax'
 - Checking if column %r8 matches %rsi'
generating %r8 + -1*%rsi' = 0x0
EQUAL INVARIANTS
    n10' + -1*n8' = 0x0 ^ 
    %rax + -1*%rcx = 0x0 ^ 
    %rax + -1*%rdx' = 0x0 ^ 
    %rsi + -1*%rcx' = 0x0 ^ 
    %rdi + -1*%rdi' = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0

REMAINING COLS
n5
n10'
%rax
%rdx
%rsi
%rdi
%r8
%rax'
VERIFYING MATRIX
8  3  34  21  10  13  1048575  55  1  
4  1  1  1  6  11  1  0  1  
4  1  1  1  6  13  1  0  1  
6  2  1  0  8  13  1  1  1  
4  1  5  3  6  14  1048575  8  1  
4  1  5  3  6  13  1048575  8  1  
8  3  0  1  10  13  1  1  1  
4  1  5  3  6  7  1048575  8  1  
6  2  13  8  8  12  1048575  21  1  
10  4  89  55  12  14  1048575  144  1  
4  1  1  1  6  9  1  0  1  
4  1  5  3  6  12  1048575  8  1  
6  2  13  8  8  9  1048575  21  1  
6  2  13  8  8  13  1048575  21  1  
8  3  34  21  10  12  1048575  55  1  
8  3  34  21  10  11  1048575  55  1  
8  3  0  1  10  12  1  1  1  
4  1  5  3  6  7  1048575  8  1  
10  4  1  1  12  13  1  0  1  
6  2  1  0  8  11  1  1  1  
6  2  13  8  8  14  1048575  21  1  
6  2  13  8  8  10  1048575  21  1  
6  2  13  8  8  9  1048575  21  1  
6  2  1  0  8  12  1  1  1  
6  2  13  8  8  14  1048575  21  1  
[sage] running...
NULLSPACE
0  0  0  0  0  0  -9223372036854775808  0  -9223372036854775808  
0  0  -9223372036854775808  -9223372036854775808  0  0  0  -9223372036854775808  0  
-1  2  0  0  0  0  0  0  2  
-2  2  0  0  1  0  0  0  0  
INVARIANTS
Got matrix with 4 rows and 9 cols
    -8000000000000000*%r8 = 0x8000000000000000 ^ 
    -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ^ 
    -1*n5 + 2*n10' = 0xfffffffffffffffe ^ 
    -2*n5 + 2*n10' + %rsi = 0x0
Column count: 38
target_regs: { %rax %rcx %rdx %rsi %rdi %r8 %cf %pf %af %zf %sf %of %mxcsr::rc[0] }
rewrite_regs: { %rax %rcx %rdx %rsi %rdi %cf %pf %af %zf %sf %of %mxcsr::rc[0] }
[learner][memory_null] Considering these invariants!
[learner] enable_shadow_ = 1
[learner] getting shadow variables from 24 states.
[learner] getting shadow variables from 24 states.
Columns
n0
n1
n2
n3
n4
n5
n6
n7
n8
n9
n0'
n1'
n10'
n11'
n12'
n13'
n14'
n15'
n2'
n3'
n4'
n5'
n6'
n7'
n8'
n9'
%rax
%rcx
%rdx
%rsi
%rdi
%r8
%rax'
%rcx'
%rdx'
%rsi'
%rdi'
generating n0 = 0x1
generating n1 = 0x1
generating n2 = 0x1
generating n3 = 0x1
generating n4 = 0x1
generating n6 = 0x0
generating n7 = 0x0
generating n8 = 0x0
generating n9 = 0x0
generating n0' = 0x1
generating n1' = 0x1
generating n11' = 0x0
generating n12' = 0x0
generating n13' = 0x0
generating n14' = 0x0
generating n15' = 0x0
generating n2' = 0x1
generating n3' = 0x1
generating n4' = 0x1
generating n5' = 0x1
generating n6' = 0x0
generating n7' = 0x0
generating n9' = 0x0
CONSTANT INVARIANTS
    n0 = 0x1 ^ 
    n1 = 0x1 ^ 
    n2 = 0x1 ^ 
    n3 = 0x1 ^ 
    n4 = 0x1 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    n0' = 0x1 ^ 
    n1' = 0x1 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n2' = 0x1 ^ 
    n3' = 0x1 ^ 
    n4' = 0x1 ^ 
    n5' = 0x1 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n9' = 0x0

 - Checking if column n5 matches n10'
 - Checking if column n5 matches n8'
 - Checking if column n5 matches %rax
 - Checking if column n5 matches %rcx
 - Checking if column n5 matches %rdx
 - Checking if column n5 matches %rsi
 - Checking if column n5 matches %rdi
 - Checking if column n5 matches %r8
 - Checking if column n5 matches %rax'
 - Checking if column n5 matches %rcx'
 - Checking if column n5 matches %rdx'
 - Checking if column n5 matches %rsi'
 - Checking if column n5 matches %rdi'
 - Checking if column n10' matches n8'
generating n10' + -1*n8' = 0x0
 - Checking if column n10' matches %rax
 - Checking if column n10' matches %rcx
 - Checking if column n10' matches %rdx
 - Checking if column n10' matches %rsi
 - Checking if column n10' matches %rdi
 - Checking if column n10' matches %r8
 - Checking if column n10' matches %rax'
 - Checking if column n10' matches %rcx'
 - Checking if column n10' matches %rdx'
 - Checking if column n10' matches %rsi'
 - Checking if column n10' matches %rdi'
 - Checking if column %rax matches %rcx
generating %rax + -1*%rcx = 0x0
 - Checking if column %rax matches %rdx
 - Checking if column %rax matches %rsi
 - Checking if column %rax matches %rdi
 - Checking if column %rax matches %r8
 - Checking if column %rax matches %rax'
 - Checking if column %rax matches %rcx'
 - Checking if column %rax matches %rdx'
generating %rax + -1*%rdx' = 0x0
 - Checking if column %rax matches %rsi'
 - Checking if column %rax matches %rdi'
 - Checking if column %rdx matches %rsi
 - Checking if column %rdx matches %rdi
 - Checking if column %rdx matches %r8
 - Checking if column %rdx matches %rax'
 - Checking if column %rdx matches %rcx'
 - Checking if column %rdx matches %rsi'
 - Checking if column %rdx matches %rdi'
 - Checking if column %rsi matches %rdi
generating %rsi + -1*%rdi = 0x0
 - Checking if column %rsi matches %r8
 - Checking if column %rsi matches %rax'
 - Checking if column %rsi matches %rcx'
generating %rsi + -1*%rcx' = 0x0
 - Checking if column %rsi matches %rsi'
 - Checking if column %rsi matches %rdi'
generating %rsi + -1*%rdi' = 0x0
 - Checking if column %r8 matches %rax'
 - Checking if column %r8 matches %rsi'
generating %r8 + -1*%rsi' = 0x0
EQUAL INVARIANTS
    n10' + -1*n8' = 0x0 ^ 
    %rax + -1*%rcx = 0x0 ^ 
    %rax + -1*%rdx' = 0x0 ^ 
    %rsi + -1*%rdi = 0x0 ^ 
    %rsi + -1*%rcx' = 0x0 ^ 
    %rsi + -1*%rdi' = 0x0 ^ 
    %r8 + -1*%rsi' = 0x0

REMAINING COLS
n5
n10'
%rax
%rdx
%rsi
%r8
%rax'
VERIFYING MATRIX
4  1  1  1  6  1  0  1  
4  1  5  3  6  1048575  8  1  
4  1  5  3  6  1048575  8  1  
4  1  5  3  6  1048575  8  1  
6  2  1  0  8  1  1  1  
6  2  13  8  8  1048575  21  1  
6  2  13  8  8  1048575  21  1  
8  3  0  1  10  1  1  1  
8  3  34  21  10  1048575  55  1  
8  3  34  21  10  1048575  55  1  
8  3  34  21  10  1048575  55  1  
12  5  233  144  14  1048575  377  1  
10  4  1  1  12  1  0  1  
10  4  89  55  12  1048575  144  1  
10  4  89  55  12  1048575  144  1  
12  5  1  0  14  1  1  1  
12  5  233  144  14  1048575  377  1  
12  5  233  144  14  1048575  377  1  
12  5  233  144  14  1048575  377  1  
10  4  89  55  12  1048575  144  1  
4  1  1  1  6  1  0  1  
4  1  5  3  6  1048575  8  1  
4  1  5  3  6  1048575  8  1  
4  1  5  3  6  1048575  8  1  
[sage] running...
NULLSPACE
0  0  0  0  0  -9223372036854775808  0  -9223372036854775808  
0  0  -9223372036854775808  -9223372036854775808  0  0  -9223372036854775808  0  
-1  2  0  0  0  0  0  2  
-2  2  0  0  1  0  0  0  
INVARIANTS
Got matrix with 4 rows and 8 cols
    -8000000000000000*%r8 = 0x8000000000000000 ^ 
    -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ^ 
    -1*n5 + 2*n10' = 0xfffffffffffffffe ^ 
    -2*n5 + 2*n10' + %rsi = 0x0
Column count: 38
[learn_invariants] Invariant at (5, 8): ( ( target ae) ^ ( rewrite ne) => no signals ) ^ ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi != 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rax >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %r8 >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi' >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi' >= 0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ ( ( target ae) ^ ( rewrite ne) => %esi ≤ %edi ) ^ ( ( target ae) ^ ( rewrite ne) => %esi < %edi ) ^ ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ ( ( target ae) ^ ( rewrite ne) => %ecx' ≤ %edi' ) ^ ( ( target ae) ^ ( rewrite ne) => %ecx' < %edi' ) ^ ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ ( ( target ae) ^ ( rewrite ne) => %rax ≤ 89 ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx ≤ 89 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdx ≤ 55 ) ^ ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi ≤ 12 ) ^ ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi ≤ 14 ) ^ ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite ne) => %r8 ≤ 1048575 ) ^ ( ( target ae) ^ ( rewrite ne) => %rax' ≤ 144 ) ^ ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' ) ^ ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ 12 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ 89 ) ^ ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi' ≤ 1048575 ) ^ ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi' ≤ 14 ) ^ ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ ( ( target ae) ^ ( rewrite ne) => !%af ) ^ ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ ( ( target ae) ^ ( rewrite ne) => !%sf ) ^ ( ( target ae) ^ ( rewrite ne) => !%of ) ^ ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ ( ( target ae) ^ ( rewrite ne) => !%af' ) ^ ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ ( ( target ae) ^ ( rewrite ne) => !%sf' ) ^ ( ( target ae) ^ ( rewrite ne) => !%of' ) ^ ( ( target ae) ^ ( rewrite ne) => n0 = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n0' = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rdx' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ ( ( target !ae) ^ ( rewrite ne) => false ) ^ ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %r8 >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi' >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 ) ^ ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 ) ^ ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 ) ^ ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ ( ( target ae) ^ ( rewrite !ne) => %r8 ≤ 1048575 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 ) ^ ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 ) ^ ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi' ≤ 1048575 ) ^ ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 ) ^ ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ ( ( target ae) ^ ( rewrite !ne) => !%af ) ^ ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ ( ( target ae) ^ ( rewrite !ne) => !%af' ) ^ ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ ( ( target ae) ^ ( rewrite !ne) => n0 = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n0' = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rdx' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ ( ( target !ae) ^ ( rewrite !ne) => false )
[sanity] from (0, 0)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (5, 8)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (10, 16)
[sanity] from (0, 0)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (5, 8)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (10, 16)
[sanity] from (0, 0)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (5, 8)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (10, 16)
[sanity] from (0, 0)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (5, 8)
[sanity]    inserting (5, 8)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity]    inserting (10, 16)
[sanity] from (10, 16)
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %esi < %edi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx' < %edi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ 89 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ 89 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ 55 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ 12 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 ≤ 1048575 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ 144 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ 12 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ 89 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' ≤ 1048575 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%af ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%af' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n0 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n0' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rdx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 ≤ 1048575 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' ≤ 1048575 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%af ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%af' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n0 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n0' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rdx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on { %rax }) ^ 
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] Topological sort:     (0, 0)
    (5, 8)
    (10, 16)
[discharge_invariants] Processing state: (0, 0)
[discharge_invariants] State (0, 0) has 0 self edges.
[discharge_invariants] State (0, 0) has 8 forward edges.
[discharge_invariants] Running forward edge threads
[discharge_invariants] discharge_forward created
[CCDEBUG] calling Validator's copy constructor. this=0xcfee040 solver=0xab28630
[CCDEBUG] Calling DdecValidator's copy constructor:  this=0xcfee040 solver=0xab28630
[CCDEBUG] calling Validator's copy constructor. this=0xcf117c0 solver=0xab27870
[CCDEBUG] Calling DdecValidator's copy constructor:  this=0xcf117c0 solver=0xab27870
[CCDEBUG] calling Validator's copy constructor. this=0xcf0f300 solver=0xab274f0
[CCDEBUG] Calling DdecValidator's copy constructor:  this=0xcf0f300 solver=0xab274f0
[discharge_thread 0] conjunct 1 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) )
    true     20ms
    (verified!)
[discharge_thread 1] conjunct 0 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => no signals )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 2 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 3 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 5 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 4 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 != 0 )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 6 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 7 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 8 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax >= 0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 9 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 10 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 11 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 12 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi >= 0 )
    false     20ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 13 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 >= 0 )
    false     24ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 15 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 14 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 16 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 17 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' >= 0 )
    false     22ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 19 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 20 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 18 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' >= 0 )
    false     21ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 21 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 )
    true     14ms
    (verified!)
[discharge_thread 0] conjunct 22 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 23 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 24 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 25 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 26 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 27 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 28 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 29 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 30 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 31 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %esi ≤ %edi )
    false     19ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 32 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %esi < %edi )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 33 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 34 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 35 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 36 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 37 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx' ≤ %edi' )
    false     20ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     a0 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 38 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx' < %edi' )
    false     19ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     a0 00 00 00 00 00 00 03
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 40 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 39 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' )
    true     13ms
    (verified!)
[discharge_thread 0] conjunct 41 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 42 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 43 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) )
    true     6ms
    (verified!)
[discharge_thread 1] conjunct 44 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 45 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ 89 )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 46 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ 89 )
    true     13ms
    (verified!)
[discharge_thread 0] conjunct 47 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ 55 )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 48 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 49 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ 12 )
    true     6ms
    (verified!)
[discharge_thread 1] conjunct 50 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 51 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi ≤ 14 )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 52 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 54 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ 144 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 53 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 ≤ 1048575 )
    false     17ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 55 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 56 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ 12 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 58 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 57 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ 89 )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 60 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 59 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' ≤ 1048575 )
    false     17ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 62 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf )
    true     6ms
    (verified!)
[discharge_thread 1] conjunct 61 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' ≤ 14 )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0b
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 64 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 63 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%af )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 65 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%sf )
    false     19ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 66 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%of )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 67 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 69 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf' )
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 68 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%af' )
    false     17ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 70 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%sf' )
    false     19ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 71 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%of' )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      1 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 73 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 72 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n0 = 0x1 )
    false     19ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 74 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 76 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 75 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 77 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 78 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 79 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 80 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 82 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 83 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 81 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n0' = 0x1 )
    false     18ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 0c
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 84 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 85 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 86 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 87 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 88 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 89 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 91 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 90 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 92 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 93 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 94 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 95 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 96 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 )
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 98 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 97 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rdx' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 99 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 100 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 101 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 102 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 )
    true     13ms
    (verified!)
[discharge_thread 0] conjunct 103 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 104 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 105 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target !ae) ^ ( rewrite ne) => false )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 106 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => no signals )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 107 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 108 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 109 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 111 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 110 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 113 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 112 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 114 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 115 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 117 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 116 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 118 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 120 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 119 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 >= 0 )
    false     16ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 06
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 121 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 122 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 124 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 123 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' >= 0 )
    false     15ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 06
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 125 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 126 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 127 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 128 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 129 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 130 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 132 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 131 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 133 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 134 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 135 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 136 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 137 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 138 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 139 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 140 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 141 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 142 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 143 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 144 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 145 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 146 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 147 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 148 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 149 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 150 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 151 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) )
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 153 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 152 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 154 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 155 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 156 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 157 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 158 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 159 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 160 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 161 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 162 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 164 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 163 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 ≤ 1048575 )
    false     16ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 06
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 165 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 166 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 167 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 168 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 170 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 169 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' ≤ 1048575 )
    false     15ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1f
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 05
%rcx     00 00 00 00 00 00 00 05
%rdx     00 00 00 00 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 06
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 05
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 171 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 172 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 173 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 174 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%af )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 175 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 176 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 177 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 178 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 179 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 180 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%af' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 181 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 182 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 183 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 185 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 184 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n0 = 0x1 )
    false     15ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 186 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 187 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 188 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 189 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 191 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 190 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 192 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 194 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 193 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n0' = 0x1 )
    false     19ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     00 00 00 00 00 00 00 06
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 196 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 195 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 197 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 198 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 199 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 200 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 201 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 202 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 204 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 203 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 205 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 206 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 207 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 208 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 209 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rdx' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 210 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 211 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 212 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 213 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 214 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 215 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 216 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 217 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 218 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving ( ( target !ae) ^ ( rewrite !ne) => false )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 219 / 220
    Edge (0, 0) -> (5, 8) ; 1 2 3 4 5 5 5 5  ; 1 2 3 4 5 10 8 
    Proving no signals
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 6 10  ; 1 2 14 15 16 
    Proving (t/r agree on { %rax })
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 6 10  ; 1 2 14 15 16 
    Proving (t/r agree on memory)
    true     6ms
    (verified!)
[discharge_thread 1] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 6 10  ; 1 2 14 15 16 
    Proving no signals
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 6 10  ; 1 2 3 7 16 
    Proving (t/r agree on { %rax })
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 6 10  ; 1 2 3 7 16 
    Proving (t/r agree on memory)
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 6 10  ; 1 2 3 7 16 
    Proving no signals
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 6 10  ; 1 2 3 4 5 6 16 
    Proving (t/r agree on memory)
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 6 10  ; 1 2 3 4 5 6 16 
    Proving (t/r agree on { %rax })
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 6 10  ; 1 2 3 4 5 6 16 
    Proving no signals
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 6 10  ; 1 2 3 4 5 10 11 13 16 
    Proving (t/r agree on { %rax })
    true     13ms
    (verified!)
[discharge_thread 0] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 6 10  ; 1 2 3 4 5 10 11 13 16 
    Proving (t/r agree on memory)
    true     6ms
    (verified!)
[discharge_thread 1] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 6 10  ; 1 2 3 4 5 10 11 13 16 
    Proving no signals
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 5 6 10  ; 1 2 3 4 5 10 8 9 16 
    Proving (t/r agree on { %rax })
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 5 6 10  ; 1 2 3 4 5 10 8 9 16 
    Proving (t/r agree on memory)
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 3 4 5 5 5 5 5 6 10  ; 1 2 3 4 5 10 8 9 16 
    Proving no signals
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 8 9 10  ; 1 2 14 15 16 
    Proving (t/r agree on { %rax })
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 8 9 10  ; 1 2 14 15 16 
    Proving (t/r agree on memory)
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 0 / 3
    Edge (0, 0) -> (10, 16) ; 1 9 10  ; 1 15 16 
    Proving (t/r agree on { %rax })
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 2 8 9 10  ; 1 2 14 15 16 
    Proving no signals
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 1 / 3
    Edge (0, 0) -> (10, 16) ; 1 9 10  ; 1 15 16 
    Proving (t/r agree on memory)
    true     7ms
    (verified!)
[discharge_thread 0] all done!
[discharge_thread 1] conjunct 2 / 3
    Edge (0, 0) -> (10, 16) ; 1 9 10  ; 1 15 16 
    Proving no signals
    true     7ms
    (verified!)
[discharge_thread 1] all done!
[discharge_invariants] forward edge threads done
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ 89 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ 89 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ 55 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ 12 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ 144 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ 12 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ 89 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rdx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%af ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%af' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rdx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on { %rax }) ^ 
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] Processing state: (5, 8)
[discharge_invariants] State (5, 8) has 1 self edges.
[discharge_invariants] Running self-loop threads
[discharge_thread 1] conjunct 1 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 0 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => no signals )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 2 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi != 0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 3 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi != 0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 5 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 4 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 != 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 6 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 7 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 8 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax >= 0 )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 9 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 10 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 11 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 12 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 13 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 15 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 14 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 16 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 17 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 18 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 19 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 20 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 21 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 22 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 23 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 24 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 25 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 26 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 27 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 28 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 29 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 30 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 31 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 32 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 33 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 34 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 35 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 36 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 37 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ 89 )
    false     27ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 3b
%rcx     00 00 00 00 00 00 00 3b
%rdx     00 00 00 00 00 00 00 18
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     80 00 00 02 00 00 00 08
%r8      00 00 00 00 00 00 00 6f
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 5f
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 3b
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 6f
%rdi     80 00 00 02 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 6e
%rcx     00 00 00 00 00 00 00 6e
%rdx     00 00 00 00 00 00 00 43
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     80 00 00 02 00 00 00 08
%r8      00 00 00 00 00 00 00 6f
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 69
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 0a
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 6f
%rdi     80 00 00 02 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 38 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ 89 )
    false     27ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1e
%rcx     00 00 00 00 00 00 00 1e
%rdx     00 00 00 00 00 00 00 1e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     ff ff ff ff e0 00 00 18
%r8      00 00 00 00 00 00 00 7f
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 7e
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 1e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 7f
%rdi     ff ff ff ff e0 00 00 18
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 5a
%rcx     00 00 00 00 00 00 00 5a
%rdx     00 00 00 00 00 00 00 3c
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     ff ff ff ff e0 00 00 18
%r8      00 00 00 00 00 00 00 7f
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1a
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 1c
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 7f
%rdi     ff ff ff ff e0 00 00 18
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 40 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 39 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ 55 )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1e
%rcx     00 00 00 00 00 00 00 1e
%rdx     00 00 00 00 00 00 00 1f
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 3d
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1f
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 1e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 3d
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 19
%rcx     00 00 00 00 00 00 00 19
%rdx     00 00 00 00 00 00 00 3d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 3d
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1c
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 3d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 3d
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 42 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 43 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 41 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ 12 )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 02
%rcx     00 00 00 00 00 00 00 02
%rdx     00 00 00 00 00 00 00 1a
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0c
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 01 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 12
%rcx     00 00 00 00 00 00 00 0c
%rdx     00 00 00 00 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 01 00 00 01
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0e
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 01 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 0e
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 01 00 00 01
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 45 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 44 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ 144 )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1d
%rcx     00 00 00 00 00 00 00 1d
%rdx     00 00 00 00 00 00 00 1e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     ff ff ff ff ff ff ff f9
%r8      00 00 00 00 00 00 00 ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 71
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 1d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 ff
%rdi     ff ff ff ff ff ff ff f9
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 58
%rcx     00 00 00 00 00 00 00 58
%rdx     00 00 00 00 00 00 00 3b
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     ff ff ff ff ff ff ff f9
%r8      00 00 00 00 00 00 00 ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 ff
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 8e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 ff
%rdi     ff ff ff ff ff ff ff f9
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 46 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ 12 )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 02
%rcx     00 00 00 00 00 00 00 02
%rdx     00 00 00 00 00 00 00 1a
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0c
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 01 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 12
%rcx     00 00 00 00 00 00 00 0c
%rdx     00 00 00 00 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 01 00 00 01
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0e
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 01 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 0e
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 01 00 00 01
%rdi     ff ff ff ff f7 fc 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 47 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ 89 )
    false     27ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1b
%rcx     00 00 00 00 00 00 00 1b
%rdx     00 00 00 00 00 00 00 1b
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 77
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 5c
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 1b
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 77
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 51
%rcx     00 00 00 00 00 00 00 51
%rdx     00 00 00 00 00 00 00 36
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 77
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 53
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 77
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 77
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 48 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 49 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 50 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 51 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 52 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf' )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 53 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 54 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 55 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 56 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 57 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 58 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 59 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 60 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 61 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 63 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 62 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 64 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 65 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 66 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 67 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 68 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 69 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 70 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 71 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 72 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 73 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 74 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 75 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 76 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 78 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 79 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 77 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rdx' = 0x0 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 3e
%rcx     00 00 00 00 00 00 00 3e
%rdx     00 00 00 00 00 00 00 1f
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 7d
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 3e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 ff
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 9b
%rcx     00 00 00 00 00 00 00 9b
%rdx     00 00 00 00 00 00 00 5d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 38
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 bb
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 ff
%rdi     ff ff ff ff ff ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 80 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 81 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 83 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 82 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 )
    true     21ms
    (verified!)
[discharge_thread 1] conjunct 84 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 85 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite ne) => false )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 86 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => no signals )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 87 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 88 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 89 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 90 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 91 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 92 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 93 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 94 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 95 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 96 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 97 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 98 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 99 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 100 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 101 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 103 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 104 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 102 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 105 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 106 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 107 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 108 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 109 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 110 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 111 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 112 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 113 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 114 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 115 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 116 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 117 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 118 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 119 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 120 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 121 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 122 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 123 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 124 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 125 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 127 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 126 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 129 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 128 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 130 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 131 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 132 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 133 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 )
    true     20ms
    (verified!)
[discharge_thread 1] conjunct 134 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 )
    true     21ms
    (verified!)
[discharge_thread 0] conjunct 135 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 136 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 137 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 138 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 140 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 139 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 141 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 142 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 143 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 144 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 )
    true     21ms
    (verified!)
[discharge_thread 1] conjunct 145 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 147 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 )
    true     22ms
    (verified!)
[discharge_thread 0] conjunct 146 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' )
    true     22ms
    (verified!)
[discharge_thread 1] conjunct 148 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 149 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 151 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 150 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%af )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1a
%rcx     00 00 00 00 00 00 00 1a
%rdx     00 00 00 00 00 00 00 1a
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 1b
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 16
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 1a
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1b
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 0a
%rcx     00 00 00 00 00 00 00 0a
%rdx     00 00 00 00 00 00 00 10
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 1b
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 02
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 10
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1b
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 152 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 153 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 154 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 155 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf' )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 157 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 156 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%af' )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 1b
%rcx     00 00 00 00 00 00 00 1b
%rdx     00 00 00 00 00 00 00 1a
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 1b
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 17
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 1b
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1b
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 08
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 11
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 1b
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 09
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 12
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 1b
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 158 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf' )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 159 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 160 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 161 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 162 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 163 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 164 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 165 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 166 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 167 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 168 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 169 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 170 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 171 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 172 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 173 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 174 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 176 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 175 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 177 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 178 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 179 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 180 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 182 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 181 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 184 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 )
    true     22ms
    (verified!)
[discharge_thread 0] conjunct 183 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rdx' = 0x0 )
    false     31ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 3e
%rcx     00 00 00 00 00 00 00 3e
%rdx     00 00 00 00 00 00 00 1f
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 06
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 7d
%rcx     00 00 00 00 00 00 00 06
%rdx     00 00 00 00 00 00 00 3e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 ff
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 9b
%rcx     00 00 00 00 00 00 00 9b
%rdx     00 00 00 00 00 00 00 5d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 38
%rcx     00 00 00 00 00 00 00 08
%rdx     00 00 00 00 00 00 00 bb
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 ff
%rdi     00 00 00 00 00 00 00 08
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 185 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 187 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 188 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 186 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 )
    true     21ms
    (verified!)
[discharge_thread 0] conjunct 190 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 191 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 189 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 )
    true     22ms
    (verified!)
[discharge_thread 0] conjunct 192 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite !ne) => false )
    true     10ms
    (verified!)
[discharge_thread 0] all done!
[discharge_thread 1] conjunct 193 / 194
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving no signals
    true     9ms
    (verified!)
[discharge_thread 1] all done!
[discharge_invariants] self-loop threads done.
[discharge_invariants] Update required = 1
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on { %rax }) ^ 
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] Running self-loop threads
[discharge_thread 1] conjunct 1 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) )
    true     14ms
    (verified!)
[discharge_thread 0] conjunct 0 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => no signals )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 2 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 3 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 4 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 5 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 6 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 7 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 9 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx >= 0 )
    false     29ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     40 00 00 00 00 40 00 00
%rcx     40 00 00 00 00 40 00 00
%rdx     7f ff ff ff ff 7f ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 0d f0 00 42 66
%rdi     ff ff ff fc 7f ff ff f8
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     3f ff bf ef 7f ff 88 e9
%rcx     00 00 00 0d f0 00 42 66
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     ff ff ff fc 7f ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     ff ff ff ff ff ff ff ff
%rdx     bf ff ff ff ff bf ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 0d f0 00 42 68
%rdi     ff ff ff fc 7f ff ff f8
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff 7f de ff ff 11 d0
%rcx     00 00 00 0d f0 00 42 68
%rdx     bf ff bf ef 7f ff 88 e7
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     ff ff ff fc 7f ff ff f8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 8 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax >= 0 )
    false     33ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 00 00 00 00
%rcx     60 00 00 00 00 00 00 00
%rdx     3f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     04 00 fd 7f bf dc 80 04
%rdi     bf ff ff ff bf ff ff fa
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     03 ff ff ff ff 03 ba 1f
%rcx     04 00 fd 7f bf dc 80 04
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     bf ff ff ff bf ff ff fa
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     ff ff ff ff ff ff ff ff
%rdx     9f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     04 00 fd 7f bf dc 80 06
%rdi     bf ff ff ff bf ff ff fa
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     87 ff ff ff fe 07 74 3c
%rcx     04 00 fd 7f bf dc 80 06
%rdx     83 ff ff ff ff 03 ba 1d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     bf ff ff ff bf ff ff fa
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 10 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx >= 0 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 10 00 00 00
%rcx     60 00 00 00 10 00 00 00
%rdx     7f ff ff ff ef ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 08
%rdi     ff ff ff ff ff ff ff fa
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ef ff ff ff ff fb ff
%rcx     00 00 00 00 00 00 00 08
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     ff ff ff ff ff ff ff fa
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     40 00 00 00 0f ff ff ff
%rcx     40 00 00 00 0f ff ff ff
%rdx     df ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0a
%rdi     ff ff ff ff ff ff ff fa
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f df ff ff ff ff f7 fc
%rcx     00 00 00 00 00 00 00 0a
%rdx     ff ef ff ff ff ff fb fd
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     ff ff ff ff ff ff ff fa
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 11 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi >= 0 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 00
%rcx     00 00 00 01 00 00 00 00
%rdx     00 00 00 01 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 01 f0 00 00 00 01
%r8      80 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 00 00 01 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 01
%rdi     80 00 01 f0 00 00 00 01
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 01 f0 00 00 00 01
%r8      80 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 01
%rdi     80 00 01 f0 00 00 00 01
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 13 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' >= 0 )
    false     29ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 00
%rcx     00 00 00 01 00 00 00 00
%rdx     00 00 00 01 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 03 f1 01 00 00 01
%r8      80 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 00 00 01 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 01
%rdi     80 00 03 f1 01 00 00 01
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 03 f1 01 00 00 01
%r8      80 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 01
%rdi     80 00 03 f1 01 00 00 01
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 12 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' >= 0 )
    false     31ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     2c 28 00 00 10 40 00 00
%rcx     2c 28 00 00 10 40 00 00
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     06 15 80 02 bf fc 7c 04
%rdi     9f ff ff ff bf f7 fd 58
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 00 00 00 00
%rcx     06 15 80 02 bf fc 7c 04
%rdx     3f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     9f ff ff ff bf f7 fd 58
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     d8 50 00 00 20 7f ff fe
%rcx     d8 50 00 00 20 7f ff fe
%rdx     ac 28 00 00 10 3f ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     06 15 80 02 bf fc 7c 06
%rdi     9f ff ff ff bf f7 fd 58
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     06 15 80 02 bf fc 7c 06
%rdx     9f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     9f ff ff ff bf f7 fd 58
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 15 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 16 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx )
    true     6ms
    (verified!)
[discharge_thread 1] conjunct 14 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' >= 0 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     43 ef ff ef ff 00 00 00
%rcx     43 ef ff ef ff 00 00 00
%rdx     03 ff ff ff ff ff ff 3e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 02 ff ff ff f6
%rdi     9f ff ff ff ff ff ff e8
%r8      c3 ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     70 00 00 00 00 00 00 00
%rcx     00 00 00 02 ff ff ff f6
%rdx     63 ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     c3 ff ff ff ff ff ff ff
%rdi     9f ff ff ff ff ff ff e8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     83 df ff df fd ff ff 3e
%rcx     83 df ff df fd ff ff 3e
%rdx     43 ef ff ef fe ff ff 3e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 02 ff ff ff f8
%rdi     9f ff ff ff ff ff ff e8
%r8      c3 ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     03 ff ff ff ff ff ff ff
%rcx     00 00 00 02 ff ff ff f8
%rdx     c3 ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     c3 ff ff ff ff ff ff ff
%rdi     9f ff ff ff ff ff ff e8
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 17 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 19 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 18 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 20 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 21 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 22 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 23 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 24 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 25 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi )
    true     33ms
    (verified!)
[discharge_thread 1] conjunct 27 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 28 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' )
    true     15ms
    (verified!)
[discharge_thread 0] conjunct 26 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi )
    true     66ms
    (verified!)
[discharge_thread 1] conjunct 29 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' )
    true     27ms
    (verified!)
[discharge_thread 1] conjunct 31 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 32 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 33 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 34 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 35 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 36 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 30 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' )
    true     85ms
    (verified!)
[discharge_thread 0] conjunct 38 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 37 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 39 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 41 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 40 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 42 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 43 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 44 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 45 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 46 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf' )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 47 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 48 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 49 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 50 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 51 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 52 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 53 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 54 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 55 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 56 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 57 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 58 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 59 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 60 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 61 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 62 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 63 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 64 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 65 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 66 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 67 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 69 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 68 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 70 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 71 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 72 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 73 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 75 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 76 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 77 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite ne) => false )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 74 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 )
    false     33ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 00 40 00 00
%rcx     60 00 00 00 00 40 00 00
%rdx     3f ff ff ff ff 7f ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     40 36 60 00 00 00 00 02
%rdi     ff f7 ff ff c0 00 00 58
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     40 00 00 00 00 00 00 00
%rcx     40 36 60 00 00 00 00 02
%rdx     7f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     ff f7 ff ff c0 00 00 58
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff fe
%rcx     ff ff ff ff ff ff ff fe
%rdx     9f ff ff ff ff bf ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     40 36 60 00 00 00 00 04
%rdi     ff f7 ff ff c0 00 00 58
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     40 36 60 00 00 00 00 04
%rdx     bf ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     ff f7 ff ff c0 00 00 58
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 78 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => no signals )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 79 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 80 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 81 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 82 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 83 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 84 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 85 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 86 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax >= 0 )
    false     33ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 00 40 00 00
%rcx     60 00 00 00 00 40 00 00
%rdx     3f ff ff ff ff 7f ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     03 ff ff ff ff ff ff fe
%rdi     04 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff ff
%rcx     03 ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     04 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     ff ff ff ff ff ff ff ff
%rdx     9f ff ff ff ff bf ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     04 00 00 00 00 00 00 00
%rdi     04 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff fc
%rcx     04 00 00 00 00 00 00 00
%rdx     ff ff ff ff ff ff ff fd
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     04 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 87 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx >= 0 )
    false     30ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 00 40 00 00
%rcx     60 00 00 00 00 40 00 00
%rdx     3f ff ff ff ff 7f ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff c0 00 00 00 7f
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     ff ff ff ff ff ff ff ff
%rdx     9f ff ff ff ff bf ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff ff 80 00 00 00 fc
%rcx     80 00 00 00 00 00 00 00
%rdx     ff ff ff c0 00 00 00 7d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 89 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi >= 0 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 88 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx >= 0 )
    false     33ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 78 00 00 00 00
%rcx     60 00 00 78 00 00 00 00
%rdx     7f ff ff 7e ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff fe ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff fe
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff fe ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     40 00 00 6e ff ff ff fe
%rcx     40 00 00 6e ff ff ff fe
%rdx     df ff ff f6 ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff fe ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff ff fe ff ff ff fa
%rcx     80 00 00 00 00 00 00 00
%rdx     ff ff ff fe ff ff ff fc
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff fe ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 90 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi >= 0 )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 02 00 01 00 00 00 02
%rcx     00 02 00 01 00 00 00 02
%rdx     00 02 00 01 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      00 03 00 00 10 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 01 00 01 00 00 00 02
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 01 00 01 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 03 00 00 10 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 02 00 00 00 00 00 00
%rcx     00 02 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 03 00 00 10 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 03 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 02 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 03 00 00 10 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 91 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' >= 0 )
    false     29ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f f3 ff d0 00 00 00 1f
%rcx     7f f3 ff d0 00 00 00 1f
%rdx     7f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff e0 ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 14 00 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     3f ff ff e0 ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff e0 ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f e7 ff 80 00 00 00 3d
%rcx     7f e7 ff 80 00 00 00 3d
%rdx     ff f3 ff c0 00 00 00 1e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff e0 ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff e0 ff ff ff ff
%rcx     80 00 00 00 00 00 00 00
%rdx     9f ff ff e0 ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff e0 ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 92 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' >= 0 )
    false     23ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 93 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' >= 0 )
    false     27ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f 83 ff ff ff ff ff f6
%rcx     7f 83 ff ff ff ff ff f6
%rdx     7f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff fe ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff ff
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff fe ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f 07 ff fe ff ff ff eb
%rcx     7f 07 ff fe ff ff ff eb
%rdx     ff 83 ff fe ff ff ff f5
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff fe ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff ff fe ff ff ff fc
%rcx     80 00 00 00 00 00 00 00
%rdx     ff ff ff fe ff ff ff fd
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff fe ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 95 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 96 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 94 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' >= 0 )
    false     27ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 02
%rcx     00 00 00 01 00 00 00 02
%rdx     00 02 00 00 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      00 02 00 00 10 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 02
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 00 00 01 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 02 00 00 10 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 02 00 00 00 00 00 00
%rcx     00 02 00 00 00 00 00 00
%rdx     00 02 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      00 02 00 00 10 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 02 00 00 10 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 98 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 97 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 )
    true     21ms
    (verified!)
[discharge_thread 1] conjunct 99 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 100 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 101 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 102 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 103 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 104 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 106 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi )
    true     33ms
    (verified!)
[discharge_thread 1] conjunct 105 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi )
    true     38ms
    (verified!)
[discharge_thread 1] conjunct 108 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi )
    true     25ms
    (verified!)
[discharge_thread 0] conjunct 107 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi )
    true     45ms
    (verified!)
[discharge_thread 1] conjunct 109 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 110 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 112 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' )
    true     22ms
    (verified!)
[discharge_thread 0] conjunct 113 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 111 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' )
    true     63ms
    (verified!)
[discharge_thread 0] conjunct 114 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 116 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' )
    true     23ms
    (verified!)
[discharge_thread 0] conjunct 117 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 115 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' )
    true     47ms
    (verified!)
[discharge_thread 1] conjunct 119 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 118 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) )
    true     23ms
    (verified!)
[discharge_thread 0] conjunct 121 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 120 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 122 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 123 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 124 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 125 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ 233 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 20 00 00 00 00 00
%rcx     60 00 20 00 00 00 00 00
%rdx     3f ff bf ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f c0 00 04 00 00 00 7f
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     ff ff ff ff ff ff ff ff
%rdx     9f ff df ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f 80 00 08 00 00 00 fc
%rcx     80 00 00 00 00 00 00 00
%rdx     ff c0 00 04 00 00 00 7d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 126 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ 233 )
    false     32ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     58 36 db 6f f6 db fe 00
%rcx     58 36 db 6f f6 db fe 00
%rdx     47 c9 24 90 09 23 ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff bf ff ff ff fd ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f bf ff ff ff fd ff ff
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f bf ff ff ff fd ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff bf ff ff ff fd ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     f7 b6 db 6f f6 d9 fb ff
%rcx     f7 b6 db 6f f6 d9 fb ff
%rdx     9f bf ff ff ff fd fd ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff bf ff ff ff fd ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7e bf ff ff ff f5 ff fc
%rcx     80 00 00 00 00 00 00 00
%rdx     ff 3f ff ff ff f9 ff fd
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff bf ff ff ff fd ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 128 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 127 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ 144 )
    false     29ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f d1 ff 00 00 00 00 01
%rcx     7f d1 ff 00 00 00 00 01
%rdx     7f fe 00 e7 ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     0f ff ff ff ff ff ff fe
%rdi     10 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff ff
%rcx     0f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     10 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f a1 fe e8 00 00 00 00
%rcx     7f a1 fe e8 00 00 00 00
%rdx     ff cf ff e7 ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     10 00 00 00 00 00 00 00
%rdi     10 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff fc
%rcx     10 00 00 00 00 00 00 00
%rdx     ff ff ff ff ff ff ff fd
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     10 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 130 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 129 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ 14 )
    false     26ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     0f ff ff ff ff ff ff fe
%rdi     10 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     0f ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     10 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     10 00 00 00 00 00 00 00
%rdi     10 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     10 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     10 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 132 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 131 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ 14 )
    false     30ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 08 00 00 00 02
%rcx     00 00 00 08 00 00 00 02
%rdx     00 00 00 01 00 00 00 03
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     1f 3f ff ff ff ff ff fe
%rdi     1f 40 00 00 00 00 00 00
%r8      80 00 00 00 80 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 03
%rcx     1f 3f ff ff ff ff ff fe
%rdx     00 00 00 01 00 00 00 02
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 80 00 00 01
%rdi     1f 40 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     1f 40 00 00 00 00 00 00
%rdi     1f 40 00 00 00 00 00 00
%r8      80 00 00 00 80 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     1f 40 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 80 00 00 01
%rdi     1f 40 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 133 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ 377 )
    false     28ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff df ff ff bf fe
%rcx     7f ff ff df ff ff bf fe
%rdx     40 00 00 20 08 00 00 3e
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff fe ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     40 00 00 01 e0 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff fc 1f ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff fe ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     3f ff ff e0 07 ff 80 3a
%rcx     3f ff ff e0 07 ff 80 3a
%rdx     c0 00 00 00 07 ff c0 3c
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff fe ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff fe df ff ff ff
%rcx     80 00 00 00 00 00 00 00
%rdx     bf ff ff fc ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff fe ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 134 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 135 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ 14 )
    false     24ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     00 00 00 00 00 00 00 01
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     1f ff fe ff ff ff ff fe
%rdi     1f ff ff 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 01
%rcx     1f ff fe ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     1f ff ff 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     1f ff ff 00 00 00 00 00
%rdi     1f ff ff 00 00 00 00 00
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     1f ff ff 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 01
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     1f ff ff 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 137 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 136 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ 233 )
    false     31ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     3a ff ff ef ff ff ff ee
%rcx     3a ff ff ef ff ff ff ee
%rdx     7f ff fe ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     7f ff ff 3f ff fc 00 3f
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     f5 ff fe df ff ff ff db
%rcx     f5 ff fe df ff ff ff db
%rdx     ba ff fe ef ff ff ff ed
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff fe 7f ff f8 00 7c
%rcx     80 00 00 00 00 00 00 00
%rdx     ff ff ff 3f ff fc 00 3d
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 138 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 140 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 139 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ 14 )
    false     30ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 00
%rcx     00 00 00 01 00 00 00 00
%rdx     00 00 00 01 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      80 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 01 00 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     00 00 00 01 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      80 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     80 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 01
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 142 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 141 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf )
    true     20ms
    (verified!)
[discharge_thread 1] conjunct 143 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 144 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 145 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 147 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf' )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 146 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf' )
    true     21ms
    (verified!)
[discharge_thread 1] conjunct 148 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf' )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 150 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 149 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 151 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 152 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 153 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 154 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 155 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 156 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 157 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 158 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 159 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 160 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 161 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 162 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 163 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 164 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 165 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 166 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 167 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 168 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 169 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 170 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 172 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 171 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 174 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 175 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 )
    true     50ms
    (verified!)
[discharge_thread 0] conjunct 173 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 )
    true     62ms
    (verified!)
[discharge_thread 1] conjunct 176 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 177 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 179 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 180 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 181 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite !ne) => false )
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 178 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%rax + -8000000000000000*%rdx + -8000000000000000*%rax' = 0x0 )
    false     32ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     60 00 00 00 00 40 00 00
%rcx     60 00 00 00 00 40 00 00
%rdx     3f ff ff ff ff 7f ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     7f ff ff ff ff ff ff fe
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     40 00 00 00 00 00 00 00
%rcx     7f ff ff ff ff ff ff fe
%rdx     7f ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff fe
%rcx     ff ff ff ff ff ff ff fe
%rdx     9f ff ff ff ff bf ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     80 00 00 00 00 00 00 00
%rdi     80 00 00 00 00 00 00 00
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff ff
%rcx     80 00 00 00 00 00 00 00
%rdx     bf ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     80 00 00 00 00 00 00 00
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] all done!
[discharge_thread 0] conjunct 182 / 183
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving no signals
    true     8ms
    (verified!)
[discharge_thread 0] all done!
[discharge_invariants] self-loop threads done.
[discharge_invariants] Update required = 1
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on { %rax }) ^ 
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] Running self-loop threads
[discharge_thread 0] conjunct 0 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => no signals )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 1 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) )
    true     22ms
    (verified!)
[discharge_thread 1] conjunct 3 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi != 0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 2 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi != 0 )
    false     25ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff fe
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     ff ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 4 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 != 0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 6 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 7 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 5 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' != 0 )
    false     22ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff fe
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     ff ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 1] conjunct 8 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 9 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 10 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 11 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 12 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 13 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 14 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 15 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 16 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 17 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 18 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi )
    true     41ms
    (verified!)
[discharge_thread 1] conjunct 20 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 21 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' )
    true     15ms
    (verified!)
[discharge_thread 0] conjunct 19 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi )
    true     84ms
    (verified!)
[discharge_thread 1] conjunct 22 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' )
    true     30ms
    (verified!)
[discharge_thread 1] conjunct 24 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' )
    true     14ms
    (verified!)
[discharge_thread 1] conjunct 25 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 26 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 27 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 28 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 29 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 23 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' )
    true     83ms
    (verified!)
[discharge_thread 0] conjunct 31 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 30 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rsi )
    false     23ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff fe
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     ff ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 32 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 34 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 35 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 33 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 6 ≤ %rcx' )
    false     24ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff fe
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     ff ff ff ff ff ff ff fe
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 00
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 01
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     00 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 01
%rdi     ff ff ff ff ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 36 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 37 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 38 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf' )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 39 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 40 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 41 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 42 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 43 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 44 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 45 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 46 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 47 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 48 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 49 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 50 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 51 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 52 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 53 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 54 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 55 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 57 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 56 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 58 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 59 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 60 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 61 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 62 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 63 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 64 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 65 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 66 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 67 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 68 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 69 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite ne) => false )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 70 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => no signals )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 71 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 72 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 73 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 74 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 75 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 76 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 77 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 78 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 79 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 80 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 81 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 82 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax )
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 83 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 84 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 85 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 86 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 )
    true     15ms
    (verified!)
[discharge_thread 0] conjunct 87 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 89 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi )
    true     25ms
    (verified!)
[discharge_thread 1] conjunct 88 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi )
    true     47ms
    (verified!)
[discharge_thread 1] conjunct 91 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 90 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi )
    true     48ms
    (verified!)
[discharge_thread 1] conjunct 92 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 93 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 95 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' )
    true     25ms
    (verified!)
[discharge_thread 1] conjunct 94 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' )
    true     42ms
    (verified!)
[discharge_thread 0] conjunct 96 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 97 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 99 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' )
    true     24ms
    (verified!)
[discharge_thread 1] conjunct 100 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 98 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' )
    true     36ms
    (verified!)
[discharge_thread 0] conjunct 102 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 101 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 104 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 103 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 105 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 106 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 107 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 108 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 109 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 110 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 112 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 111 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 114 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 113 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 116 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 115 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf )
    true     29ms
    (verified!)
[discharge_thread 0] conjunct 117 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 119 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 118 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 121 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf' )
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 120 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 122 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf' )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 123 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 124 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 125 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 126 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 127 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 128 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 129 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 130 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 131 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 132 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 134 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 133 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 135 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 136 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 137 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 138 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 139 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 140 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 141 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 142 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 143 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 144 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 145 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 146 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 148 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 147 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 )
    true     57ms
    (verified!)
[discharge_thread 1] conjunct 150 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 151 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 149 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 )
    true     64ms
    (verified!)
[discharge_thread 1] conjunct 152 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 153 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 154 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite !ne) => false )
    true     10ms
    (verified!)
[discharge_thread 1] all done!
[discharge_thread 0] conjunct 155 / 156
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving no signals
    true     7ms
    (verified!)
[discharge_thread 0] all done!
[discharge_invariants] self-loop threads done.
[discharge_invariants] Update required = 1
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on { %rax }) ^ 
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] Running self-loop threads
[discharge_thread 1] conjunct 1 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 0 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => no signals )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 2 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 3 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 != 0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 4 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 5 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 6 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 7 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 8 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 9 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 10 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 11 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 12 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 13 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 14 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 )
    true     15ms
    (verified!)
[discharge_thread 0] conjunct 15 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 16 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi )
    true     44ms
    (verified!)
[discharge_thread 1] conjunct 18 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 19 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' )
    true     15ms
    (verified!)
[discharge_thread 0] conjunct 17 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi )
    true     96ms
    (verified!)
[discharge_thread 1] conjunct 20 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' )
    true     31ms
    (verified!)
[discharge_thread 1] conjunct 22 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 23 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 24 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 25 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 26 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 27 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 28 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 21 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' )
    true     74ms
    (verified!)
[discharge_thread 1] conjunct 29 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 30 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 31 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 32 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 33 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 34 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%cf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 35 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => !%zf' )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 36 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 37 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 38 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 39 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 40 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 41 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 42 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 43 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 44 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 45 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 46 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 47 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 48 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 49 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 50 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 51 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 52 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 53 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 54 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 56 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 55 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 57 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 58 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 59 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 60 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 61 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 62 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 63 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 64 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 65 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite ne) => false )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 66 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => no signals )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 67 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 68 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 69 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 70 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 71 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 72 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 73 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 74 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 75 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 77 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 76 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 )
    true     20ms
    (verified!)
[discharge_thread 0] conjunct 78 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 79 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 80 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 81 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 0] conjunct 82 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 83 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 85 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi )
    true     26ms
    (verified!)
[discharge_thread 0] conjunct 84 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi )
    true     53ms
    (verified!)
[discharge_thread 1] conjunct 86 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi )
    true     34ms
    (verified!)
[discharge_thread 0] conjunct 87 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi )
    true     21ms
    (verified!)
[discharge_thread 1] conjunct 88 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 89 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 91 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' )
    true     22ms
    (verified!)
[discharge_thread 1] conjunct 90 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' )
    true     40ms
    (verified!)
[discharge_thread 0] conjunct 92 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' )
    true     16ms
    (verified!)
[discharge_thread 1] conjunct 93 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 95 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' )
    true     27ms
    (verified!)
[discharge_thread 1] conjunct 96 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 94 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' )
    true     46ms
    (verified!)
[discharge_thread 0] conjunct 98 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 97 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 100 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 99 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 101 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 102 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) )
    true     15ms
    (verified!)
[discharge_thread 1] conjunct 103 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 104 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 105 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 106 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 108 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 107 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' )
    true     18ms
    (verified!)
[discharge_thread 1] conjunct 110 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf )
    true     6ms
    (verified!)
[discharge_thread 0] conjunct 109 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' )
    true     16ms
    (verified!)
[discharge_thread 0] conjunct 112 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 111 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf )
    true     19ms
    (verified!)
[discharge_thread 0] conjunct 113 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf )
    true     17ms
    (verified!)
[discharge_thread 0] conjunct 115 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%cf' )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 114 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 117 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %zf' )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 116 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %pf' )
    true     25ms
    (verified!)
[discharge_thread 1] conjunct 118 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%sf' )
    true     17ms
    (verified!)
[discharge_thread 1] conjunct 120 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 121 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 119 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => !%of' )
    true     19ms
    (verified!)
[discharge_thread 1] conjunct 122 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 123 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 124 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 125 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 126 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 127 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 128 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 129 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 131 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 1] conjunct 130 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 )
    true     11ms
    (verified!)
[discharge_thread 0] conjunct 132 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 133 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 )
    true     10ms
    (verified!)
[discharge_thread 0] conjunct 134 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 135 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 136 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 137 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 138 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 139 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 140 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 141 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 0] conjunct 142 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 144 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 )
    true     7ms
    (verified!)
[discharge_thread 1] conjunct 143 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 )
    true     63ms
    (verified!)
[discharge_thread 0] conjunct 145 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 )
    true     53ms
    (verified!)
[discharge_thread 1] conjunct 146 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 )
    true     12ms
    (verified!)
[discharge_thread 0] conjunct 147 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 )
    true     10ms
    (verified!)
[discharge_thread 1] conjunct 148 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe )
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 149 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 )
    true     9ms
    (verified!)
[discharge_thread 1] conjunct 150 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving ( ( target !ae) ^ ( rewrite !ne) => false )
    true     9ms
    (verified!)
[discharge_thread 1] all done!
[discharge_thread 0] conjunct 151 / 152
    Edge (5, 8) -> (5, 8) ; 5 5  ; 10 8 
    Proving no signals
    true     9ms
    (verified!)
[discharge_thread 0] all done!
[discharge_invariants] self-loop threads done.
[discharge_invariants] Update required = 0
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on { %rax }) ^ 
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] State (5, 8) has 4 forward edges.
[discharge_invariants] Running forward edge threads
[discharge_invariants] discharge_forward created
[discharge_thread 1] conjunct 1 / 3
    Edge (5, 8) -> (10, 16) ; 5 6 10  ; 9 16 
    Proving (t/r agree on memory)
    true     12ms
    (verified!)
[discharge_thread 1] conjunct 2 / 3
    Edge (5, 8) -> (10, 16) ; 5 6 10  ; 9 16 
    Proving no signals
    true     8ms
    (verified!)
[discharge_thread 0] conjunct 0 / 3
    Edge (5, 8) -> (10, 16) ; 5 6 10  ; 9 16 
    Proving (t/r agree on { %rax })
    false     24ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     84 00 00 00 00 00 00 00
%rcx     84 00 00 00 00 00 00 00
%rdx     fb ff ff ff ff ff ff ff
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0a
%rdi     00 00 00 00 00 00 00 0a
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff fe
%rcx     00 00 00 00 00 00 00 0a
%rdx     ff ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 00 00 00 00 0a
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     7f ff ff ff ff ff ff ff
%rcx     7f ff ff ff ff ff ff ff
%rdx     84 00 00 00 00 00 00 00
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 00 00 00 00 0b
%rdi     00 00 00 00 00 00 00 0a
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      1 
%1       1 
%pf      1 
%0       0 
%af      1 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff fe
%rcx     00 00 00 00 00 00 00 0a
%rdx     ff ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 00 00 00 00 0a
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      1 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 1 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 6 10  ; 10 11 13 16 
    Proving (t/r agree on memory)
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 2 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 6 10  ; 10 11 13 16 
    Proving no signals
    true     7ms
    (verified!)
[discharge_thread 0] conjunct 1 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 5 6 10  ; 10 8 9 16 
    Proving (t/r agree on memory)
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 0 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 6 10  ; 10 11 13 16 
    Proving (t/r agree on { %rax })
    false     34ms
    (counterexample)

TARGET COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     00 00 00 00 00 00 00 00
%rcx     00 00 00 00 00 00 00 00
%rdx     ff ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 07 ff ff ff fe
%rdi     00 00 00 07 ff ff ff ff
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE

SIGNAL 0 [normal exit]

%rax     ff c0 00 01 00 00 00 00
%rcx     00 00 00 07 ff ff ff fe
%rdx     ff ff ff fe ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 07 ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      0 
%1       1 
%pf      0 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      0 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


TARGET COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff ff ff ff ff ff ff fe
%rcx     ff ff ff ff ff ff ff fe
%rdx     ff ff ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     00 00 00 08 00 00 00 00
%rdi     00 00 00 07 ff ff ff ff
%r8      ff ff ff ff ff ff ff ff
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      1 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


REWRITE COUNTEREXAMPLE - END

SIGNAL 0 [normal exit]

%rax     ff bf ff ff ff ff ff fe
%rcx     00 00 00 08 00 00 00 00
%rdx     ff bf ff ff ff ff ff fe
%rbx     00 00 00 00 00 00 00 00
%rsp     00 00 00 00 00 00 00 00
%rbp     00 00 00 00 00 00 00 00
%rsi     ff ff ff ff ff ff ff ff
%rdi     00 00 00 07 ff ff ff ff
%r8      00 00 00 00 00 00 00 00
%r9      00 00 00 00 00 00 00 00
%r10     00 00 00 00 00 00 00 00
%r11     00 00 00 00 00 00 00 00
%r12     00 00 00 00 00 00 00 00
%r13     00 00 00 00 00 00 00 00
%r14     00 00 00 00 00 00 00 00
%r15     00 00 00 00 00 00 00 00

%ymm0    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm1    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm2    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm3    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm4    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm5    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm6    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm7    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm8    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm9    00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm10   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm11   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm12   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm13   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm14   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
%ymm15   00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

%cf      1 
%1       1 
%pf      1 
%0       0 
%af      0 
%0       0 
%zf      0 
%sf      1 
%tf      0 
%if      1 
%df      0 
%of      0 
%iopl[0] 0 
%iopl[1] 0 
%nt      0 
%0       0 
%rf      0 
%vm      0 
%ac      0 
%vif     0 
%vip     0 
%id      0 

[ 00000007 00000000 - 00000007 00000000 ]
[ 0 valid rows shown ]

[ 00000001 00000000 - 00000001 00000000 ]
[ 0 valid rows shown ]

[ 00000000 00000000 - 00000000 00000000 ]
[ 0 valid rows shown ]

0 more segment(s)


[discharge_thread 0] conjunct 2 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 5 6 10  ; 10 8 9 16 
    Proving no signals
    true     8ms
    (verified!)
[discharge_thread 1] conjunct 1 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 5 5 6 10  ; 10 8 10 11 13 16 
    Proving (t/r agree on memory)
    true     9ms
    (verified!)
[discharge_thread 1] all done!
[discharge_thread 0] conjunct 2 / 3
    Edge (5, 8) -> (10, 16) ; 5 5 5 5 6 10  ; 10 8 10 11 13 16 
    Proving no signals
    true     10ms
    (verified!)
[discharge_thread 0] all done!
[discharge_invariants] forward edge threads done
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[discharge_invariants] Processing state: (10, 16)
[discharge_invariants] State (10, 16) has 0 self edges.
[discharge_invariants] State (10, 16) has 0 forward edges.
STATE (0, 0)
    n0' = 0x0 ^ 
    n1' = 0x0 ^ 
    n2' = 0x0 ^ 
    n3' = 0x0 ^ 
    n4' = 0x0 ^ 
    n5' = 0x0 ^ 
    n6' = 0x0 ^ 
    n7' = 0x0 ^ 
    n8' = 0x0 ^ 
    n9' = 0x0 ^ 
    n10' = 0x0 ^ 
    n11' = 0x0 ^ 
    n12' = 0x0 ^ 
    n13' = 0x0 ^ 
    n14' = 0x0 ^ 
    n15' = 0x0 ^ 
    n0 = 0x0 ^ 
    n1 = 0x0 ^ 
    n2 = 0x0 ^ 
    n3 = 0x0 ^ 
    n4 = 0x0 ^ 
    n5 = 0x0 ^ 
    n6 = 0x0 ^ 
    n7 = 0x0 ^ 
    n8 = 0x0 ^ 
    n9 = 0x0 ^ 
    (t/r agree on { %rsi %rdi %mxcsr::rc[0] }) ^ 
    (t/r agree on memory) ^ 
    no signals ^ 
    no signals
    to (5, 8) via target: 1  2  3  4  5  5  5  5  rewrite: 1  2  3  4  5  10  8  
    to (10, 16) via target: 1  2  3  4  5  6  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  2  3  4  5  5  6  10  rewrite: 1  2  3  7  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  6  10  rewrite: 1  2  3  4  5  6  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  11  13  16  
    to (10, 16) via target: 1  2  3  4  5  5  5  5  5  6  10  rewrite: 1  2  3  4  5  10  8  9  16  
    to (10, 16) via target: 1  2  8  9  10  rewrite: 1  2  14  15  16  
    to (10, 16) via target: 1  9  10  rewrite: 1  15  16  
STATE (5, 8)
    ( ( target ae) ^ ( rewrite ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi < %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' < %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => 7 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => !%zf' ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %rdi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite ne) => false ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => no signals ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => (t/r agree on memory) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' != 0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %rcx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %ecx ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %rax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %eax ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx ≤ %r8d ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %esi ≤ %edi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi ≤ %esi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %eax' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %ecx' ≤ %edi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdx' ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edx' ≤ %esi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %edi' ≤ %ecx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rdi = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rcx' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi' + -1*%rcx' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' = 0x0 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rdi' + -1*%rsi' = 0x1 (mod 2) ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rsi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %r8 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rcx' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 1 ≤ %rsi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => 6 ≤ %rdi' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%cf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %pf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %zf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%sf' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => !%of' ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4 = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n8 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9 = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n1' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n11' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n12' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n13' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n14' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n15' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n2' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n3' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n4' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n5' = 0x1 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n6' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n7' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n9' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => n10' + -1*n8' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rax + -1*%rcx = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rcx' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %rsi + -1*%rdi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => %r8 + -1*%rsi' = 0x0 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -8000000000000000*%r8 = 0x8000000000000000 ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -1*n5 + 2*n10' = 0xfffffffffffffffe ) ^ 
    ( ( target ae) ^ ( rewrite !ne) => -2*n5 + 2*n10' + %rsi = 0x0 ) ^ 
    ( ( target !ae) ^ ( rewrite !ne) => false ) ^ 
    no signals
    to (5, 8) via target: 5  5  rewrite: 10  8  
    to (10, 16) via target: 5  6  10  rewrite: 9  16  
    to (10, 16) via target: 5  5  6  10  rewrite: 10  11  13  16  
    to (10, 16) via target: 5  5  5  6  10  rewrite: 10  8  9  16  
    to (10, 16) via target: 5  5  5  5  6  10  rewrite: 10  8  10  11  13  16  
STATE (10, 16)
    (t/r agree on memory) ^ 
    no signals
TOPOLOGIAL SORT 
(0, 0)   (5, 8)   (10, 16)   
[verify_dual] Could not complete final proof step.
[verify_dual] Maybe DDEC missed an important invariant?
Equivalent: no

No counterexample available.
