{"Source Block": ["oh/common/hdl/dsync.v@15:25@HdlIdDef", "   \n \n`ifdef TARGET_SIM\n   reg [PS-1:0]    sync_pipe[DW-1:0];\n`else   \n   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n`endif\n   \n   \n   genvar \ti;\n   integer \tj;\n"], "Clone Blocks": [["oh/common/hdl/rsync.v@16:26", "   \n   //TOOD: Should only be one target\n`ifdef TARGET_SIM\n   reg [PS-1:0]    sync_pipe[DW-1:0];\n`else   \n   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n`endif\n \n   genvar \ti;\n   integer \tj;\n   \n"], ["oh/common/hdl/rsync.v@19:29", "   reg [PS-1:0]    sync_pipe[DW-1:0];\n`else   \n   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n`endif\n \n   genvar \ti;\n   integer \tj;\n   \n   generate    \n      for(i=0;i<DW;i=i+1)\n\tbegin\n"]], "Diff Content": {"Delete": [[20, "   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n"]], "Add": [[20, "   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [DW-1:0]    sync_pipe[PS-1:0];   \n"]]}}