// Seed: 1787760666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_2 = id_3;
  assign id_2 = 1 ? id_3 : id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_3) begin : LABEL_0
    if (1'b0) id_3 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4
  );
endmodule
