library verilog;
use verilog.vl_types.all;
entity dcm_sp_clock_lost is
    port(
        clock           : in     vl_logic;
        enable          : in     vl_logic;
        lost            : out    vl_logic;
        rst             : in     vl_logic
    );
end dcm_sp_clock_lost;
