Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,506
design__inferred_latch__count,0
design__instance__count,9498
design__instance__area,56659.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,170
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003927403304260224
power__switching__total,0.00021086211199872196
power__leakage__total,6.226228776995413E-8
power__total,0.0006036647246219218
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.7269512975121345
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.2269513530232872
timing__hold__ws__corner:nom_tt_025C_1v80,0.30965109131040625
timing__setup__ws__corner:nom_tt_025C_1v80,57.21412483503473
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.309651
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,87.761063
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,170
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.555218886581722
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.055218942092875
timing__hold__ws__corner:nom_ss_100C_1v60,0.8301221056623708
timing__setup__ws__corner:nom_ss_100C_1v60,54.19584223685965
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.830122
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,75.815620
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,170
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.40413831758352403
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.9041383453391004
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10984785614262547
timing__setup__ws__corner:nom_ff_n40C_1v95,58.22238500559386
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109848
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,92.325172
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,170
design__max_cap_violation__count,0
clock__skew__worst_hold,1.5860873063868135
clock__skew__worst_setup,0.8929617298341027
timing__hold__ws,0.10838297233135406
timing__setup__ws,54.12275225627856
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108383
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,75.604942
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 375.0 375.0
design__core__bbox,5.52 10.88 369.38 361.76
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,140625
design__core__area,127671
design__instance__count__stdcell,9498
design__instance__area__stdcell,56659.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.443791
design__instance__utilization__stdcell,0.443791
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,44607429
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,119383
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,257
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,6231
route__net__special,2
route__drc_errors__iter:1,3263
route__wirelength__iter:1,136032
route__drc_errors__iter:2,1204
route__wirelength__iter:2,134600
route__drc_errors__iter:3,1002
route__wirelength__iter:3,134121
route__drc_errors__iter:4,82
route__wirelength__iter:4,133872
route__drc_errors__iter:5,0
route__wirelength__iter:5,133843
route__drc_errors,0
route__wirelength,133843
route__vias,42987
route__vias__singlecut,42987
route__vias__multicut,0
design__disconnected_pin__count,167
design__critical_disconnected_pin__count,0
route__wirelength__max,562.88
timing__unannotated_net__count__corner:nom_tt_025C_1v80,386
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,386
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,386
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,170
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.7126992531196435
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.2126993086307962
timing__hold__ws__corner:min_tt_025C_1v80,0.30859593531796065
timing__setup__ws__corner:min_tt_025C_1v80,57.24607794276556
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308596
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,87.914940
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,386
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,170
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.5331438774695663
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.0331439329807193
timing__hold__ws__corner:min_ss_100C_1v60,0.8220728774838881
timing__setup__ws__corner:min_ss_100C_1v60,54.25380476216857
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.822073
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,75.996193
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,386
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,170
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.3929617020785263
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.8929617298341027
timing__hold__ws__corner:min_ff_n40C_1v95,0.10838297233135406
timing__setup__ws__corner:min_ff_n40C_1v95,58.243083116071936
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108383
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,92.438545
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,386
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,170
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.7489340470883346
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.2489341025994873
timing__hold__ws__corner:max_tt_025C_1v80,0.31090997323363234
timing__setup__ws__corner:max_tt_025C_1v80,57.174746555505216
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.310910
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,87.600258
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,386
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,170
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.5860873063868135
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.0860873618979663
timing__hold__ws__corner:max_ss_100C_1v60,0.8375227415315238
timing__setup__ws__corner:max_ss_100C_1v60,54.12275225627856
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.837523
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,75.604942
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,386
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,170
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.4220680313602486
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.9220680036046722
timing__hold__ws__corner:max_ff_n40C_1v95,0.11081924580549403
timing__setup__ws__corner:max_ff_n40C_1v95,58.19689073151376
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110819
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,92.208229
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,386
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,386
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000729073
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000964821
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000914738
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000964821
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009449999999999999307671860737656288620200939476490020751953125
ir__drop__worst,0.000072899999999999996595258233700320715797715820372104644775390625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
