Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Feb 27 19:18:03 2026
| Host         : de310536375a running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file z80_top_with_mem_control_sets_placed.rpt
| Design       : z80_top_with_mem
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             166 |           81 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |               Enable Signal              |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/counter_reg_6        |                                 |                1 |              1 |         1.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/counter_reg_2        |                                 |                1 |              1 |         1.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/execute_/HALT_b_i_2_n_0         | z80_top_/sequencer_/HALT_b2_out |                1 |              1 |         1.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/execute_/flag                   |                                 |                1 |              4 |         4.00 |
|  execute_/counter | z80_top_/execute_/reg_file_/H[7]_i_1_n_0 |                                 |                4 |              8 |         2.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/M3_reg_0[0]          |                                 |                4 |              8 |         2.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/M1_reg_5[0]          |                                 |                3 |              8 |         2.67 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/E[0]                 |                                 |                3 |              8 |         2.67 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/T1_reg_3[0]          |                                 |                5 |              8 |         1.60 |
|  CLK_b_IBUF_BUFG  | z80_top_/execute_/next_PC                |                                 |                1 |              8 |         8.00 |
|  execute_/counter | z80_top_/execute_/reg_file_/L[7]_i_1_n_0 |                                 |                4 |              8 |         2.00 |
|  execute_/counter | z80_top_/execute_/reg_file_/W[7]_i_1_n_0 |                                 |                4 |              8 |         2.00 |
|  execute_/counter | z80_top_/execute_/reg_file_/A[7]_i_1_n_0 |                                 |                6 |              8 |         1.33 |
|  execute_/counter | z80_top_/execute_/reg_file_/D[7]_i_1_n_0 |                                 |                5 |              8 |         1.60 |
|  execute_/counter | z80_top_/execute_/reg_file_/C[7]_i_1_n_0 |                                 |                3 |              8 |         2.67 |
|  execute_/counter | z80_top_/execute_/reg_file_/B[7]_i_1_n_0 |                                 |                4 |              8 |         2.00 |
|  execute_/counter | z80_top_/execute_/reg_file_/E[7]_i_1_n_0 |                                 |                4 |              8 |         2.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/execute_/operandA[7]_i_1_n_0    |                                 |                4 |             16 |         4.00 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/M1_reg_2[0]          |                                 |               14 |             16 |         1.14 |
|  CLK_b_IBUF_BUFG  | z80_top_/sequencer_/counter_reg_3[0]     |                                 |               10 |             24 |         2.40 |
|  CLK_b_IBUF_BUFG  |                                          |                                 |               18 |             31 |         1.72 |
+-------------------+------------------------------------------+---------------------------------+------------------+----------------+--------------+


