{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 23:50:54 2012 " "Info: Processing started: Wed May 16 23:50:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_CAMERA EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"DE2_115_CAMERA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Warning (15536): Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] -108.0 degrees -105.0 degrees " "Warning (15559): Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] of parameter phase shift -- achieved value of -105.0 degrees" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -105 -2917 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] 4 5 0 0 " "Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] port" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 31 2 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 9802 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 9804 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 9806 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 9808 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 9810 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Info (332165): Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Info (332165): Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115_D5M_VGA.SDC " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_115_D5M_VGA.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 249 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 9775 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info (176353): Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 31 2 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 1950 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Info (176353): Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 31 2 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 1950 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Info (176353): Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 31 2 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 1950 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4) " "Info (176353): Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 31 2 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 1950 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Info (176353): Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Info (176357): Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "v/I2C_Controller.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_Controller.v" 60 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 4306 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Info (176357): Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_CCD_Config.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v" 66 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 4484 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/I2C_CCD_Config.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v" 66 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 1253 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Info (176353): Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|mLENGTH\[7\]~0 " "Info (176357): Destination node Sdram_Control:u7\|mLENGTH\[7\]~0" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 489 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|mLENGTH[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 4857 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Info (176357): Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "v/Reset_Delay.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v" 46 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 5289 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/Reset_Delay.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v" 46 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 2360 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Info (176353): Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|i2c_reset~0 " "Info (176357): Destination node I2C_CCD_Config:u8\|i2c_reset~0" {  } { { "v/I2C_CCD_Config.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v" 156 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 4470 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Info (176357): Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "v/Reset_Delay.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v" 48 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 4529 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_DATA\[23\]~3 " "Info (176357): Destination node I2C_CCD_Config:u8\|mI2C_DATA\[23\]~3" {  } { { "v/I2C_CCD_Config.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v" 210 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_DATA[23]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 6925 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/Reset_Delay.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v" 48 -1 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 2362 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "152 Embedded multiplier block " "Extra Info (176218): Packed 152 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Extra Info (176220): Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "Warning (15064): PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 565 0 0 } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 397 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] D5M_XCLKIN~output " "Warning (15064): PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"D5M_XCLKIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 565 0 0 } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 433 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[4\] VGA_CLK~output " "Warning (15064): PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 565 0 0 } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 308 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X92_Y12 X103_Y23 " "Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "170 Cyclone IV E " "Warning (169177): 170 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 248 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 603 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info (169178): Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { CLOCK3_50 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 250 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 605 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Info (169178): Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SMA_CLKIN } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 253 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 606 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Info (169178): Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { UART_RTS } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 289 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 614 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Info (169178): Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_WP_N } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 303 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 623 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info (169178): Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_ADCDAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 316 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 629 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Info (169178): Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ENET0_LINK100 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 334 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 641 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Info (169178): Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ENETCLK_25 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 348 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 653 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Info (169178): Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ENET1_LINK100 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 353 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 656 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Info (169178): Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_CLK27 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 370 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 668 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Info (169178): Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 441 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Info (169178): Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 442 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Info (169178): Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 443 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Info (169178): Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 444 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Info (169178): Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 445 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Info (169178): Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 446 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Info (169178): Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 447 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Info (169178): Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_DATA[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 371 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 448 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Info (169178): Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_HS } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 372 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 669 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Info (169178): Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { TD_VS } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 374 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 671 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Info (169178): Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DREQ[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 381 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 469 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Info (169178): Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DREQ[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 381 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 470 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Info (169178): Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_INT[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 383 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 471 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Info (169178): Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_INT[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 383 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 472 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Info (169178): Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { IRDA_RXD } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 390 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 678 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Info (169178): Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_RY } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 419 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 693 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_STROBE 3.3-V LVTTL AF22 " "Info (169178): Pin D5M_STROBE uses I/O standard 3.3-V LVTTL at AF22" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_STROBE } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_STROBE" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 431 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_STROBE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 702 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Info (169178): Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 308 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Info (169178): Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 309 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Info (169178): Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 310 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Info (169178): Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 311 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Info (169178): Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 312 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Info (169178): Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 313 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Info (169178): Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 314 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Info (169178): Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 389 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Info (169178): Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 390 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Info (169178): Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 391 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Info (169178): Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 392 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Info (169178): Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 393 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Info (169178): Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 394 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Info (169178): Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 395 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Info (169178): Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 396 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Info (169178): Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_CLK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 294 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 617 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Info (169178): Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_CLK2 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 295 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 618 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Info (169178): Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 296 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 619 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Info (169178): Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_DAT2 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 297 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 620 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Info (169178): Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 301 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 622 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Info (169178): Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 397 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Info (169178): Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 398 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Info (169178): Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 399 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Info (169178): Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 400 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info (169178): Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 317 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 630 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info (169178): Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 318 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 631 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info (169178): Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 320 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 633 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Info (169178): Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 325 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 636 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 329 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 638 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Info (169178): Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 453 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Info (169178): Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 454 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Info (169178): Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 455 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Info (169178): Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 456 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Info (169178): Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 457 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Info (169178): Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 458 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Info (169178): Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 459 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Info (169178): Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 460 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Info (169178): Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 461 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Info (169178): Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 462 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Info (169178): Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 463 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Info (169178): Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 464 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Info (169178): Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 465 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Info (169178): Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 466 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Info (169178): Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 467 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Info (169178): Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 468 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Info (169178): Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_FSPEED } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 382 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 673 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Info (169178): Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_LSPEED } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 384 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 674 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info (169178): Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 544 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info (169178): Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 545 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info (169178): Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 546 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info (169178): Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 547 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info (169178): Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 548 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info (169178): Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 549 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info (169178): Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 550 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info (169178): Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 551 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info (169178): Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 552 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info (169178): Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 553 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info (169178): Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 554 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info (169178): Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 555 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info (169178): Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 556 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info (169178): Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 557 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info (169178): Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 558 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info (169178): Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 559 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Info (169178): Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 583 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Info (169178): Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 584 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Info (169178): Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 585 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Info (169178): Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 586 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Info (169178): Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 587 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Info (169178): Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 588 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Info (169178): Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 589 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Info (169178): Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 590 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Info (169178): Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 488 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Info (169178): Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 489 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Info (169178): Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 490 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Info (169178): Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 491 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Info (169178): Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 492 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Info (169178): Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 493 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Info (169178): Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 494 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Info (169178): Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 495 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Info (169178): Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 496 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Info (169178): Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 497 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Info (169178): Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 498 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Info (169178): Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 499 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Info (169178): Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 500 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Info (169178): Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 501 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Info (169178): Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 502 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Info (169178): Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 503 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Info (169178): Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 504 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Info (169178): Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 505 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Info (169178): Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 506 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Info (169178): Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 507 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Info (169178): Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 508 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Info (169178): Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 509 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Info (169178): Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 510 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Info (169178): Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 511 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Info (169178): Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 512 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Info (169178): Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 513 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Info (169178): Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 514 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Info (169178): Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 515 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Info (169178): Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 516 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Info (169178): Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 517 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Info (169178): Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 518 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Info (169178): Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 399 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 519 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_SDATA 3.3-V LVTTL AD25 " "Info (169178): Pin D5M_SDATA uses I/O standard 3.3-V LVTTL at AD25" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_SDATA } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_SDATA" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 430 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_SDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 701 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Info (169178): Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 315 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Info (169178): Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 316 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Info (169178): Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 317 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Info (169178): Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 318 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Info (169178): Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 319 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Info (169178): Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 320 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Info (169178): Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 321 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Info (169178): Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 322 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Info (169178): Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 323 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Info (169178): Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 324 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Info (169178): Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 325 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Info (169178): Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 326 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Info (169178): Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[12] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 327 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Info (169178): Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[13] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 328 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Info (169178): Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[14] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 329 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Info (169178): Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[15] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 330 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Info (169178): Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[16] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 331 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Info (169178): Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SW[17] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 332 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { UART_RXD } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 290 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 615 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_PIXLCLK 3.3-V LVTTL AB22 " "Info (169178): Pin D5M_PIXLCLK uses I/O standard 3.3-V LVTTL at AB22" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_PIXLCLK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_PIXLCLK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 427 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_PIXLCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 698 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info (169178): Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { CLOCK2_50 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 249 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 604 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Info (169178): Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 261 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 304 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_FVAL 3.3-V LVTTL AG25 " "Info (169178): Pin D5M_FVAL uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_FVAL } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_FVAL" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 425 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_FVAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 696 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Info (169178): Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { KEY[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 261 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 306 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Info (169178): Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { KEY[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 261 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 307 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_LVAL 3.3-V LVTTL AD22 " "Info (169178): Pin D5M_LVAL uses I/O standard 3.3-V LVTTL at AD22" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_LVAL } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_LVAL" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 426 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_LVAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 697 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Info (169178): Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 261 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 305 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[2\] 3.3-V LVTTL AF16 " "Info (169178): Pin D5M_D\[2\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 593 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[3\] 3.3-V LVTTL AC19 " "Info (169178): Pin D5M_D\[3\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 594 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[4\] 3.3-V LVTTL AE15 " "Info (169178): Pin D5M_D\[4\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 595 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[5\] 3.3-V LVTTL AD15 " "Info (169178): Pin D5M_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 596 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[6\] 3.3-V LVTTL AE16 " "Info (169178): Pin D5M_D\[6\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 597 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[7\] 3.3-V LVTTL AD21 " "Info (169178): Pin D5M_D\[7\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 598 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[8\] 3.3-V LVTTL Y16 " "Info (169178): Pin D5M_D\[8\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 599 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[9\] 3.3-V LVTTL AC21 " "Info (169178): Pin D5M_D\[9\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 600 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[10\] 3.3-V LVTTL Y17 " "Info (169178): Pin D5M_D\[10\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 601 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[11\] 3.3-V LVTTL AC15 " "Info (169178): Pin D5M_D\[11\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 602 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[1\] 3.3-V LVTTL AD19 " "Info (169178): Pin D5M_D\[1\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 592 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[0\] 3.3-V LVTTL AF15 " "Info (169178): Pin D5M_D\[0\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { D5M_D[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "D5M_D\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 424 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { D5M_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 591 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "73 " "Warning (169064): Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Info (169065): Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 308 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Info (169065): Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 309 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Info (169065): Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 310 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Info (169065): Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 311 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Info (169065): Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 312 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Info (169065): Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 313 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Info (169065): Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EX_IO[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 264 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 314 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info (169065): Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 389 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info (169065): Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 390 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info (169065): Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 391 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info (169065): Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 392 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info (169065): Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 393 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info (169065): Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 394 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info (169065): Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 395 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info (169065): Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 281 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 396 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Info (169065): Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_CLK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 294 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 617 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Info (169065): Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_CLK2 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 295 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 618 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Info (169065): Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 296 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 619 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Info (169065): Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { PS2_DAT2 } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 297 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 620 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info (169065): Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 301 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 622 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Info (169065): Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 397 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Info (169065): Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 398 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Info (169065): Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 399 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Info (169065): Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SD_DAT[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 302 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 400 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 317 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 630 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info (169065): Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 318 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 631 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 320 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 633 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Info (169065): Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 325 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 636 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info (169065): Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 329 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 638 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Info (169065): Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ENET0_MDIO } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 336 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 643 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Info (169065): Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { ENET1_MDIO } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 355 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 658 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info (169065): Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 453 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info (169065): Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 454 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info (169065): Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 455 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info (169065): Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 456 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info (169065): Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 457 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info (169065): Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 458 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info (169065): Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 459 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info (169065): Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 460 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info (169065): Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 461 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info (169065): Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 462 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info (169065): Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 463 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info (169065): Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 464 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info (169065): Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 465 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info (169065): Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 466 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info (169065): Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 467 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info (169065): Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 380 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 468 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info (169065): Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_FSPEED } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 382 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 673 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info (169065): Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { OTG_LSPEED } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 384 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 674 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 544 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 545 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 546 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 547 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 548 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 549 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 550 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 551 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 552 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 553 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 554 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 555 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 556 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 557 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 558 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info (169065): Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 407 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 559 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info (169065): Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 583 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info (169065): Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 584 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info (169065): Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 585 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info (169065): Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 586 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info (169065): Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 587 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info (169065): Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 588 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info (169065): Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 589 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info (169065): Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/raul/altera/11.1sp2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/raul/altera/11.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 416 0 0 } } { "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/raul/altera/11.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/" { { 0 { 0 ""} 0 590 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Info: Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 23:52:13 2012 " "Info: Processing ended: Wed May 16 23:52:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Info: Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Info: Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
