Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/TB_Forwording_ControlUnit_isim_beh.exe -prj C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/TB_Forwording_ControlUnit_beh.prj work.TB_Forwording_ControlUnit 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/Mux_1Bit_2X1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/Comparator5Bit.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/Forwarding_ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/TB_Forwording_ControlUnit.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 163796 KB
Fuse CPU Usage: 312 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Comparator5Bit [comparator5bit_default]
Compiling architecture behavioral of entity Mux_1Bit_2X1 [mux_1bit_2x1_default]
Compiling architecture structural of entity Forwarding_ControlUnit [forwarding_controlunit_default]
Compiling architecture behavior of entity tb_forwording_controlunit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/Users/Alessandro/Documents/GitHub/MyDLX/Forwarding_ControlUnit/TB_Forwording_ControlUnit_isim_beh.exe
Fuse Memory Usage: 181236 KB
Fuse CPU Usage: 452 ms
