PPA Report for clk_gate_pipeline.v (Module: clk_gate_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 5
IO Count: 4
Cell Count: 20

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 273.90 MHz
Reg-to-Reg Critical Path Delay: 5.125 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
