INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/cpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/debug_screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_screen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/src/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/howard/single-cycle-mips-cpu/single-cycle-mips-cpu.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
