---
title: Register to Register Architecture
tags: parallel 
date modified: Thursday, August 11th 2022, 12:32:47 am
date created: Tuesday, July 26th 2022, 8:33:15 pm
---

# Register to Register Architecture
- All vector operations occur between vector registers
- If necessary, operands are fetched from main memory into a set of vector registers (load-store unit)
- [SIMD](SIMD.md) based on this
- ![im](assets/Pasted%20image%2020220506153707.png)

