
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.387 ; gain = 98.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Vivado_Project/GTX_40M1280_20200627/src/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_exdes' [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:117]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:237]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_support' [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (3#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v:68]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common' [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common' (5#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_common.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_common_reset' [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 31 - type: integer 
	Parameter WAIT_MAX bound to: 41 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:121]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_common_reset' (6#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_common_reset.v:74]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0.v:73]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_init' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 78125.000000 - type: float 
	Parameter WAIT_TIME_CDRLOCK bound to: 4883 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_multi_gt' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:70]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b010 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111101000000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (7#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT' (8#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_cpll_railing' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v:68]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (9#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_cpll_railing' (10#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_multi_gt' (11#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_TX_STARTUP_FSM' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 31 - type: integer 
	Parameter WAIT_MAX bound to: 41 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 125000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 6250 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 31250 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 62 - type: integer 
	Parameter WAIT_1us bound to: 72 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 625 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 135936 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_sync_block' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (12#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_sync_block' (13#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
WARNING: [Synth 8-6014] Unused sequential element tx_fsm_reset_done_int_s3_reg was removed.  [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:299]
WARNING: [Synth 8-6014] Unused sequential element wait_bypass_count_reg was removed.  [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:349]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_TX_STARTUP_FSM' (14#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_RX_STARTUP_FSM' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 31 - type: integer 
	Parameter WAIT_MAX bound to: 41 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 125000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 6250 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 31250 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 62 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 6250 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 1806641 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 625 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:352]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:549]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_RX_STARTUP_FSM' (15#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_init' (16#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0_init.v:71]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (17#1) [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0.v:73]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_support' (18#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/support/gtwizard_0_support.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (19#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
WARNING: [Synth 8-3848] Net gt0_track_data_i in module/entity gtwizard_0_exdes does not have driver. [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:225]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_exdes' (20#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'TRACK_DATA_OUT' does not match port width (1) of module 'gtwizard_0_exdes' [C:/Vivado_Project/GTX_40M1280_20200627/src/top.v:50]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Vivado_Project/GTX_40M1280_20200627/src/top.v:50]
INFO: [Synth 8-6157] synthesizing module 'PRBS31Gen32b' [C:/Vivado_Project/GTX_40M1280_20200627/src/PRBS31Gen32b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PRBS31Gen32b' (21#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/PRBS31Gen32b.v:22]
INFO: [Synth 8-6157] synthesizing module 'PRBS31_Data_Checker' [C:/Vivado_Project/GTX_40M1280_20200627/src/PRBS31_Data_Checker.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PRBS31_Data_Checker' (22#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/PRBS31_Data_Checker.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Vivado_Project/GTX_40M1280_20200627/src/top.v:118]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/.Xil/Vivado-14264-13-02625/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (23#1) [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/.Xil/Vivado-14264-13-02625/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [C:/Vivado_Project/GTX_40M1280_20200627/src/top.v:1]
WARNING: [Synth 8-3331] design gtwizard_0_RX_STARTUP_FSM has unconnected port QPLLREFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_RX_STARTUP_FSM has unconnected port CPLLREFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_TX_STARTUP_FSM has unconnected port QPLLREFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_cpllreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_rxuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gtrxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gttxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_txuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_exdes has unconnected port TRACK_DATA_OUT
WARNING: [Synth 8-3331] design top has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 478.082 ; gain = 154.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 478.082 ; gain = 154.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 478.082 ; gain = 154.762
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst'
Finished Parsing XDC File [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst'
Parsing XDC File [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.629 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  FD => FDRE: 90 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.629 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 876.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst. (constraint file  C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_0_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:548]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:555]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:558]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXLPMLFHOLD_reg' [c:/Vivado_Project/GTX_40M1280_20200627/src/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:560]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtwizard_0_RX_STARTUP_FSM'
INFO: [Synth 8-5545] ROM "adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtwizard_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	  10 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtwizard_0_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module gtwizard_0_cpll_railing 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module gtwizard_0_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 17    
Module gtwizard_0_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 19    
Module gtwizard_0_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtwizard_0_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module PRBS31Gen32b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
Module PRBS31_Data_Checker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "gt0_rxresetfsm_i/retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gt0_rxresetfsm_i/rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt0_rxresetfsm_i/adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gtwizard_0_exdes_i/gtwizard_0_support_i/common_reset_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_exdes_i/gtwizard_0_support_i/common_reset_i/init_wait_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_cpllreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_rxuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gtrxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gttxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_txuserrdy_in
WARNING: [Synth 8-3331] design top has unconnected port reset
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/time_out_wait_bypass_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i /inst/\gt0_txresetfsm_i/time_out_wait_bypass_s3_reg )
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_qplllock/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_qplllock/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_qplllock/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_qplllock/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_qplllock/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_qplllock/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 876.629 ; gain = 553.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/soft_reset_vio_i_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt_txfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt_txfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt0_rxfsmresetdone_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt0_rxresetdone_vio_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt0_rxresetdone_vio_r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/gt0_rxresetdone_vio_r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin gtwizard_0_exdes_i/rxresetdone_vio_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ila_0         |     1|
|2     |BUFG          |     2|
|3     |BUFH          |     1|
|4     |CARRY4        |    38|
|5     |GTXE2_CHANNEL |     1|
|6     |GTXE2_COMMON  |     1|
|7     |IBUFDS_GTE2   |     1|
|8     |LUT1          |    56|
|9     |LUT2          |    41|
|10    |LUT3          |    48|
|11    |LUT4          |    50|
|12    |LUT5          |    66|
|13    |LUT6          |    48|
|14    |MUXF7         |     1|
|15    |SRLC32E       |     7|
|16    |FD            |    60|
|17    |FDCE          |    23|
|18    |FDRE          |   315|
|19    |FDSE          |    12|
|20    |IBUF          |     2|
|21    |IBUFDS        |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |   774|
|2     |  PRBS31Gen32b_inst                      |PRBS31Gen32b                |    96|
|3     |  PRBS31_Data_Checker_inst0              |PRBS31_Data_Checker         |    95|
|4     |  gtwizard_0_exdes_i                     |gtwizard_0_exdes            |   581|
|5     |    gtwizard_0_support_i                 |gtwizard_0_support          |   563|
|6     |      gtwizard_0_init_i                  |gtwizard_0                  |   560|
|7     |        inst                             |gtwizard_0_init             |   560|
|8     |          gt0_rxresetfsm_i               |gtwizard_0_RX_STARTUP_FSM   |   293|
|9     |            sync_RXRESETDONE             |gtwizard_0_sync_block_2     |     6|
|10    |            sync_cplllock                |gtwizard_0_sync_block_3     |     8|
|11    |            sync_data_valid              |gtwizard_0_sync_block_4     |    19|
|12    |            sync_mmcm_lock_reclocked     |gtwizard_0_sync_block_5     |     8|
|13    |            sync_run_phase_alignment_int |gtwizard_0_sync_block_6     |     6|
|14    |            sync_rx_fsm_reset_done_int   |gtwizard_0_sync_block_7     |     6|
|15    |            sync_time_out_wait_bypass    |gtwizard_0_sync_block_8     |     6|
|16    |          gt0_txresetfsm_i               |gtwizard_0_TX_STARTUP_FSM   |   173|
|17    |            sync_TXRESETDONE             |gtwizard_0_sync_block       |     6|
|18    |            sync_cplllock                |gtwizard_0_sync_block_0     |    12|
|19    |            sync_mmcm_lock_reclocked     |gtwizard_0_sync_block_1     |     8|
|20    |          gtwizard_0_i                   |gtwizard_0_multi_gt         |    12|
|21    |            cpll_railing0_i              |gtwizard_0_cpll_railing     |    11|
|22    |            gt0_gtwizard_0_i             |gtwizard_0_GT               |     1|
|23    |      common0_i                          |gtwizard_0_common           |     1|
|24    |      gt_usrclk_source                   |gtwizard_0_GT_USRCLK_SOURCE |     2|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 881.039 ; gain = 159.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 881.039 ; gain = 557.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  FD => FDRE: 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 885.613 ; gain = 564.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Project/GTX_40M1280_20200627/GTX40M1280.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 18:50:10 2020...
