Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec  7 01:16:42 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file telemetry_bot_wrapper_timing_summary_routed.rpt -pb telemetry_bot_wrapper_timing_summary_routed.pb -rpx telemetry_bot_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : telemetry_bot_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (324)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (8)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (324)
--------------------------
 There are 108 register/latch pins with no clock driven by root clock pin: telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/sel_bram1_a_reg[0]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/sel_bram1_a_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.951        0.000                      0                 2907        0.154        0.000                      0                 2907        3.500        0.000                       0                  1438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.951        0.000                      0                 2907        0.154        0.000                      0                 2907        3.500        0.000                       0                  1438  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_2_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 3.421ns (51.375%)  route 3.238ns (48.625%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 10.663 - 8.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.840     3.134    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    RAMB36_X5Y2          RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_2_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.006 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_2_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.072    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_2_3_n_0
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.497 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_3/DOADO[0]
                         net (fo=1, routed)           3.173     9.669    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_3_n_35
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.793 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.793    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[3]
    SLICE_X32Y29         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.484    10.663    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    SLICE_X32Y29         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[3]/C
                         clock pessimism              0.129    10.792    
                         clock uncertainty           -0.125    10.667    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.077    10.744    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 3.421ns (51.494%)  route 3.223ns (48.506%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 10.641 - 8.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.798     3.092    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/i_clk
    RAMB36_X0Y8          RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.964 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.030    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0_n_0
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.455 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_0/DOADO[0]
                         net (fo=1, routed)           3.157     9.612    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_0_n_35
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.736 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.736    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[0]
    SLICE_X32Y75         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.462    10.641    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/i_clk
    SLICE_X32Y75         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[0]/C
                         clock pessimism              0.115    10.756    
                         clock uncertainty           -0.125    10.631    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.077    10.708    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 3.421ns (52.433%)  route 3.103ns (47.567%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 10.662 - 8.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.837     3.131    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    RAMB36_X5Y6          RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_4_n_0
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_4/DOADO[0]
                         net (fo=1, routed)           3.038     9.532    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_4_n_35
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.656 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.656    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[4]
    SLICE_X32Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.483    10.663    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    SLICE_X32Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[4]/C
                         clock pessimism              0.129    10.791    
                         clock uncertainty           -0.125    10.666    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)        0.077    10.743    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_mux_sel__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 0.642ns (9.271%)  route 6.283ns (90.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 10.778 - 8.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.631     2.925    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/i_clk
    SLICE_X50Y66         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_mux_sel__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_mux_sel__7/Q
                         net (fo=8, routed)           6.283     9.726    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_mux_sel__7_n_0
    SLICE_X90Y65         LUT6 (Prop_lut6_I4_O)        0.124     9.850 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     9.850    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[7]
    SLICE_X90Y65         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.599    10.778    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/i_clk
    SLICE_X90Y65         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[7]/C
                         clock pessimism              0.229    11.007    
                         clock uncertainty           -0.125    10.882    
    SLICE_X90Y65         FDRE (Setup_fdre_C_D)        0.077    10.959    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 3.421ns (53.604%)  route 2.961ns (46.396%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.823     3.117    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    RAMB36_X4Y10         RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.989 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.055    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_0_6_n_0
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.480 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_6/DOADO[0]
                         net (fo=1, routed)           2.896     9.375    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_6_n_35
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.499 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.499    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[6]
    SLICE_X45Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.477    10.656    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    SLICE_X45Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[6]/C
                         clock pessimism              0.115    10.771    
                         clock uncertainty           -0.125    10.646    
    SLICE_X45Y25         FDRE (Setup_fdre_C_D)        0.031    10.677    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 3.421ns (52.478%)  route 3.098ns (47.522%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.845     3.139    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    RAMB36_X5Y0          RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.011 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.077    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_1_n_0
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.502 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_1/DOADO[0]
                         net (fo=1, routed)           3.033     9.534    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_1_n_35
    SLICE_X54Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.658 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.658    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[1]
    SLICE_X54Y27         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.539    10.719    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    SLICE_X54Y27         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[1]/C
                         clock pessimism              0.230    10.948    
                         clock uncertainty           -0.125    10.823    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)        0.077    10.900    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/rea1_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 0.580ns (9.615%)  route 5.452ns (90.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.665     2.959    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X39Y37         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/rea1_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/rea1_fsm_reg/Q
                         net (fo=30, routed)          2.395     5.810    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/wea2_fsm
    SLICE_X20Y18         LUT4 (Prop_lut4_I0_O)        0.124     5.934 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_5_i_1__0/O
                         net (fo=3, routed)           3.057     8.991    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_4_5_i_1__0_n_0
    RAMB36_X4Y7          RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.662    10.841    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    RAMB36_X4Y7          RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_5/CLKARDCLK
                         clock pessimism              0.129    10.970    
                         clock uncertainty           -0.125    10.845    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.313    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_5_5
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/accu_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.755ns (26.665%)  route 4.827ns (73.335%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 10.662 - 8.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.658     2.952    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/i_clk
    SLICE_X37Y31         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/accu_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.408 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/accu_reg[7]/Q
                         net (fo=8, routed)           1.069     4.477    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/accu_reg[7]_0[7]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.601 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[6]_i_1/O
                         net (fo=7, routed)           0.809     5.411    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[6]_i_1_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.535 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[5]_i_1/O
                         net (fo=7, routed)           0.726     6.260    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[5]_i_1_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.384 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[4]_i_1/O
                         net (fo=7, routed)           0.752     7.136    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[4]_i_1_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.150     7.286 f  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[2]_i_3/O
                         net (fo=2, routed)           0.589     7.876    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[2]_i_3_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.202 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[2]_i_2/O
                         net (fo=5, routed)           0.579     8.781    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[2]_i_1_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I4_O)        0.119     8.900 f  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[0]_i_4/O
                         net (fo=1, routed)           0.302     9.202    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[0]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.332     9.534 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[0]_i_1/O
                         net (fo=1, routed)           0.000     9.534    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d[0]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.483    10.663    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/i_clk
    SLICE_X38Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d_reg[0]/C
                         clock pessimism              0.264    10.926    
                         clock uncertainty           -0.125    10.801    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)        0.077    10.878    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/AVE_FILTER/output_d_reg[0]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 3.421ns (54.406%)  route 2.867ns (45.594%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 10.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.748     3.042    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    RAMB36_X3Y12         RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     5.914 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     5.980    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_2_n_0
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.405 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_2/DOADO[0]
                         net (fo=1, routed)           2.802     9.206    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_2_n_35
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.330    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[2]
    SLICE_X45Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.477    10.656    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/i_clk
    SLICE_X45Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[2]/C
                         clock pessimism              0.115    10.771    
                         clock uncertainty           -0.125    10.646    
    SLICE_X45Y25         FDRE (Setup_fdre_C_D)        0.029    10.675    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 3.421ns (55.354%)  route 2.759ns (44.646%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 10.659 - 8.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.886     3.180    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/i_clk
    RAMB36_X2Y28         RAMB36E1                                     r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.052 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.118    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_2_n_0
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.543 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_2/DOADO[0]
                         net (fo=1, routed)           2.694     9.237    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_2_n_35
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.361 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.361    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[2]
    SLICE_X32Y98         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.480    10.659    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/i_clk
    SLICE_X32Y98         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[2]/C
                         clock pessimism              0.129    10.788    
                         clock uncertainty           -0.125    10.663    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.077    10.740    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  1.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.400%)  route 0.109ns (36.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.558     0.894    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X37Y36         FDSE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDSE (Prop_fdse_C_Q)         0.141     1.035 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/Q
                         net (fo=5, routed)           0.109     1.144    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg_n_0_[0]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.048     1.192 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.192    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[2]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.824     1.190    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[2]/C
                         clock pessimism             -0.283     0.907    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.131     1.038    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/pixel_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/output_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.552     0.888    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/i_clk
    SLICE_X44Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/pixel_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/pixel_result_reg[2]/Q
                         net (fo=1, routed)           0.117     1.146    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/pixel_result[2]
    SLICE_X43Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/output_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.817     1.183    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/i_clk
    SLICE_X43Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/output_d_reg[2]/C
                         clock pessimism             -0.263     0.920    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.070     0.990    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/INV_FILTER/output_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.561%)  route 0.113ns (37.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.558     0.894    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X37Y36         FDSE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDSE (Prop_fdse_C_Q)         0.141     1.035 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/Q
                         net (fo=5, routed)           0.113     1.148    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg_n_0_[0]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.048     1.196 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.196    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[4]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.824     1.190    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/C
                         clock pessimism             -0.283     0.907    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.131     1.038    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.558     0.894    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X37Y36         FDSE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDSE (Prop_fdse_C_Q)         0.141     1.035 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/Q
                         net (fo=5, routed)           0.109     1.144    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg_n_0_[0]
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.189 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.189    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[1]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.824     1.190    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[1]/C
                         clock pessimism             -0.283     0.907    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.120     1.027    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.552     0.888    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/i_clk
    SLICE_X47Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg[1]/Q
                         net (fo=12, routed)          0.111     1.139    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg_n_0_[1]
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.184 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.184    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx[1]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.817     1.183    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/i_clk
    SLICE_X46Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[1]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.121     1.022    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.558     0.894    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X37Y36         FDSE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDSE (Prop_fdse_C_Q)         0.141     1.035 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[0]/Q
                         net (fo=5, routed)           0.113     1.148    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg_n_0_[0]
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.193 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.193    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state[3]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.824     1.190    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/i_clk
    SLICE_X36Y36         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[3]/C
                         clock pessimism             -0.283     0.907    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.121     1.028    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/FSM_onehot_f_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.309%)  route 0.113ns (37.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.552     0.888    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/i_clk
    SLICE_X47Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg[1]/Q
                         net (fo=12, routed)          0.113     1.141    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_rx_bit_counter_reg_n_0_[1]
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.186 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.186    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx[0]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.817     1.183    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/i_clk
    SLICE_X46Y28         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[0]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120     1.021    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_instance/s_data_out_byte_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/countU_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/output_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.555     0.891    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/i_clk
    SLICE_X36Y18         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/countU_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/countU_reg[12]/Q
                         net (fo=2, routed)           0.067     1.122    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/countU_reg[12]
    SLICE_X36Y18         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/output_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.820     1.186    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/i_clk
    SLICE_X36Y18         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/output_a_reg[12]/C
                         clock pessimism             -0.295     0.891    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.060     0.951    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/THR_FILTER/output_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/accu_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.877%)  route 0.116ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.555     0.891    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/i_clk
    SLICE_X40Y31         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/accu_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/accu_reg[11]/Q
                         net (fo=2, routed)           0.116     1.147    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/RESIZE[7]
    SLICE_X43Y32         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.821     1.187    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/i_clk
    SLICE_X43Y32         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[7]/C
                         clock pessimism             -0.281     0.906    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.070     0.976    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/s_data_out_byte_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/data_out_byte_rx_instruction_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.240%)  route 0.140ns (49.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.549     0.885    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/i_clk
    SLICE_X41Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/s_data_out_byte_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/s_data_out_byte_rx_reg[4]/Q
                         net (fo=3, routed)           0.140     1.165    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/s_data_out_byte_rx_reg_n_0_[4]
    SLICE_X36Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/data_out_byte_rx_instruction_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    telemetry_bot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  telemetry_bot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.813     1.179    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/i_clk
    SLICE_X36Y25         FDRE                                         r  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/data_out_byte_rx_instruction_reg_reg[12]/C
                         clock pessimism             -0.263     0.916    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.076     0.992    telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/data_out_byte_rx_instruction_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { telemetry_bot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y14  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y13  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y9   telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y16  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y19  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y22  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y19  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y8   telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y11  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y6   telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_2_7/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y37  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/inv_ena_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y37  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/lap_ena_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y37  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/rea1_fsm_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y37  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/sel_bram1_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y37  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y35  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/sel_bram1_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y37  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/thr_ena_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X43Y26  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/FSM_onehot_Rx_Instruction_UART_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y26  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/FSM_onehot_Rx_Instruction_UART_State_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y26  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/FSM_onehot_Rx_Instruction_UART_State_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y60  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0_cooolgate_en_gate_14_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y85  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_0_cooolgate_en_gate_27_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y29  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y29  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/data_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y29  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/rx_num_counter_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y29  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/rx_num_counter_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y29  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/rx_num_counter_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y29  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/rx_num_counter_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/rx_num_counter_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y30  telemetry_bot_i/top_level_controller_0/U0/image_rx_tx_with_filter_instance/uart_rx_for_fsm_instance/rx_num_counter_reg_reg[21]/C



