read -sv run_verilog_mid/adder_32b_9_67_92b858477dbbd6dd2afb684b8264c4f8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_67_92b858477dbbd6dd2afb684b8264c4f8_yosys.v
