============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Tue Jul  9 12:28:40 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(72)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.558266s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (100.3%)

RUN-1004 : used memory is 289 MB, reserved memory is 266 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109560320753664"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "PULSE_G_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net PULSE_G_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net PULSE_G_dup_1 to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 67 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5513 instances
RUN-0007 : 2361 luts, 512 seqs, 1700 mslices, 884 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8025 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5508 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     394     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   5   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5511 instances, 2361 luts, 512 seqs, 2584 slices, 147 macros(2584 instances: 1700 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30683, tnet num: 8023, tinst num: 5511, tnode num: 32708, tedge num: 54075.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.698841s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06474e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5511.
PHY-3001 : End clustering;  0.000056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.27356e+06, overlap = 231.312
PHY-3002 : Step(2): len = 1.16852e+06, overlap = 295.062
PHY-3002 : Step(3): len = 612395, overlap = 499.25
PHY-3002 : Step(4): len = 552299, overlap = 563.344
PHY-3002 : Step(5): len = 411829, overlap = 613.906
PHY-3002 : Step(6): len = 343776, overlap = 665.656
PHY-3002 : Step(7): len = 300464, overlap = 719.812
PHY-3002 : Step(8): len = 279112, overlap = 747.062
PHY-3002 : Step(9): len = 243105, overlap = 772.031
PHY-3002 : Step(10): len = 220400, overlap = 804.062
PHY-3002 : Step(11): len = 188428, overlap = 847.625
PHY-3002 : Step(12): len = 178732, overlap = 882.719
PHY-3002 : Step(13): len = 170450, overlap = 918.594
PHY-3002 : Step(14): len = 164035, overlap = 944.062
PHY-3002 : Step(15): len = 151389, overlap = 1008.25
PHY-3002 : Step(16): len = 142655, overlap = 1026.09
PHY-3002 : Step(17): len = 139230, overlap = 1042.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22219e-06
PHY-3002 : Step(18): len = 147107, overlap = 972.031
PHY-3002 : Step(19): len = 156006, overlap = 933.5
PHY-3002 : Step(20): len = 209493, overlap = 757.531
PHY-3002 : Step(21): len = 236186, overlap = 642.188
PHY-3002 : Step(22): len = 217105, overlap = 609.75
PHY-3002 : Step(23): len = 213538, overlap = 555
PHY-3002 : Step(24): len = 202257, overlap = 564.094
PHY-3002 : Step(25): len = 183155, overlap = 550.875
PHY-3002 : Step(26): len = 184119, overlap = 523.625
PHY-3002 : Step(27): len = 184973, overlap = 517.25
PHY-3002 : Step(28): len = 180858, overlap = 505.25
PHY-3002 : Step(29): len = 183195, overlap = 497.531
PHY-3002 : Step(30): len = 187739, overlap = 488.062
PHY-3002 : Step(31): len = 183719, overlap = 470.812
PHY-3002 : Step(32): len = 182740, overlap = 459.469
PHY-3002 : Step(33): len = 180563, overlap = 448.312
PHY-3002 : Step(34): len = 178255, overlap = 418.125
PHY-3002 : Step(35): len = 177894, overlap = 396.344
PHY-3002 : Step(36): len = 173807, overlap = 385.969
PHY-3002 : Step(37): len = 173134, overlap = 385.594
PHY-3002 : Step(38): len = 173047, overlap = 384.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.44439e-06
PHY-3002 : Step(39): len = 174406, overlap = 363.625
PHY-3002 : Step(40): len = 175397, overlap = 362.562
PHY-3002 : Step(41): len = 176996, overlap = 338.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.88878e-06
PHY-3002 : Step(42): len = 189966, overlap = 275.094
PHY-3002 : Step(43): len = 192880, overlap = 263.281
PHY-3002 : Step(44): len = 199537, overlap = 228.094
PHY-3002 : Step(45): len = 205296, overlap = 218.5
PHY-3002 : Step(46): len = 247343, overlap = 144.031
PHY-3002 : Step(47): len = 258808, overlap = 108.094
PHY-3002 : Step(48): len = 253041, overlap = 102.594
PHY-3002 : Step(49): len = 248766, overlap = 102.969
PHY-3002 : Step(50): len = 237856, overlap = 94.7188
PHY-3002 : Step(51): len = 232541, overlap = 88.5625
PHY-3002 : Step(52): len = 232303, overlap = 90.6562
PHY-3002 : Step(53): len = 229228, overlap = 85.0938
PHY-3002 : Step(54): len = 228542, overlap = 88.25
PHY-3002 : Step(55): len = 226748, overlap = 76.1875
PHY-3002 : Step(56): len = 226365, overlap = 75
PHY-3002 : Step(57): len = 222924, overlap = 78.7812
PHY-3002 : Step(58): len = 222554, overlap = 81.9688
PHY-3002 : Step(59): len = 222111, overlap = 79.3438
PHY-3002 : Step(60): len = 221907, overlap = 83.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77776e-05
PHY-3002 : Step(61): len = 223988, overlap = 71.9062
PHY-3002 : Step(62): len = 224297, overlap = 72
PHY-3002 : Step(63): len = 228162, overlap = 67.2812
PHY-3002 : Step(64): len = 230121, overlap = 67.7812
PHY-3002 : Step(65): len = 238515, overlap = 72.25
PHY-3002 : Step(66): len = 241526, overlap = 70.8438
PHY-3002 : Step(67): len = 245452, overlap = 72.8125
PHY-3002 : Step(68): len = 246871, overlap = 53
PHY-3002 : Step(69): len = 247980, overlap = 54.0312
PHY-3002 : Step(70): len = 247458, overlap = 40.3125
PHY-3002 : Step(71): len = 247510, overlap = 39.125
PHY-3002 : Step(72): len = 244641, overlap = 38.9688
PHY-3002 : Step(73): len = 245026, overlap = 39.3438
PHY-3002 : Step(74): len = 244446, overlap = 36.0312
PHY-3002 : Step(75): len = 244266, overlap = 30.2812
PHY-3002 : Step(76): len = 241508, overlap = 36.3438
PHY-3002 : Step(77): len = 240522, overlap = 36.1562
PHY-3002 : Step(78): len = 240606, overlap = 38.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.55551e-05
PHY-3002 : Step(79): len = 241155, overlap = 28.9688
PHY-3002 : Step(80): len = 241577, overlap = 28.8438
PHY-3002 : Step(81): len = 242227, overlap = 28.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.35013e-05
PHY-3002 : Step(82): len = 242215, overlap = 30.9062
PHY-3002 : Step(83): len = 242644, overlap = 30.9062
PHY-3002 : Step(84): len = 249904, overlap = 33.5
PHY-3002 : Step(85): len = 259421, overlap = 31.75
PHY-3002 : Step(86): len = 264417, overlap = 23.5
PHY-3002 : Step(87): len = 266743, overlap = 22.6875
PHY-3002 : Step(88): len = 269199, overlap = 24.875
PHY-3002 : Step(89): len = 272642, overlap = 32
PHY-3002 : Step(90): len = 276815, overlap = 30.875
PHY-3002 : Step(91): len = 279531, overlap = 23.3125
PHY-3002 : Step(92): len = 279725, overlap = 17.625
PHY-3002 : Step(93): len = 280778, overlap = 24.1875
PHY-3002 : Step(94): len = 280821, overlap = 24.1875
PHY-3002 : Step(95): len = 279833, overlap = 23.6875
PHY-3002 : Step(96): len = 278373, overlap = 14.75
PHY-3002 : Step(97): len = 276103, overlap = 17.0625
PHY-3002 : Step(98): len = 274485, overlap = 19.125
PHY-3002 : Step(99): len = 273567, overlap = 18.875
PHY-3002 : Step(100): len = 271828, overlap = 16.625
PHY-3002 : Step(101): len = 271500, overlap = 14.5625
PHY-3002 : Step(102): len = 271377, overlap = 16.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000127003
PHY-3002 : Step(103): len = 272817, overlap = 19.125
PHY-3002 : Step(104): len = 273763, overlap = 28.125
PHY-3002 : Step(105): len = 277325, overlap = 25.75
PHY-3002 : Step(106): len = 283334, overlap = 27.8125
PHY-3002 : Step(107): len = 291397, overlap = 20.75
PHY-3002 : Step(108): len = 297463, overlap = 21.0625
PHY-3002 : Step(109): len = 296284, overlap = 27.5
PHY-3002 : Step(110): len = 296440, overlap = 27.5
PHY-3002 : Step(111): len = 295935, overlap = 25
PHY-3002 : Step(112): len = 295882, overlap = 18.25
PHY-3002 : Step(113): len = 294731, overlap = 16
PHY-3002 : Step(114): len = 294446, overlap = 16
PHY-3002 : Step(115): len = 291410, overlap = 20.6875
PHY-3002 : Step(116): len = 291136, overlap = 20.6875
PHY-3002 : Step(117): len = 289669, overlap = 18.25
PHY-3002 : Step(118): len = 289344, overlap = 20.5
PHY-3002 : Step(119): len = 288525, overlap = 11.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000254005
PHY-3002 : Step(120): len = 289842, overlap = 16
PHY-3002 : Step(121): len = 291300, overlap = 18.3125
PHY-3002 : Step(122): len = 292422, overlap = 22.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008780s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (533.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 490768, over cnt = 1820(5%), over = 8124, worst = 45
PHY-1001 : End global iterations;  0.659920s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (139.7%)

PHY-1001 : Congestion index: top1 = 83.90, top5 = 59.79, top10 = 51.08, top15 = 45.82.
PHY-3001 : End congestion estimation;  0.789072s wall, 0.968750s user + 0.078125s system = 1.046875s CPU (132.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174329s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.38528e-06
PHY-3002 : Step(123): len = 268816, overlap = 21.9062
PHY-3002 : Step(124): len = 268973, overlap = 24.125
PHY-3002 : Step(125): len = 250603, overlap = 40
PHY-3002 : Step(126): len = 251009, overlap = 47.5625
PHY-3002 : Step(127): len = 241472, overlap = 58.5625
PHY-3002 : Step(128): len = 241472, overlap = 58.5625
PHY-3002 : Step(129): len = 240189, overlap = 58.125
PHY-3002 : Step(130): len = 240113, overlap = 58
PHY-3002 : Step(131): len = 239952, overlap = 58.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67706e-05
PHY-3002 : Step(132): len = 242024, overlap = 49.9375
PHY-3002 : Step(133): len = 242349, overlap = 49.9375
PHY-3002 : Step(134): len = 245928, overlap = 47.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.35411e-05
PHY-3002 : Step(135): len = 252130, overlap = 46
PHY-3002 : Step(136): len = 252628, overlap = 45.625
PHY-3002 : Step(137): len = 268020, overlap = 28.4062
PHY-3002 : Step(138): len = 271019, overlap = 28.4375
PHY-3002 : Step(139): len = 277088, overlap = 21.5312
PHY-3002 : Step(140): len = 267924, overlap = 18.8438
PHY-3002 : Step(141): len = 266581, overlap = 19.9062
PHY-3002 : Step(142): len = 264089, overlap = 22.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.70822e-05
PHY-3002 : Step(143): len = 280727, overlap = 15.0312
PHY-3002 : Step(144): len = 281876, overlap = 15.3125
PHY-3002 : Step(145): len = 283078, overlap = 13.2812
PHY-3002 : Step(146): len = 283609, overlap = 13.0312
PHY-3002 : Step(147): len = 290198, overlap = 12.1875
PHY-3002 : Step(148): len = 296826, overlap = 9.03125
PHY-3002 : Step(149): len = 299650, overlap = 8.1875
PHY-3002 : Step(150): len = 299700, overlap = 9.53125
PHY-3002 : Step(151): len = 298280, overlap = 9.3125
PHY-3002 : Step(152): len = 297408, overlap = 9.375
PHY-3002 : Step(153): len = 295486, overlap = 6.3125
PHY-3002 : Step(154): len = 294356, overlap = 6
PHY-3002 : Step(155): len = 293664, overlap = 10.4375
PHY-3002 : Step(156): len = 292030, overlap = 12
PHY-3002 : Step(157): len = 291366, overlap = 16.3438
PHY-3002 : Step(158): len = 291044, overlap = 16.4375
PHY-3002 : Step(159): len = 291128, overlap = 17.0938
PHY-3002 : Step(160): len = 291354, overlap = 15.9688
PHY-3002 : Step(161): len = 291762, overlap = 15.2812
PHY-3002 : Step(162): len = 292398, overlap = 11.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000134164
PHY-3002 : Step(163): len = 299910, overlap = 10.9375
PHY-3002 : Step(164): len = 299910, overlap = 10.9375
PHY-3002 : Step(165): len = 300178, overlap = 11.0312
PHY-3002 : Step(166): len = 300311, overlap = 11.125
PHY-3002 : Step(167): len = 300822, overlap = 10.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258563
PHY-3002 : Step(168): len = 311030, overlap = 6.375
PHY-3002 : Step(169): len = 316132, overlap = 6.09375
PHY-3002 : Step(170): len = 323406, overlap = 5.59375
PHY-3002 : Step(171): len = 325084, overlap = 4.3125
PHY-3002 : Step(172): len = 321325, overlap = 6
PHY-3002 : Step(173): len = 319048, overlap = 5.34375
PHY-3002 : Step(174): len = 316400, overlap = 5.46875
PHY-3002 : Step(175): len = 316814, overlap = 5.25
PHY-3002 : Step(176): len = 318208, overlap = 4.6875
PHY-3002 : Step(177): len = 320135, overlap = 2.65625
PHY-3002 : Step(178): len = 319213, overlap = 2.21875
PHY-3002 : Step(179): len = 319226, overlap = 1.90625
PHY-3002 : Step(180): len = 319806, overlap = 1.84375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 147/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 554744, over cnt = 1925(5%), over = 7774, worst = 30
PHY-1001 : End global iterations;  0.658046s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (133.0%)

PHY-1001 : Congestion index: top1 = 69.12, top5 = 55.67, top10 = 48.58, top15 = 43.85.
PHY-3001 : End congestion estimation;  0.786421s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (129.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.180710s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108766
PHY-3002 : Step(181): len = 316578, overlap = 47.0938
PHY-3002 : Step(182): len = 316180, overlap = 39.9688
PHY-3002 : Step(183): len = 309437, overlap = 45.4062
PHY-3002 : Step(184): len = 308503, overlap = 43.4688
PHY-3002 : Step(185): len = 301616, overlap = 33.2812
PHY-3002 : Step(186): len = 300787, overlap = 33.125
PHY-3002 : Step(187): len = 296597, overlap = 35.2188
PHY-3002 : Step(188): len = 295106, overlap = 36.25
PHY-3002 : Step(189): len = 294850, overlap = 38.0312
PHY-3002 : Step(190): len = 292230, overlap = 36.5
PHY-3002 : Step(191): len = 291854, overlap = 37.8438
PHY-3002 : Step(192): len = 289988, overlap = 39.625
PHY-3002 : Step(193): len = 288910, overlap = 49.5
PHY-3002 : Step(194): len = 288830, overlap = 49.9062
PHY-3002 : Step(195): len = 287467, overlap = 45.9688
PHY-3002 : Step(196): len = 286915, overlap = 51.2812
PHY-3002 : Step(197): len = 286915, overlap = 51.2812
PHY-3002 : Step(198): len = 286612, overlap = 51.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000217532
PHY-3002 : Step(199): len = 292877, overlap = 54.6875
PHY-3002 : Step(200): len = 296196, overlap = 50.9062
PHY-3002 : Step(201): len = 299977, overlap = 43.5938
PHY-3002 : Step(202): len = 301404, overlap = 40.625
PHY-3002 : Step(203): len = 302579, overlap = 39.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000435063
PHY-3002 : Step(204): len = 304990, overlap = 42.125
PHY-3002 : Step(205): len = 305991, overlap = 43.2188
PHY-3002 : Step(206): len = 309281, overlap = 42.5312
PHY-3002 : Step(207): len = 312259, overlap = 38.1875
PHY-3002 : Step(208): len = 314224, overlap = 37.1875
PHY-3002 : Step(209): len = 314657, overlap = 38.0625
PHY-3002 : Step(210): len = 314591, overlap = 37.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30683, tnet num: 8023, tinst num: 5511, tnode num: 32708, tedge num: 54075.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 235.12 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 351/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 568440, over cnt = 1903(5%), over = 6697, worst = 21
PHY-1001 : End global iterations;  0.741177s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (122.3%)

PHY-1001 : Congestion index: top1 = 62.84, top5 = 49.99, top10 = 43.56, top15 = 39.77.
PHY-1001 : End incremental global routing;  0.906902s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (118.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.191615s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (89.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.257451s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (111.8%)

OPT-1001 : Current memory(MB): used = 422, reserve = 404, peak = 427.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6328/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 568440, over cnt = 1903(5%), over = 6697, worst = 21
PHY-1002 : len = 595464, over cnt = 1242(3%), over = 3266, worst = 21
PHY-1002 : len = 610736, over cnt = 471(1%), over = 1127, worst = 15
PHY-1002 : len = 615936, over cnt = 147(0%), over = 355, worst = 10
PHY-1002 : len = 615496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.056753s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (137.5%)

PHY-1001 : Congestion index: top1 = 48.56, top5 = 40.44, top10 = 36.92, top15 = 34.56.
OPT-1001 : End congestion update;  1.214657s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (132.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116616s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.8%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.331380s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (129.1%)

OPT-1001 : Current memory(MB): used = 426, reserve = 407, peak = 427.
OPT-1001 : End physical optimization;  3.286268s wall, 3.828125s user + 0.031250s system = 3.859375s CPU (117.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2361 LUT to BLE ...
SYN-4008 : Packed 2361 LUT and 267 SEQ to BLE.
SYN-4003 : Packing 245 remaining SEQ's ...
SYN-4005 : Packed 136 SEQ with LUT/SLICE
SYN-4006 : 1978 single LUT's are left
SYN-4006 : 109 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2470/5202 primitive instances ...
PHY-3001 : End packing;  0.134399s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.6%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3911 instances
RUN-1001 : 1928 mslices, 1927 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7777 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5278 nets have 2 pins
RUN-1001 : 2315 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3909 instances, 3855 slices, 147 macros(2584 instances: 1700 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 315548, Over = 64.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5122/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 598216, over cnt = 542(1%), over = 701, worst = 6
PHY-1002 : len = 599304, over cnt = 327(0%), over = 392, worst = 4
PHY-1002 : len = 601600, over cnt = 137(0%), over = 155, worst = 4
PHY-1002 : len = 602448, over cnt = 46(0%), over = 53, worst = 3
PHY-1002 : len = 603024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.725432s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (112.0%)

PHY-1001 : Congestion index: top1 = 45.37, top5 = 39.18, top10 = 36.11, top15 = 33.98.
PHY-3001 : End congestion estimation;  0.909968s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (109.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29730, tnet num: 7775, tinst num: 3909, tnode num: 31317, tedge num: 52907.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.874515s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.74412e-05
PHY-3002 : Step(211): len = 298714, overlap = 63
PHY-3002 : Step(212): len = 296505, overlap = 64
PHY-3002 : Step(213): len = 290759, overlap = 67.25
PHY-3002 : Step(214): len = 290053, overlap = 69.75
PHY-3002 : Step(215): len = 288619, overlap = 71.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.48824e-05
PHY-3002 : Step(216): len = 290322, overlap = 68.5
PHY-3002 : Step(217): len = 290940, overlap = 67.75
PHY-3002 : Step(218): len = 293412, overlap = 68.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149765
PHY-3002 : Step(219): len = 299777, overlap = 63
PHY-3002 : Step(220): len = 301686, overlap = 62.5
PHY-3002 : Step(221): len = 310342, overlap = 56.5
PHY-3002 : Step(222): len = 307284, overlap = 58.5
PHY-3002 : Step(223): len = 306755, overlap = 60
PHY-3002 : Step(224): len = 305547, overlap = 60.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00024881
PHY-3002 : Step(225): len = 313198, overlap = 56.75
PHY-3002 : Step(226): len = 319782, overlap = 50.5
PHY-3002 : Step(227): len = 323913, overlap = 48.25
PHY-3002 : Step(228): len = 325747, overlap = 42.75
PHY-3002 : Step(229): len = 324709, overlap = 44.5
PHY-3002 : Step(230): len = 324372, overlap = 43.75
PHY-3002 : Step(231): len = 324104, overlap = 44
PHY-3002 : Step(232): len = 324015, overlap = 44.25
PHY-3002 : Step(233): len = 323913, overlap = 44.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00049762
PHY-3002 : Step(234): len = 328313, overlap = 43
PHY-3002 : Step(235): len = 333724, overlap = 41.75
PHY-3002 : Step(236): len = 336272, overlap = 42
PHY-3002 : Step(237): len = 338130, overlap = 39.5
PHY-3002 : Step(238): len = 339048, overlap = 38
PHY-3002 : Step(239): len = 339443, overlap = 38
PHY-3002 : Step(240): len = 340055, overlap = 36.5
PHY-3002 : Step(241): len = 340713, overlap = 36.75
PHY-3002 : Step(242): len = 340868, overlap = 36.75
PHY-3002 : Step(243): len = 340445, overlap = 37
PHY-3002 : Step(244): len = 339453, overlap = 35.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000952193
PHY-3002 : Step(245): len = 342651, overlap = 35.5
PHY-3002 : Step(246): len = 345815, overlap = 35.75
PHY-3002 : Step(247): len = 348313, overlap = 35.75
PHY-3002 : Step(248): len = 349032, overlap = 35.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00190439
PHY-3002 : Step(249): len = 350768, overlap = 35.25
PHY-3002 : Step(250): len = 356072, overlap = 36
PHY-3002 : Step(251): len = 360674, overlap = 37.5
PHY-3002 : Step(252): len = 360150, overlap = 37.75
PHY-3002 : Step(253): len = 359803, overlap = 38.5
PHY-3002 : Step(254): len = 359581, overlap = 38.25
PHY-3002 : Step(255): len = 359504, overlap = 37.25
PHY-3002 : Step(256): len = 359973, overlap = 37.25
PHY-3002 : Step(257): len = 360967, overlap = 36.25
PHY-3002 : Step(258): len = 361978, overlap = 35.75
PHY-3002 : Step(259): len = 362730, overlap = 36.5
PHY-3002 : Step(260): len = 363183, overlap = 37.5
PHY-3002 : Step(261): len = 363684, overlap = 37.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00322784
PHY-3002 : Step(262): len = 364384, overlap = 37.25
PHY-3002 : Step(263): len = 365152, overlap = 37.5
PHY-3002 : Step(264): len = 366064, overlap = 36.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00541161
PHY-3002 : Step(265): len = 366697, overlap = 37
PHY-3002 : Step(266): len = 368308, overlap = 36.5
PHY-3002 : Step(267): len = 370452, overlap = 35.75
PHY-3002 : Step(268): len = 372035, overlap = 38
PHY-3002 : Step(269): len = 373240, overlap = 38
PHY-3002 : Step(270): len = 374154, overlap = 38
PHY-3002 : Step(271): len = 374547, overlap = 38.75
PHY-3002 : Step(272): len = 375007, overlap = 38.5
PHY-3002 : Step(273): len = 375570, overlap = 36.75
PHY-3002 : Step(274): len = 375987, overlap = 37
PHY-3002 : Step(275): len = 376449, overlap = 37.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00875834
PHY-3002 : Step(276): len = 376579, overlap = 37.25
PHY-3002 : Step(277): len = 377221, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.754447s wall, 0.609375s user + 1.546875s system = 2.156250s CPU (285.8%)

PHY-3001 : Trial Legalized: Len = 398297
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 256/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 633560, over cnt = 1114(3%), over = 2082, worst = 7
PHY-1002 : len = 640512, over cnt = 686(1%), over = 1140, worst = 7
PHY-1002 : len = 650344, over cnt = 167(0%), over = 263, worst = 6
PHY-1002 : len = 652688, over cnt = 20(0%), over = 33, worst = 4
PHY-1002 : len = 652904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.173433s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (149.1%)

PHY-1001 : Congestion index: top1 = 46.53, top5 = 39.59, top10 = 36.25, top15 = 34.18.
PHY-3001 : End congestion estimation;  1.339562s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (142.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.226192s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000134217
PHY-3002 : Step(278): len = 367269, overlap = 8.75
PHY-3002 : Step(279): len = 352646, overlap = 14
PHY-3002 : Step(280): len = 350526, overlap = 13
PHY-3002 : Step(281): len = 350327, overlap = 12.5
PHY-3002 : Step(282): len = 349760, overlap = 11.5
PHY-3002 : Step(283): len = 349609, overlap = 11.25
PHY-3002 : Step(284): len = 348841, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000268433
PHY-3002 : Step(285): len = 352870, overlap = 9
PHY-3002 : Step(286): len = 354156, overlap = 9.5
PHY-3002 : Step(287): len = 356263, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007376s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.8%)

PHY-3001 : Legalized: Len = 359813, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.0%)

PHY-3001 : 22 instances has been re-located, deltaX = 10, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 360101, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29730, tnet num: 7775, tinst num: 3909, tnode num: 31317, tedge num: 52907.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2052/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 604544, over cnt = 973(2%), over = 1672, worst = 7
PHY-1002 : len = 609448, over cnt = 651(1%), over = 1000, worst = 7
PHY-1002 : len = 617472, over cnt = 198(0%), over = 298, worst = 6
PHY-1002 : len = 620248, over cnt = 47(0%), over = 62, worst = 3
PHY-1002 : len = 620448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.962877s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (134.7%)

PHY-1001 : Congestion index: top1 = 45.37, top5 = 38.72, top10 = 35.28, top15 = 33.12.
PHY-1001 : End incremental global routing;  1.119830s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (129.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181011s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.469996s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (122.2%)

OPT-1001 : Current memory(MB): used = 444, reserve = 426, peak = 447.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6306/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053361s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (117.1%)

PHY-1001 : Congestion index: top1 = 45.37, top5 = 38.72, top10 = 35.28, top15 = 33.12.
OPT-1001 : End congestion update;  0.216004s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123169s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.5%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.339277s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.7%)

OPT-1001 : Current memory(MB): used = 446, reserve = 429, peak = 447.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135075s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6306/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057579s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.5%)

PHY-1001 : Congestion index: top1 = 45.37, top5 = 38.72, top10 = 35.28, top15 = 33.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123727s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 44.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.093103s wall, 3.390625s user + 0.015625s system = 3.406250s CPU (110.1%)

RUN-1003 : finish command "place" in  22.059031s wall, 45.562500s user + 11.546875s system = 57.109375s CPU (258.9%)

RUN-1004 : used memory is 442 MB, reserved memory is 424 MB, peak memory is 447 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.437317s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (164.2%)

RUN-1004 : used memory is 442 MB, reserved memory is 424 MB, peak memory is 497 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3911 instances
RUN-1001 : 1928 mslices, 1927 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7777 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5278 nets have 2 pins
RUN-1001 : 2315 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29730, tnet num: 7775, tinst num: 3909, tnode num: 31317, tedge num: 52907.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1928 mslices, 1927 lslices, 30 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 592272, over cnt = 1110(3%), over = 2138, worst = 8
PHY-1002 : len = 600128, over cnt = 742(2%), over = 1234, worst = 8
PHY-1002 : len = 607272, over cnt = 415(1%), over = 660, worst = 8
PHY-1002 : len = 615616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.062544s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (141.2%)

PHY-1001 : Congestion index: top1 = 44.81, top5 = 38.17, top10 = 34.72, top15 = 32.53.
PHY-1001 : End global routing;  1.207294s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (135.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 467, reserve = 451, peak = 497.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 713, reserve = 701, peak = 713.
PHY-1001 : End build detailed router design. 3.701947s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 38040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.077360s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 747, reserve = 735, peak = 747.
PHY-1001 : End phase 1; 3.083548s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 2.03658e+06, over cnt = 1109(0%), over = 1110, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 754, reserve = 741, peak = 754.
PHY-1001 : End initial routed; 27.057022s wall, 37.625000s user + 0.375000s system = 38.000000s CPU (140.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5305(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.037773s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 761, reserve = 749, peak = 761.
PHY-1001 : End phase 2; 28.094860s wall, 38.656250s user + 0.375000s system = 39.031250s CPU (138.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.03658e+06, over cnt = 1109(0%), over = 1110, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.022861s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96354e+06, over cnt = 344(0%), over = 344, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 7.802585s wall, 8.296875s user + 0.000000s system = 8.296875s CPU (106.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.94194e+06, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.474175s wall, 3.359375s user + 0.000000s system = 3.359375s CPU (135.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.94087e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.518970s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (102.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9406e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.114373s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5305(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.059309s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (98.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 278 feed throughs used by 58 nets
PHY-1001 : End commit to database; 1.277807s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 809, reserve = 798, peak = 809.
PHY-1001 : End phase 3; 13.433405s wall, 14.765625s user + 0.031250s system = 14.796875s CPU (110.1%)

PHY-1003 : Routed, final wirelength = 1.9406e+06
PHY-1001 : Current memory(MB): used = 810, reserve = 799, peak = 810.
PHY-1001 : End export database. 0.027062s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.5%)

PHY-1001 : End detail routing;  48.621241s wall, 60.437500s user + 0.453125s system = 60.890625s CPU (125.2%)

RUN-1003 : finish command "route" in  50.714245s wall, 62.906250s user + 0.484375s system = 63.390625s CPU (125.0%)

RUN-1004 : used memory is 810 MB, reserved memory is 799 MB, peak memory is 810 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     7529   out of  19600   38.41%
#reg                      598   out of  19600    3.05%
#le                      7638
  #lut only              7040   out of   7638   92.17%
  #reg only               109   out of   7638    1.43%
  #lut&reg                489   out of   7638    6.40%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      134
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      91
#3        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_14.f1                           51
#4        PULSE_G_dup_1                   GCLK               mslice             PULSE_G_syn_9.f0                            49
#5        csget/mcu_write_start_n         GCLK               lslice             spi_slave/tx_flag_n_syn_21.f1               43
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc3                      10
#8        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#9        f_div2/clk                      GCLK               lslice             f_div/reg0_syn_26.q0                        3
#10       dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#11       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#12       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    PULSE_G       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7638   |4945    |2584    |609     |9       |7       |
|  ad_delay                |ad_delay_module                        |56     |37      |19      |37      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_m                     |f_measure_module                       |6580   |4333    |2184    |301     |0       |7       |
|  fifo                    |fifo_module                            |186    |108     |32      |146     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |131    |75      |32      |91      |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |26     |18      |0       |26      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |38     |23      |0       |38      |0       |0       |
|  mux                     |mux2_module                            |78     |72      |6       |70      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |18     |9       |9       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |50     |42      |8       |15      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5245  
    #2          2       142   
    #3          3       2088  
    #4          4        83   
    #5        5-10       17   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.78            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.580002s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (160.2%)

RUN-1004 : used memory is 811 MB, reserved memory is 800 MB, peak memory is 866 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29730, tnet num: 7775, tinst num: 3909, tnode num: 31317, tedge num: 52907.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		PULSE_G_syn_5
		ad0_clk_syn_7
		ad1_clk_dup_1
		ad_delay/clk_20b
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div/clk
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3909
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7777, pip num: 93337
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 278
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3153 valid insts, and 287446 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.642976s wall, 117.750000s user + 0.140625s system = 117.890625s CPU (1222.6%)

RUN-1004 : used memory is 825 MB, reserved memory is 823 MB, peak memory is 995 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240709_122840.log"
