Running: D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/patel/Desktop/Arpit/co_lab/co_lab/Tue_03_MIPS/data_memory_block/Data_Memory_Block_tb_isim_beh.exe -prj C:/Users/patel/Desktop/Arpit/co_lab/co_lab/Tue_03_MIPS/data_memory_block/Data_Memory_Block_tb_beh.prj work.Data_Memory_Block_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/patel/Desktop/Arpit/co_lab/co_lab/Tue_03_MIPS/data_memory_block/ipcore_dir/data_mem.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/Arpit/co_lab/co_lab/Tue_03_MIPS/data_memory_block/data_memory_block.v" into library work
Analyzing Verilog file "C:/Users/patel/Desktop/Arpit/co_lab/co_lab/Tue_03_MIPS/data_memory_block/Data_Memory_Block_tb.v" into library work
Analyzing Verilog file "D:/Software/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module data_mem
Compiling module Data_Memory_Block
Compiling module Data_Memory_Block_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable C:/Users/patel/Desktop/Arpit/co_lab/co_lab/Tue_03_MIPS/data_memory_block/Data_Memory_Block_tb_isim_beh.exe
Fuse Memory Usage: 33360 KB
Fuse CPU Usage: 437 ms
