{"vcs1":{"timestamp_begin":1730468106.189452343, "rt":1.80, "ut":0.79, "st":0.33}}
{"vcselab":{"timestamp_begin":1730468108.067970439, "rt":1.53, "ut":0.31, "st":0.23}}
{"link":{"timestamp_begin":1730468109.680521685, "rt":0.46, "ut":0.14, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730468105.524225500}
{"VCS_COMP_START_TIME": 1730468105.524225500}
{"VCS_COMP_END_TIME": 1730468167.460517321}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334040}}
{"stitch_vcselab": {"peak_mem": 231576}}
