Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/34-openroad-cts/clk_int_div.odb'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0094] Found 1 endpoints with setup violations.
[INFO RSZ-0099] Repairing 1 out of 1 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |   -0.234 |       -0.2 |      1 | div_ready_o
        6 |       0 |       5 |        0 |      0 |     0 |    0.085 |        0.0 |      0 | div_ready_o
    final |       0 |       5 |        0 |      0 |     0 |    0.085 |        0.0 |      0 | div_ready_o
---------------------------------------------------------------------------------------------------
[INFO RSZ-0041] Resized 5 instances.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         18.3 u
average displacement        0.1 u
max displacement            6.4 u
original HPWL            1735.2 u
legalized HPWL           1806.6 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 40 instances
[INFO DPL-0021] HPWL before            1806.6 u
[INFO DPL-0022] HPWL after             1739.7 u
[INFO DPL-0023] HPWL delta               -3.7 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                36     135.13
  Tap cell                                 30      37.54
  Timing Repair Buffer                     19     100.10
  Inverter                                  7      26.28
  Sequential cell                          17     435.42
  Multi-Input combinational cell           74     588.06
  Total                                   183    1322.52
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/36-openroad-resizertimingpostcts/clk_int_div.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/36-openroad-resizertimingpostcts/clk_int_div.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/36-openroad-resizertimingpostcts/clk_int_div.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/36-openroad-resizertimingpostcts/clk_int_div.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/36-openroad-resizertimingpostcts/clk_int_div.sdc'…
