
Sample ALU to practise writing testbenches in SystemVerilog.

You can run this project on EDA Playground:
https://www.edaplayground.com/x/NBxE