// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_a_b208_HH_
#define _compute_a_b208_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "net_holes_detectibNq.h"
#include "net_holes_detectibOq.h"

namespace ap_rtl {

struct compute_a_b208 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > N_V_V_dout;
    sc_in< sc_logic > N_V_V_empty_n;
    sc_out< sc_logic > N_V_V_read;
    sc_out< sc_lv<32> > N_COPY_V_V_din;
    sc_in< sc_logic > N_COPY_V_V_full_n;
    sc_out< sc_logic > N_COPY_V_V_write;
    sc_in< sc_lv<32> > mean_I_V_V_dout;
    sc_in< sc_logic > mean_I_V_V_empty_n;
    sc_out< sc_logic > mean_I_V_V_read;
    sc_in< sc_lv<32> > mean_II_V_V_dout;
    sc_in< sc_logic > mean_II_V_V_empty_n;
    sc_out< sc_logic > mean_II_V_V_read;
    sc_out< sc_lv<32> > a_V_V_din;
    sc_in< sc_logic > a_V_V_full_n;
    sc_out< sc_logic > a_V_V_write;
    sc_out< sc_lv<32> > b_V_V_din;
    sc_in< sc_logic > b_V_V_full_n;
    sc_out< sc_logic > b_V_V_write;


    // Module declarations
    compute_a_b208(sc_module_name name);
    SC_HAS_PROCESS(compute_a_b208);

    ~compute_a_b208();

    sc_trace_file* mVcdFile;

    net_holes_detectibNq<1,52,48,32,48>* net_holes_detectibNq_U40;
    net_holes_detectibNq<1,52,48,32,48>* net_holes_detectibNq_U41;
    net_holes_detectibOq<1,52,48,33,32>* net_holes_detectibOq_U42;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > N_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359;
    sc_signal< sc_logic > N_COPY_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter109;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter108_reg;
    sc_signal< sc_logic > mean_I_V_V_blk_n;
    sc_signal< sc_logic > mean_II_V_V_blk_n;
    sc_signal< sc_logic > a_V_V_blk_n;
    sc_signal< sc_logic > b_V_V_blk_n;
    sc_signal< sc_lv<17> > indvar_flatten_reg_109;
    sc_signal< sc_lv<1> > icmp_ln887_fu_120_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter58;
    sc_signal< bool > ap_block_state61_pp0_stage0_iter59;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter60;
    sc_signal< bool > ap_block_state63_pp0_stage0_iter61;
    sc_signal< bool > ap_block_state64_pp0_stage0_iter62;
    sc_signal< bool > ap_block_state65_pp0_stage0_iter63;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter64;
    sc_signal< bool > ap_block_state67_pp0_stage0_iter65;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter66;
    sc_signal< bool > ap_block_state69_pp0_stage0_iter67;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter68;
    sc_signal< bool > ap_block_state71_pp0_stage0_iter69;
    sc_signal< bool > ap_block_state72_pp0_stage0_iter70;
    sc_signal< bool > ap_block_state73_pp0_stage0_iter71;
    sc_signal< bool > ap_block_state74_pp0_stage0_iter72;
    sc_signal< bool > ap_block_state75_pp0_stage0_iter73;
    sc_signal< bool > ap_block_state76_pp0_stage0_iter74;
    sc_signal< bool > ap_block_state77_pp0_stage0_iter75;
    sc_signal< bool > ap_block_state78_pp0_stage0_iter76;
    sc_signal< bool > ap_block_state79_pp0_stage0_iter77;
    sc_signal< bool > ap_block_state80_pp0_stage0_iter78;
    sc_signal< bool > ap_block_state81_pp0_stage0_iter79;
    sc_signal< bool > ap_block_state82_pp0_stage0_iter80;
    sc_signal< bool > ap_block_state83_pp0_stage0_iter81;
    sc_signal< bool > ap_block_state84_pp0_stage0_iter82;
    sc_signal< bool > ap_block_state85_pp0_stage0_iter83;
    sc_signal< bool > ap_block_state86_pp0_stage0_iter84;
    sc_signal< bool > ap_block_state87_pp0_stage0_iter85;
    sc_signal< bool > ap_block_state88_pp0_stage0_iter86;
    sc_signal< bool > ap_block_state89_pp0_stage0_iter87;
    sc_signal< bool > ap_block_state90_pp0_stage0_iter88;
    sc_signal< bool > ap_block_state91_pp0_stage0_iter89;
    sc_signal< bool > ap_block_state92_pp0_stage0_iter90;
    sc_signal< bool > ap_block_state93_pp0_stage0_iter91;
    sc_signal< bool > ap_block_state94_pp0_stage0_iter92;
    sc_signal< bool > ap_block_state95_pp0_stage0_iter93;
    sc_signal< bool > ap_block_state96_pp0_stage0_iter94;
    sc_signal< bool > ap_block_state97_pp0_stage0_iter95;
    sc_signal< bool > ap_block_state98_pp0_stage0_iter96;
    sc_signal< bool > ap_block_state99_pp0_stage0_iter97;
    sc_signal< bool > ap_block_state100_pp0_stage0_iter98;
    sc_signal< bool > ap_block_state101_pp0_stage0_iter99;
    sc_signal< bool > ap_block_state102_pp0_stage0_iter100;
    sc_signal< bool > ap_block_state103_pp0_stage0_iter101;
    sc_signal< bool > ap_block_state104_pp0_stage0_iter102;
    sc_signal< bool > ap_block_state105_pp0_stage0_iter103;
    sc_signal< bool > ap_block_state106_pp0_stage0_iter104;
    sc_signal< bool > ap_block_state107_pp0_stage0_iter105;
    sc_signal< bool > ap_block_state108_pp0_stage0_iter106;
    sc_signal< bool > ap_block_state109_pp0_stage0_iter107;
    sc_signal< bool > ap_block_state110_pp0_stage0_iter108;
    sc_signal< bool > ap_block_state111_pp0_stage0_iter109;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter52_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter53_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter54_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter55_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter56_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter57_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter58_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter59_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter60_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter61_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter62_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter63_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter64_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter65_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter66_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter67_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter68_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter69_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter70_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter71_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter72_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter73_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter74_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter75_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter76_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter77_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter78_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter79_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter80_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter81_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter82_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter83_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter84_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter85_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter86_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter87_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter88_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter89_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter90_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter91_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter92_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter93_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter94_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter95_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter96_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter97_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter98_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter99_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter100_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter101_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter102_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter103_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter104_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter105_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter106_reg;
    sc_signal< sc_lv<1> > icmp_ln887_reg_359_pp0_iter107_reg;
    sc_signal< sc_lv<17> > add_ln887_fu_126_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_V_reg_368;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter19_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter20_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter21_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter22_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter23_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter24_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter25_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter26_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter27_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter28_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter29_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter30_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter31_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter32_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter33_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter34_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter35_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter36_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter37_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter38_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter39_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter40_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter41_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter42_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter43_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter44_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter45_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter46_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter47_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter48_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter49_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter50_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter51_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter52_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter53_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter54_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter55_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter56_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter57_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter58_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter59_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter60_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter61_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter62_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter63_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter64_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter65_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter66_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter67_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter68_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter69_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter70_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter71_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter72_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter73_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter74_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter75_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter76_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter77_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter78_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter79_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter80_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter81_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter82_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter83_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter84_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter85_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter86_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter87_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter88_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter89_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter90_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter91_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter92_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter93_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter94_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter95_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter96_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter97_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter98_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter99_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter100_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter101_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter102_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter103_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter104_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter105_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter106_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter107_reg;
    sc_signal< sc_lv<32> > tmp_V_reg_368_pp0_iter108_reg;
    sc_signal< sc_lv<48> > sext_ln1148_fu_140_p1;
    sc_signal< sc_lv<48> > grp_fu_144_p2;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter53_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter54_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter55_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter56_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter57_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter58_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter59_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter60_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter61_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter62_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter63_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter64_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter65_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter66_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter67_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter68_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter69_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter70_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter71_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter72_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter73_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter74_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter75_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter76_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter77_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter78_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter79_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter80_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter81_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter82_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter83_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter84_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter85_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter86_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter87_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter88_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter89_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter90_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter91_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter92_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter93_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter94_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter95_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter96_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter97_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter98_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter99_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter100_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter101_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter102_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter103_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter104_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter105_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter106_reg;
    sc_signal< sc_lv<48> > sdiv_ln1148_reg_389_pp0_iter107_reg;
    sc_signal< sc_lv<32> > mean_I_V_fu_164_p1;
    sc_signal< sc_lv<32> > mean_I_V_reg_394;
    sc_signal< sc_lv<48> > grp_fu_158_p2;
    sc_signal< sc_lv<48> > sdiv_ln1148_1_reg_399;
    sc_signal< sc_lv<48> > sdiv_ln1148_1_reg_399_pp0_iter53_reg;
    sc_signal< sc_lv<64> > r_V_fu_168_p1;
    sc_signal< sc_lv<64> > r_V_reg_404;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter54_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter55_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter56_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter57_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter58_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter59_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter60_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter61_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter62_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter63_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter64_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter65_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter66_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter67_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter68_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter69_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter70_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter71_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter72_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter73_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter74_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter75_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter76_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter77_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter78_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter79_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter80_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter81_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter82_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter83_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter84_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter85_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter86_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter87_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter88_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter89_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter90_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter91_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter92_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter93_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter94_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter95_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter96_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter97_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter98_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter99_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter100_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter101_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter102_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter103_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter104_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter105_reg;
    sc_signal< sc_lv<64> > r_V_reg_404_pp0_iter106_reg;
    sc_signal< sc_lv<64> > r_V_5_fu_171_p2;
    sc_signal< sc_lv<64> > r_V_5_reg_409;
    sc_signal< sc_lv<32> > p_Val2_22_fu_243_p2;
    sc_signal< sc_lv<32> > p_Val2_22_reg_414;
    sc_signal< sc_lv<32> > grp_fu_269_p2;
    sc_signal< sc_lv<32> > sdiv_ln1148_2_reg_430;
    sc_signal< sc_lv<32> > my_a_V_fu_275_p1;
    sc_signal< sc_lv<32> > my_a_V_reg_435;
    sc_signal< sc_lv<32> > my_a_V_reg_435_pp0_iter108_reg;
    sc_signal< sc_lv<64> > r_V_6_fu_282_p2;
    sc_signal< sc_lv<64> > r_V_6_reg_440;
    sc_signal< sc_lv<32> > p_Val2_s_fu_353_p2;
    sc_signal< sc_lv<32> > p_Val2_s_reg_445;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter59;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter60;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter61;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter62;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter63;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter64;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter65;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter66;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter67;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter68;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter69;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter70;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter71;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter72;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter73;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter74;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter75;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter76;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter77;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter78;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter79;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter80;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter81;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter82;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter83;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter84;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter85;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter86;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter87;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter88;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter89;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter90;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter91;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter92;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter93;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter94;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter95;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter96;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter97;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter98;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter99;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter100;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter101;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter102;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter103;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter104;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter105;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter106;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter107;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter108;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > sext_ln1148_fu_140_p0;
    sc_signal< sc_lv<48> > grp_fu_144_p0;
    sc_signal< sc_lv<32> > grp_fu_144_p1;
    sc_signal< sc_lv<48> > grp_fu_158_p0;
    sc_signal< sc_lv<32> > grp_fu_158_p1;
    sc_signal< sc_lv<32> > r_V_5_fu_171_p0;
    sc_signal< sc_lv<32> > r_V_5_fu_171_p1;
    sc_signal< sc_lv<48> > lhs_V_fu_177_p2;
    sc_signal< sc_lv<64> > sext_ln728_fu_182_p1;
    sc_signal< sc_lv<64> > ret_V_11_fu_186_p2;
    sc_signal< sc_lv<15> > trunc_ln718_fu_209_p1;
    sc_signal< sc_lv<1> > r_fu_213_p2;
    sc_signal< sc_lv<1> > tmp_fu_201_p3;
    sc_signal< sc_lv<1> > or_ln412_fu_219_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_225_p3;
    sc_signal< sc_lv<1> > and_ln412_fu_233_p2;
    sc_signal< sc_lv<32> > p_Val2_20_fu_191_p4;
    sc_signal< sc_lv<32> > zext_ln412_fu_239_p1;
    sc_signal< sc_lv<33> > lhs_V_2_fu_249_p1;
    sc_signal< sc_lv<33> > ret_V_fu_252_p2;
    sc_signal< sc_lv<48> > grp_fu_269_p0;
    sc_signal< sc_lv<32> > r_V_6_fu_282_p0;
    sc_signal< sc_lv<32> > r_V_6_fu_282_p1;
    sc_signal< sc_lv<48> > lhs_V_3_fu_287_p2;
    sc_signal< sc_lv<64> > sext_ln728_1_fu_292_p1;
    sc_signal< sc_lv<64> > ret_V_12_fu_296_p2;
    sc_signal< sc_lv<15> > trunc_ln718_1_fu_319_p1;
    sc_signal< sc_lv<1> > r_2_fu_323_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_311_p3;
    sc_signal< sc_lv<1> > or_ln412_1_fu_329_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_335_p3;
    sc_signal< sc_lv<1> > and_ln412_1_fu_343_p2;
    sc_signal< sc_lv<32> > p_Val2_26_fu_301_p4;
    sc_signal< sc_lv<32> > zext_ln412_1_fu_349_p1;
    sc_signal< sc_logic > grp_fu_144_ce;
    sc_signal< sc_logic > grp_fu_158_ce;
    sc_signal< sc_logic > grp_fu_269_ce;
    sc_signal< sc_logic > ap_CS_fsm_state112;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state112;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<17> ap_const_lv17_1FA40;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<48> ap_const_lv48_10;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<33> ap_const_lv33_28F;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_N_COPY_V_V_blk_n();
    void thread_N_COPY_V_V_din();
    void thread_N_COPY_V_V_write();
    void thread_N_V_V_blk_n();
    void thread_N_V_V_read();
    void thread_a_V_V_blk_n();
    void thread_a_V_V_din();
    void thread_a_V_V_write();
    void thread_add_ln887_fu_126_p2();
    void thread_and_ln412_1_fu_343_p2();
    void thread_and_ln412_fu_233_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state112();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state100_pp0_stage0_iter98();
    void thread_ap_block_state101_pp0_stage0_iter99();
    void thread_ap_block_state102_pp0_stage0_iter100();
    void thread_ap_block_state103_pp0_stage0_iter101();
    void thread_ap_block_state104_pp0_stage0_iter102();
    void thread_ap_block_state105_pp0_stage0_iter103();
    void thread_ap_block_state106_pp0_stage0_iter104();
    void thread_ap_block_state107_pp0_stage0_iter105();
    void thread_ap_block_state108_pp0_stage0_iter106();
    void thread_ap_block_state109_pp0_stage0_iter107();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state110_pp0_stage0_iter108();
    void thread_ap_block_state111_pp0_stage0_iter109();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state35_pp0_stage0_iter33();
    void thread_ap_block_state36_pp0_stage0_iter34();
    void thread_ap_block_state37_pp0_stage0_iter35();
    void thread_ap_block_state38_pp0_stage0_iter36();
    void thread_ap_block_state39_pp0_stage0_iter37();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp0_stage0_iter38();
    void thread_ap_block_state41_pp0_stage0_iter39();
    void thread_ap_block_state42_pp0_stage0_iter40();
    void thread_ap_block_state43_pp0_stage0_iter41();
    void thread_ap_block_state44_pp0_stage0_iter42();
    void thread_ap_block_state45_pp0_stage0_iter43();
    void thread_ap_block_state46_pp0_stage0_iter44();
    void thread_ap_block_state47_pp0_stage0_iter45();
    void thread_ap_block_state48_pp0_stage0_iter46();
    void thread_ap_block_state49_pp0_stage0_iter47();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp0_stage0_iter48();
    void thread_ap_block_state51_pp0_stage0_iter49();
    void thread_ap_block_state52_pp0_stage0_iter50();
    void thread_ap_block_state53_pp0_stage0_iter51();
    void thread_ap_block_state54_pp0_stage0_iter52();
    void thread_ap_block_state55_pp0_stage0_iter53();
    void thread_ap_block_state56_pp0_stage0_iter54();
    void thread_ap_block_state57_pp0_stage0_iter55();
    void thread_ap_block_state58_pp0_stage0_iter56();
    void thread_ap_block_state59_pp0_stage0_iter57();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp0_stage0_iter58();
    void thread_ap_block_state61_pp0_stage0_iter59();
    void thread_ap_block_state62_pp0_stage0_iter60();
    void thread_ap_block_state63_pp0_stage0_iter61();
    void thread_ap_block_state64_pp0_stage0_iter62();
    void thread_ap_block_state65_pp0_stage0_iter63();
    void thread_ap_block_state66_pp0_stage0_iter64();
    void thread_ap_block_state67_pp0_stage0_iter65();
    void thread_ap_block_state68_pp0_stage0_iter66();
    void thread_ap_block_state69_pp0_stage0_iter67();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state70_pp0_stage0_iter68();
    void thread_ap_block_state71_pp0_stage0_iter69();
    void thread_ap_block_state72_pp0_stage0_iter70();
    void thread_ap_block_state73_pp0_stage0_iter71();
    void thread_ap_block_state74_pp0_stage0_iter72();
    void thread_ap_block_state75_pp0_stage0_iter73();
    void thread_ap_block_state76_pp0_stage0_iter74();
    void thread_ap_block_state77_pp0_stage0_iter75();
    void thread_ap_block_state78_pp0_stage0_iter76();
    void thread_ap_block_state79_pp0_stage0_iter77();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state80_pp0_stage0_iter78();
    void thread_ap_block_state81_pp0_stage0_iter79();
    void thread_ap_block_state82_pp0_stage0_iter80();
    void thread_ap_block_state83_pp0_stage0_iter81();
    void thread_ap_block_state84_pp0_stage0_iter82();
    void thread_ap_block_state85_pp0_stage0_iter83();
    void thread_ap_block_state86_pp0_stage0_iter84();
    void thread_ap_block_state87_pp0_stage0_iter85();
    void thread_ap_block_state88_pp0_stage0_iter86();
    void thread_ap_block_state89_pp0_stage0_iter87();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state90_pp0_stage0_iter88();
    void thread_ap_block_state91_pp0_stage0_iter89();
    void thread_ap_block_state92_pp0_stage0_iter90();
    void thread_ap_block_state93_pp0_stage0_iter91();
    void thread_ap_block_state94_pp0_stage0_iter92();
    void thread_ap_block_state95_pp0_stage0_iter93();
    void thread_ap_block_state96_pp0_stage0_iter94();
    void thread_ap_block_state97_pp0_stage0_iter95();
    void thread_ap_block_state98_pp0_stage0_iter96();
    void thread_ap_block_state99_pp0_stage0_iter97();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_b_V_V_blk_n();
    void thread_b_V_V_din();
    void thread_b_V_V_write();
    void thread_grp_fu_144_ce();
    void thread_grp_fu_144_p0();
    void thread_grp_fu_144_p1();
    void thread_grp_fu_158_ce();
    void thread_grp_fu_158_p0();
    void thread_grp_fu_158_p1();
    void thread_grp_fu_269_ce();
    void thread_grp_fu_269_p0();
    void thread_icmp_ln887_fu_120_p2();
    void thread_internal_ap_ready();
    void thread_lhs_V_2_fu_249_p1();
    void thread_lhs_V_3_fu_287_p2();
    void thread_lhs_V_fu_177_p2();
    void thread_mean_II_V_V_blk_n();
    void thread_mean_II_V_V_read();
    void thread_mean_I_V_V_blk_n();
    void thread_mean_I_V_V_read();
    void thread_mean_I_V_fu_164_p1();
    void thread_my_a_V_fu_275_p1();
    void thread_or_ln412_1_fu_329_p2();
    void thread_or_ln412_fu_219_p2();
    void thread_p_Val2_20_fu_191_p4();
    void thread_p_Val2_22_fu_243_p2();
    void thread_p_Val2_26_fu_301_p4();
    void thread_p_Val2_s_fu_353_p2();
    void thread_r_2_fu_323_p2();
    void thread_r_V_5_fu_171_p0();
    void thread_r_V_5_fu_171_p1();
    void thread_r_V_5_fu_171_p2();
    void thread_r_V_6_fu_282_p0();
    void thread_r_V_6_fu_282_p1();
    void thread_r_V_6_fu_282_p2();
    void thread_r_V_fu_168_p1();
    void thread_r_fu_213_p2();
    void thread_real_start();
    void thread_ret_V_11_fu_186_p2();
    void thread_ret_V_12_fu_296_p2();
    void thread_ret_V_fu_252_p2();
    void thread_sext_ln1148_fu_140_p0();
    void thread_sext_ln1148_fu_140_p1();
    void thread_sext_ln728_1_fu_292_p1();
    void thread_sext_ln728_fu_182_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_25_fu_225_p3();
    void thread_tmp_26_fu_311_p3();
    void thread_tmp_27_fu_335_p3();
    void thread_tmp_fu_201_p3();
    void thread_trunc_ln718_1_fu_319_p1();
    void thread_trunc_ln718_fu_209_p1();
    void thread_zext_ln412_1_fu_349_p1();
    void thread_zext_ln412_fu_239_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
