{"vcs1":{"timestamp_begin":1681422878.966733016, "rt":0.59, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1681422879.592134509, "rt":1.07, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681422880.685638115, "rt":0.42, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681422878.674125386}
{"VCS_COMP_START_TIME": 1681422878.674125386}
{"VCS_COMP_END_TIME": 1681422882.655989569}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
