// Seed: 331923728
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output supply0 id_2,
    output logic id_3,
    input uwire id_4
);
  assign id_1[""] = 1;
  type_11(
      id_2, id_4
  );
  assign id_3 = id_0;
  wor id_5;
  assign id_2 = id_5;
  type_13(
      id_4, id_1
  );
  logic id_6;
  logic id_7 = 1;
  assign id_7 = 1;
endmodule
