INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xChangx/University/Y2S2/1820221053+Ôø›v²R/1820221053+Ôø›v²R.srcs/sources_1/new/square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xChangx/University/Y2S2/1820221053+Ôø›v²R/1820221053+Ôø›v²R.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
