<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="oey1472473209476" xml:lang="en-us">
	
	
	<title class="- topic/title ">ERR0CTLR, Error Record Control Register</title>
	<shortdesc class="- topic/shortdesc ">The ERR0CTLR contains enable bits for the node that writes to this
		record:</shortdesc>
	<prolog class="- topic/prolog "><permissions class="- topic/permissions " view="nonconfidential"/></prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<ul class="- topic/ul ">
				<li class="- topic/li ">Enabling error detection and correction.</li>
				<li class="- topic/li ">Enabling an error recovery interrupt.</li>
				<li class="- topic/li ">Enabling a <term keyref="fault">fault</term> handling interrupt.</li>
				<li class="- topic/li ">Enabling error recovery reporting as a <term keyref="read">read</term> or write error response.</li>
			</ul>
		</section>
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ERR0CTLR is a 64-bit register and is part of the <term class="- topic/term ">Reliability, Availability, Serviceability</term> (RAS)  registers functional
				group.</p>
			<p class="- topic/p ">ERR0CTLR resets to <ph class="- topic/ph ">CFI [8], FI [3], and UI [2] are <term class="- topic/term " outputclass="archterm">UNKNOWN</term>. The rest of the register is <term class="- topic/term " outputclass="archterm">RES0</term>.</ph></p>
			<fig class="- topic/fig " id="fig_zrg_r5z_cv">
				<title class="- topic/title "> ERR0CTLR bit assignments</title>
				<image class="- topic/image " href="joh1445967016226.svg" id="image_vvg_r5z_cv" placement="inline">
					<alt class="- topic/alt "> ERR0CTLR bit assignments</alt>
				</image>
			</fig>
			
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [63:9]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">CFI, [8]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Fault handling interrupt for corrected errors enable.
					</p><p class="- topic/p ">The  handling interrupt is generated when one of the standard CE
						counters on ERR0MISC0 overflows and the overflow bit is set. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">0</ph></codeph></dt>
								<dd class="- topic/dd ">Fault handling interrupt not generated for
									corrected errors.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">1</ph></codeph></dt>
								<dd class="- topic/dd ">Fault handling interrupt generated for
									corrected errors.</dd>
							</dlentry>
						</dl><p class="- topic/p ">The interrupt is generated even if the error status is overwritten because the
							error record aly records a higher priority error.</p><note class="- topic/note ">This applies to both s and writes.</note></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [7:4]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">FI, [3]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Fault handling interrupt enable. </p>
						<p class="- topic/p ">The  handling interrupt is generated for all detected Deferred errors
							and Uncorrected errors. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">0</ph></codeph></dt>
								<dd class="- topic/dd ">Fault handling interrupt disabled.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">1</ph></codeph></dt>
								<dd class="- topic/dd ">Fault handling interrupt enabled.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">UI, [2]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Uncorrected error recovery interrupt enable. When
							enabled, the error recovery interrupt is generated for all detected
							Uncorrected errors that are not deferred. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">0</ph></codeph></dt>
								<dd class="- topic/dd ">Error recovery interrupt disabled.</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">1</ph></codeph></dt>
								<dd class="- topic/dd ">Error recovery interrupt enabled.</dd>
							</dlentry>
						</dl>
						<note class="- topic/note ">Applies to both s and writes.</note>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [1]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">ED, [0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Error Detection and correction enable. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">0</ph></codeph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Error detection and correction disabled.</p>
								</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.any">1</ph></codeph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Error detection and correction enabled.</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					
					<dd class="- topic/dd ">This register is accessible from the following registers when ERRSELR.SEL==0: <p class="- topic/p "><xref class="- topic/xref " href="lau1456920378552.xml" keyref="ErxctlrEl1SelectedErrorRecordControlRegisterEl1" type="reference">ERXCTLR_EL1, Selected Error Record Control Register, EL1<desc class="- topic/desc ">Register ERXCTLR_EL1 accesses the ERR&lt;n&gt;CTLR control register     for the error record selected by ERRSELR_EL1.SEL.</desc></xref>.</p></dd>
				</dlentry>
			</dl>
		</section>
	</refbody>
</reference>
