{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575899324376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575899324377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 22:48:44 2019 " "Processing started: Mon Dec 09 22:48:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575899324377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575899324377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW13_TOP -c HW13_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW13_TOP -c HW13_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575899324377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575899324932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw13_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw13_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW13_TOP " "Found entity 1: HW13_TOP" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aud_init.v(35) " "Verilog HDL information at aud_init.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575899325011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_init.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_init " "Found entity 1: AUD_init" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aud_out.v(42) " "Verilog HDL information at aud_out.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "aud_out.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_out.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575899325018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_out.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_out " "Found entity 1: AUD_out" {  } { { "aud_out.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_256fs.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_256fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_256fs " "Found entity 1: clk_256fs" {  } { { "clk_256fs.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/clk_256fs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325026 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c.v " "Can't analyze file -- file i2c.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575899325033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325042 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AUD_mian.v " "Can't analyze file -- file AUD_mian.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575899325044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_mem " "Found entity 1: AUD_mem" {  } { { "AUD_mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUD_in.v(42) " "Verilog HDL information at AUD_in.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "AUD_in.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_in.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575899325058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AUD_in.v(65) " "Verilog HDL warning at AUD_in.v(65): extended using \"x\" or \"z\"" {  } { { "AUD_in.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_in.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575899325058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_in.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_in " "Found entity 1: AUD_in" {  } { { "AUD_in.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325058 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUD_inout.v(47) " "Verilog HDL information at AUD_inout.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575899325063 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AUD_inout.v(80) " "Verilog HDL warning at AUD_inout.v(80): extended using \"x\" or \"z\"" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575899325063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aud_inout.v 1 1 " "Found 1 design units, including 1 entities, in source file aud_inout.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_inout " "Found entity 1: AUD_inout" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW13_TOP " "Elaborating entity \"HW13_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575899325191 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CPU_inst HW13_TOP.v(38) " "Verilog HDL warning at HW13_TOP.v(38): object CPU_inst used but never assigned" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575899325191 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000000 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000000\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325191 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000001 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000001\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325191 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000010 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000010\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325191 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000011 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000011\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325191 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000100 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000100\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000101 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000101\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000110 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000110\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CPU_inst.0010000000000111 0 HW13_TOP.v(38) " "Net \"CPU_inst.0010000000000111\" at HW13_TOP.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR HW13_TOP.v(22) " "Output port \"LEDR\" at HW13_TOP.v(22) has no driver" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] HW13_TOP.v(23) " "Output port \"LEDG\[8\]\" at HW13_TOP.v(23) has no driver" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..2\] HW13_TOP.v(23) " "Output port \"LEDG\[5..2\]\" at HW13_TOP.v(23) has no driver" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575899325195 "|HW13_TOP"}
{ "Warning" "WSGN_SEARCH_FILE" "aud_main.v 1 1 " "Using design file aud_main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_main " "Found entity 1: AUD_main" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575899325212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_main AUD_main:u1 " "Elaborating entity \"AUD_main\" for hierarchy \"AUD_main:u1\"" {  } { { "HW13_TOP.v" "u1" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(105) " "Verilog HDL assignment warning at aud_main.v(105): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325212 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(108) " "Verilog HDL assignment warning at aud_main.v(108): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325212 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 aud_main.v(111) " "Verilog HDL assignment warning at aud_main.v(111): truncated value with size 32 to match size of target (7)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325223 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 aud_main.v(112) " "Verilog HDL assignment warning at aud_main.v(112): truncated value with size 32 to match size of target (7)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325223 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(113) " "Verilog HDL assignment warning at aud_main.v(113): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325223 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 aud_main.v(117) " "Verilog HDL assignment warning at aud_main.v(117): truncated value with size 32 to match size of target (7)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325223 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(118) " "Verilog HDL assignment warning at aud_main.v(118): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325223 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 aud_main.v(121) " "Verilog HDL assignment warning at aud_main.v(121): truncated value with size 32 to match size of target (2)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325223 "|HW13_TOP|AUD_main:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 aud_main.v(123) " "Verilog HDL assignment warning at aud_main.v(123): truncated value with size 32 to match size of target (26)" {  } { { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325224 "|HW13_TOP|AUD_main:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_256fs AUD_main:u1\|clk_256fs:u1 " "Elaborating entity \"clk_256fs\" for hierarchy \"AUD_main:u1\|clk_256fs:u1\"" {  } { { "aud_main.v" "u1" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_init AUD_main:u1\|AUD_init:u2 " "Elaborating entity \"AUD_init\" for hierarchy \"AUD_main:u1\|AUD_init:u2\"" {  } { { "aud_main.v" "u2" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(41) " "Verilog HDL assignment warning at aud_init.v(41): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325258 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(43) " "Verilog HDL assignment warning at aud_init.v(43): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325258 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(45) " "Verilog HDL assignment warning at aud_init.v(45): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(48) " "Verilog HDL assignment warning at aud_init.v(48): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(50) " "Verilog HDL assignment warning at aud_init.v(50): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(52) " "Verilog HDL assignment warning at aud_init.v(52): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aud_init.v(53) " "Verilog HDL assignment warning at aud_init.v(53): truncated value with size 32 to match size of target (4)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr1 aud_init.v(35) " "Verilog HDL Always Construct warning at aud_init.v(35): inferring latch(es) for variable \"addr1\", which holds its previous value in one or more paths through the always construct" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 aud_init.v(63) " "Verilog HDL assignment warning at aud_init.v(63): truncated value with size 10 to match size of target (9)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[0\] aud_init.v(35) " "Inferred latch for \"addr1\[0\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[1\] aud_init.v(35) " "Inferred latch for \"addr1\[1\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[2\] aud_init.v(35) " "Inferred latch for \"addr1\[2\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[3\] aud_init.v(35) " "Inferred latch for \"addr1\[3\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[4\] aud_init.v(35) " "Inferred latch for \"addr1\[4\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[5\] aud_init.v(35) " "Inferred latch for \"addr1\[5\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[6\] aud_init.v(35) " "Inferred latch for \"addr1\[6\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[7\] aud_init.v(35) " "Inferred latch for \"addr1\[7\]\" at aud_init.v(35)" {  } { { "aud_init.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575899325259 "|HW13_TOP|AUD_main:u1|AUD_init:u2"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aud_i2c.v(35) " "Verilog HDL information at aud_i2c.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575899325275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aud_i2c.v 1 1 " "Using design file aud_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUD_i2c " "Found entity 1: AUD_i2c" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575899325275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_i2c AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1 " "Elaborating entity \"AUD_i2c\" for hierarchy \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\"" {  } { { "aud_init.v" "u1" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_init.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(43) " "Verilog HDL assignment warning at aud_i2c.v(43): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325284 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(48) " "Verilog HDL assignment warning at aud_i2c.v(48): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325284 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(49) " "Verilog HDL assignment warning at aud_i2c.v(49): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325284 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(53) " "Verilog HDL assignment warning at aud_i2c.v(53): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aud_i2c.v(59) " "Verilog HDL assignment warning at aud_i2c.v(59): truncated value with size 32 to match size of target (5)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(60) " "Verilog HDL assignment warning at aud_i2c.v(60): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(64) " "Verilog HDL assignment warning at aud_i2c.v(64): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(65) " "Verilog HDL assignment warning at aud_i2c.v(65): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(69) " "Verilog HDL assignment warning at aud_i2c.v(69): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(70) " "Verilog HDL assignment warning at aud_i2c.v(70): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(73) " "Verilog HDL assignment warning at aud_i2c.v(73): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(74) " "Verilog HDL assignment warning at aud_i2c.v(74): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 aud_i2c.v(77) " "Verilog HDL assignment warning at aud_i2c.v(77): truncated value with size 32 to match size of target (11)" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325285 "|HW13_TOP|AUD_init:u1|AUD_i2c:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUD_inout AUD_main:u1\|AUD_inout:u3 " "Elaborating entity \"AUD_inout\" for hierarchy \"AUD_main:u1\|AUD_inout:u3\"" {  } { { "aud_main.v" "u3" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUD_inout.v(43) " "Verilog HDL assignment warning at AUD_inout.v(43): truncated value with size 32 to match size of target (8)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325290 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUD_inout.v(63) " "Verilog HDL assignment warning at AUD_inout.v(63): truncated value with size 32 to match size of target (5)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325291 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUD_inout.v(72) " "Verilog HDL assignment warning at AUD_inout.v(72): truncated value with size 32 to match size of target (5)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325291 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUD_inout.v(74) " "Verilog HDL assignment warning at AUD_inout.v(74): truncated value with size 32 to match size of target (18)" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575899325291 "|HW13_TOP|AUD_main:u1|AUD_inout:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem AUD_main:u1\|mem:u5 " "Elaborating entity \"mem\" for hierarchy \"AUD_main:u1\|mem:u5\"" {  } { { "aud_main.v" "u5" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component " "Instantiated megafunction \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../music.mif " "Parameter \"init_file\" = \"../music.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 192000 " "Parameter \"numwords_a\" = \"192000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325343 ""}  } { { "mem.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575899325343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmi1 " "Found entity 1: altsyncram_vmi1" {  } { { "db/altsyncram_vmi1.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmi1 AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated " "Elaborating entity \"altsyncram_vmi1\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bua AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_bua:decode3 " "Elaborating entity \"decode_bua\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_bua:decode3\"" {  } { { "db/altsyncram_vmi1.tdf" "decode3" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4aa " "Found entity 1: decode_4aa" {  } { { "db/decode_4aa.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/decode_4aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4aa AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_4aa:rden_decode " "Elaborating entity \"decode_4aa\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|decode_4aa:rden_decode\"" {  } { { "db/altsyncram_vmi1.tdf" "rden_decode" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aqb " "Found entity 1: mux_aqb" {  } { { "db/mux_aqb.tdf" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/mux_aqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575899325727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575899325727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aqb AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|mux_aqb:mux2 " "Elaborating entity \"mux_aqb\" for hierarchy \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|mux_aqb:mux2\"" {  } { { "db/altsyncram_vmi1.tdf" "mux2" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/db/altsyncram_vmi1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575899325727 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[15\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[15\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[14\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[14\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[13\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[13\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[12\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[12\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[11\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[11\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[10\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[10\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[9\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[9\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[8\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[8\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[7\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[7\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[6\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[6\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[5\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[5\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[4\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[4\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[3\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[3\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[2\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[2\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[1\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[1\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[0\] " "Converted tri-state buffer \"AUD_main:u1\|AUD_inout:u3\|MEM_DATA\[0\]\" feeding internal logic into a wire" {  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[18\]~1 " "Converted tri-state buffer \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[18\]~1\" feeding internal logic into a wire" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[9\]~2 " "Converted tri-state buffer \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[9\]~2\" feeding internal logic into a wire" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[0\]~0 " "Converted tri-state buffer \"AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1575899326477 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1575899326477 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575899328501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575899328501 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1575899328501 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_ADCLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_ADCLRCK\" is moved to its source" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1575899328525 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1575899328525 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1575899328525 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 17 -1 0 } } { "aud_main.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_main.v" 100 -1 0 } } { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 20 -1 0 } } { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575899328542 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575899328542 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899329216 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899329216 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1575899329216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575899329217 "|HW13_TOP|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575899329217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575899329409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575899330769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.map.smsg " "Generated suppressed messages file C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575899330911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575899331448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575899331682 "|HW13_TOP|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575899331682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1134 " "Implemented 1134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575899331682 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575899331682 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575899331682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "692 " "Implemented 692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575899331682 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575899331682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575899331682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575899331746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 22:48:51 2019 " "Processing ended: Mon Dec 09 22:48:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575899331746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575899331746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575899331746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575899331746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575899333814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575899333825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 22:48:52 2019 " "Processing started: Mon Dec 09 22:48:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575899333825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575899333825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW13_TOP -c HW13_TOP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HW13_TOP -c HW13_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575899333826 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575899333990 ""}
{ "Info" "0" "" "Project  = HW13_TOP" {  } {  } 0 0 "Project  = HW13_TOP" 0 0 "Fitter" 0 0 1575899333991 ""}
{ "Info" "0" "" "Revision = HW13_TOP" {  } {  } 0 0 "Revision = HW13_TOP" 0 0 "Fitter" 0 0 1575899333992 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575899334171 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW13_TOP EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"HW13_TOP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575899334218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575899334262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575899334262 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a95 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a111 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a79 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a127 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a127"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a31 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a47 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a15 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a63 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a239 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a239\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a239"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a207 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a207\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a207"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a191 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a191\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a191"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a175 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a175\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a175"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a159 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a159\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a159"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a143 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a143\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a143"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a255 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a255\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a255"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a223 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a223\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a223"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a367 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a367\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a367"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a351 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a351\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a351"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a335 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a335\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a335"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a383 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a383\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a383"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a287 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a287\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a287"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a303 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a303\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a303"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a271 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a271\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a271"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a319 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a319\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a319"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a94 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a110 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a78 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a126 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a30 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a46 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a14 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a62 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a238 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a238\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a238"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a206 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a206\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a206"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a190 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a190\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a190"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a174 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a174\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a174"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a158 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a158\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a158"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a142 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a142\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a142"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a254 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a254\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a254"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a222 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a222\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a222"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a366 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a366\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a366"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a350 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a350\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a350"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a334 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a334\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a334"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a382 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a382\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a382"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a286 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a286\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a286"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a302 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a302\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a302"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a270 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a270\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a270"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a318 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a318\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a318"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a93 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a109 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a77 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a125 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a29 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a45 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a13 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a61 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a237 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a237\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a237"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a205 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a205\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a205"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a189 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a189\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a189"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a173 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a173\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a173"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a157 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a157\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a157"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a141 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a141\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a141"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a253 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a253\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a253"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a221 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a221\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a221"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a365 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a365\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a365"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a349 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a349\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a349"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a333 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a333\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a333"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a381 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a381\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a381"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a285 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a285\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a285"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a301 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a301\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a301"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a269 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a269\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a269"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a317 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a317\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a317"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a92 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a108 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a76 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a124 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a28 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a44 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a12 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a60 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a188 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a188\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a188"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a172 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a172\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a172"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a156 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a156\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a156"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a140 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a140\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a140"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a252 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a252\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a252"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a220 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a220\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a220"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a236 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a236\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a236"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a204 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a204\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a204"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a364 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a364\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a364"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a348 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a348\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a348"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a332 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a332\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a332"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a380 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a380\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a380"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a284 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a284\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a284"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a300 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a300\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a300"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a268 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a268\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a268"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a316 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a316\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a316"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a91 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a107 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a75 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a123 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a27 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a43 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a11 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a59 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a235 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a235\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a235"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a203 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a203\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a203"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a187 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a187\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a187"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a171 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a171\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a171"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a155 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a155\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a155"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a139 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a139\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a139"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a251 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a251\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a251"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a219 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a219\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a219"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a363 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a363\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a363"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a347 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a347\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a347"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a331 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a331\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a331"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a379 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a379\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a379"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a283 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a283\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a283"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a299 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a299\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a299"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a267 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a267\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a267"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a315 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a315\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a315"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a90 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a106 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a74 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a122 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a26 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a42 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a10 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a58 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a234 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a234\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a234"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a202 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a202\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a202"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a186 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a186\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a186"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a170 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a170\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a170"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a154 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a154\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a154"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a138 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a138\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a138"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a250 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a250\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a250"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a218 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a218\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a218"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a362 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a362\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a362"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a346 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a346\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a346"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a330 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a330\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a330"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a378 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a378\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a378"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a282 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a282\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a282"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a298 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a298\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a298"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a266 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a266\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a266"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a314 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a314\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a314"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a89 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a105 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a73 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a121 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a25 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a41 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a9 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a57 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a233 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a233\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a233"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a201 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a201\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a201"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a185 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a185\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a185"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a169 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a169\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a169"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a153 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a153\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a153"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a137 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a137\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a137"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a249 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a249\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a249"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a217 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a217\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a217"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a361 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a361\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a361"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a345 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a345\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a345"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a329 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a329\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a329"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a377 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a377\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a377"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a281 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a281\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a281"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a297 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a297\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a297"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a265 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a265\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a265"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a313 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a313\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a313"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a88 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a104 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a72 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a120 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a24 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a40 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a8 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a56 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a184 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a184\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a184"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a168 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a168\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a168"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a152 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a152\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a152"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a136 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a136\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a136"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a248 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a248\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a248"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a216 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a216\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a216"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a232 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a232\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a232"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a200 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a200\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a200"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a360 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a360\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a360"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a344 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a344\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a344"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a328 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a328\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a328"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a376 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a376\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a376"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a280 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a280\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a280"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a296 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a296\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a296"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a264 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a264\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a264"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a312 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a312\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a312"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a87 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a103 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a71 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a119 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a23 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a39 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a7 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a55 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a183 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a183\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a183"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a167 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a167\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a167"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a151 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a151\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a151"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a135 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a135\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a135"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a247 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a247\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a247"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a215 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a215\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a215"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a231 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a231\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a231"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a199 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a199\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a199"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a359 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a359\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a359"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a343 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a343\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a343"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a327 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a327\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a327"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a375 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a375\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a375"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a279 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a279\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a279"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a295 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a295\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a295"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a263 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a263\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a263"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a311 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a311\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a311"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a86 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a102 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a70 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a118 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a22 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a38 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a6 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a54 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a230 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a230\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a230"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a198 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a198\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a198"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a182 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a182\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a182"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a166 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a166\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a166"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a150 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a150\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a150"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a134 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a134\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a134"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a246 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a246\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a246"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a214 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a214\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a214"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a358 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a358\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a358"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a342 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a342\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a342"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a326 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a326\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a326"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a374 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a374\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a374"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a278 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a278\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a278"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a294 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a294\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a294"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a262 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a262\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a262"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a310 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a310\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a310"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a85 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a101 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a69 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a117 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a21 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a37 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a5 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a53 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a229 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a229\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a229"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a197 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a197\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a197"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a181 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a181\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a181"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a165 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a165\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a165"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a149 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a149\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a149"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a133 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a133\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a133"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a245 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a245\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a245"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a213 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a213\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a213"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a357 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a357\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a357"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a341 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a341\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a341"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a325 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a325\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a325"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a373 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a373\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a373"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a277 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a277\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a277"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a293 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a293\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a293"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a261 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a261\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a261"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a309 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a309\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a309"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a84 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a100 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a68 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a116 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a20 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a36 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a4 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a52 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a180 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a180\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a180"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a164 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a164\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a164"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a148 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a148\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a148"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a132 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a132\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a132"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a244 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a244\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a244"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a212 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a212\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a212"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a228 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a228\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a228"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a196 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a196\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a196"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a356 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a356\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a356"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a340 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a340\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a340"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a324 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a324\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a324"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a372 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a372\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a372"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a276 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a276\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a276"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a292 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a292\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a292"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a260 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a260\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a260"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a308 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a308\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a308"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a83 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a99 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a67 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a115 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a19 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a35 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a3 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a51 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a227 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a227\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a227"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a195 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a195\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a195"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a179 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a179\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a179"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a163 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a163\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a163"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a147 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a147\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a147"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a131 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a131\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a131"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a243 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a243\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a243"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a211 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a211\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a211"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a355 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a355\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a355"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a339 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a339\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a339"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a323 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a323\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a323"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a371 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a371\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a371"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a275 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a275\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a275"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a291 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a291\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a291"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a259 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a259\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a259"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a307 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a307\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a307"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a82 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a98 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a66 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a114 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a18 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a34 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a2 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a50 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a226 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a226\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a226"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a194 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a194\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a194"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a178 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a178\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a178"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a162 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a162\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a162"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a146 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a146\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a146"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a130 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a130\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a130"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a242 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a242\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a242"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a210 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a210\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a210"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a354 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a354\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a354"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a338 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a338\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a338"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a322 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a322\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a322"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a370 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a370\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a370"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a274 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a274\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a274"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a290 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a290\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a290"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a258 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a258\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a258"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a306 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a306\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a306"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a81 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a97 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a65 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a113 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a113"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a17 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a33 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a1 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a49 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a225 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a225\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a225"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a193 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a193\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a193"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a177 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a177\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a177"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a161 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a161\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a161"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a145 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a145\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a145"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a129 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a129\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a129"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a241 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a241\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a241"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a209 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a209\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a209"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a353 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a353\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a353"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a337 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a337\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a337"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a321 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a321\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a321"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a369 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a369\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a369"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a273 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a273\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a273"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a289 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a289\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a289"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a257 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a257\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a257"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a305 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a305\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a305"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a176 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a176\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a176"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a160 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a160\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a160"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a144 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a144\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a144"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a128 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a128\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a128"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a224 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a224\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a224"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a192 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a192\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a192"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a240 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a240\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a240"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a208 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a208\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a208"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a80 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a96 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a64 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a112 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a16 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a32 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a0 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a48 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a352 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a352\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a352"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a336 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a336\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a336"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a320 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a320\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a320"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a368 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a368\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a368"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a272 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a272\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a272"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a288 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a288\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a288"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a256 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a256\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a256"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a304 " "Atom \"AUD_main:u1\|mem:u5\|altsyncram:altsyncram_component\|altsyncram_vmi1:auto_generated\|ram_block1a304\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1575899334377 "|HW13_TOP|AUD_main:u1|mem:u5|altsyncram:altsyncram_component|altsyncram_vmi1:auto_generated|ram_block1a304"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1575899334377 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575899334478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575899334495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575899335361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575899335361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8174 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575899335377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575899335377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8178 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575899335377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8180 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575899335377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8182 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575899335377 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575899335377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575899335379 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575899335403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW13_TOP.sdc " "Synopsys Design Constraints File file not found: 'HW13_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575899337611 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575899337613 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575899337631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575899337632 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575899337632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575899337764 ""}  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575899337764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_main:u1\|AUD_inout:u3\|BCLK  " "Automatically promoted node AUD_main:u1\|AUD_inout:u3\|BCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575899337764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK~output " "Destination node AUD_BCLK~output" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575899337764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575899337764 ""}  } { { "AUD_inout.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/AUD_inout.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_main:u1|AUD_inout:u3|BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575899337764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_main:u1\|clk_256fs:u1\|MCLK  " "Automatically promoted node AUD_main:u1\|clk_256fs:u1\|MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575899337764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_main:u1\|clk_256fs:u1\|MCLK~0 " "Destination node AUD_main:u1\|clk_256fs:u1\|MCLK~0" {  } { { "clk_256fs.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/clk_256fs.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_main:u1|clk_256fs:u1|MCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 1590 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575899337764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_XCK~output " "Destination node AUD_XCK~output" {  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_XCK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 8159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575899337764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575899337764 ""}  } { { "clk_256fs.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/clk_256fs.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_main:u1|clk_256fs:u1|MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575899337764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDINF_RESET  " "Automatically promoted node AUDINF_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575899337777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|clk_count\[10\]~5 " "Destination node AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|clk_count\[10\]~5" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_main:u1|AUD_init:u2|AUD_i2c:u1|clk_count[10]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575899337777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|clk_count\[5\]~14 " "Destination node AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|clk_count\[5\]~14" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_main:u1|AUD_init:u2|AUD_i2c:u1|clk_count[5]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575899337777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|d_count\[4\]~7 " "Destination node AUD_main:u1\|AUD_init:u2\|AUD_i2c:u1\|d_count\[4\]~7" {  } { { "aud_i2c.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/aud_i2c.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_main:u1|AUD_init:u2|AUD_i2c:u1|d_count[4]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575899337777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575899337777 ""}  } { { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDINF_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575899337777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575899338630 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575899338630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575899338644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575899338651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575899338663 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575899338663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575899338663 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575899338681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575899339329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575899339331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575899339331 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575899339412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575899348547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575899349334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575899349356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575899360370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575899360370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575899361238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575899370526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575899370526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575899386718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575899386726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575899386726 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.30 " "Total time spent on timing analysis during the Fitter is 2.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575899386882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575899386967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575899388254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575899388417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575899389674 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575899390974 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575899392521 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HW13_TOP.v" "" { Text "C:/Users/Chanho/Documents/Quartus/HW13_TOP/HW13_TOP.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Chanho/Documents/Quartus/HW13_TOP/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1575899392521 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575899392521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.fit.smsg " "Generated suppressed messages file C:/Users/Chanho/Documents/Quartus/HW13_TOP/output_files/HW13_TOP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575899393234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575899396246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 22:49:56 2019 " "Processing ended: Mon Dec 09 22:49:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575899396246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575899396246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575899396246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575899396246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575899398063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575899398063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 22:49:57 2019 " "Processing started: Mon Dec 09 22:49:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575899398063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575899398063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW13_TOP -c HW13_TOP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HW13_TOP -c HW13_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575899398064 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575899404773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575899404888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575899407840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 22:50:07 2019 " "Processing ended: Mon Dec 09 22:50:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575899407840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575899407840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575899407840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575899407840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575899408727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575899409425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575899409434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 22:50:08 2019 " "Processing started: Mon Dec 09 22:50:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575899409434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575899409434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW13_TOP -c HW13_TOP " "Command: quartus_sta HW13_TOP -c HW13_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575899409434 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575899409642 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575899410495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575899410606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575899410606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW13_TOP.sdc " "Synopsys Design Constraints File file not found: 'HW13_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575899411382 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575899411383 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_main:u1\|AUD_inout:u3\|BCLK AUD_main:u1\|AUD_inout:u3\|BCLK " "create_clock -period 1.000 -name AUD_main:u1\|AUD_inout:u3\|BCLK AUD_main:u1\|AUD_inout:u3\|BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575899411383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575899411383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_main:u1\|clk_256fs:u1\|MCLK AUD_main:u1\|clk_256fs:u1\|MCLK " "create_clock -period 1.000 -name AUD_main:u1\|clk_256fs:u1\|MCLK AUD_main:u1\|clk_256fs:u1\|MCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575899411383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_main:u1\|clk_256fs:u1\|clock25 AUD_main:u1\|clk_256fs:u1\|clock25 " "create_clock -period 1.000 -name AUD_main:u1\|clk_256fs:u1\|clock25 AUD_main:u1\|clk_256fs:u1\|clock25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575899411383 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575899411383 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1575899411880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1575899411883 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575899411884 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1575899412014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1575899412141 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575899412141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.505 " "Worst-case setup slack is -8.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.505      -397.137 AUD_main:u1\|AUD_inout:u3\|BCLK  " "   -8.505      -397.137 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.473     -3217.774 CLOCK_50  " "   -4.473     -3217.774 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355       -10.620 AUD_main:u1\|clk_256fs:u1\|MCLK  " "   -1.355       -10.620 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 AUD_main:u1\|clk_256fs:u1\|clock25  " "    0.103         0.000 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899412153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.205 " "Worst-case hold slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205        -0.205 CLOCK_50  " "   -0.205        -0.205 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 AUD_main:u1\|clk_256fs:u1\|clock25  " "    0.011         0.000 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 AUD_main:u1\|AUD_inout:u3\|BCLK  " "    0.386         0.000 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536         0.000 AUD_main:u1\|clk_256fs:u1\|MCLK  " "    0.536         0.000 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899412169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575899412174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575899412177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -2184.906 CLOCK_50  " "   -3.000     -2184.906 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -84.810 AUD_main:u1\|AUD_inout:u3\|BCLK  " "   -1.285       -84.810 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -11.565 AUD_main:u1\|clk_256fs:u1\|MCLK  " "   -1.285       -11.565 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -1.285 AUD_main:u1\|clk_256fs:u1\|clock25  " "   -1.285        -1.285 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899412181 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575899412441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575899412458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575899413559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1575899413763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575899413763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.798 " "Worst-case setup slack is -7.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.798      -364.257 AUD_main:u1\|AUD_inout:u3\|BCLK  " "   -7.798      -364.257 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.032     -2863.061 CLOCK_50  " "   -4.032     -2863.061 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149        -8.880 AUD_main:u1\|clk_256fs:u1\|MCLK  " "   -1.149        -8.880 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 AUD_main:u1\|clk_256fs:u1\|clock25  " "    0.138         0.000 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899413763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.160 " "Worst-case hold slack is -0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.160 CLOCK_50  " "   -0.160        -0.160 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001         0.000 AUD_main:u1\|clk_256fs:u1\|clock25  " "    0.001         0.000 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 AUD_main:u1\|AUD_inout:u3\|BCLK  " "    0.339         0.000 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483         0.000 AUD_main:u1\|clk_256fs:u1\|MCLK  " "    0.483         0.000 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899413778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575899413794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575899413794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -2151.818 CLOCK_50  " "   -3.000     -2151.818 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -84.810 AUD_main:u1\|AUD_inout:u3\|BCLK  " "   -1.285       -84.810 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -11.565 AUD_main:u1\|clk_256fs:u1\|MCLK  " "   -1.285       -11.565 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -1.285 AUD_main:u1\|clk_256fs:u1\|clock25  " "   -1.285        -1.285 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899413794 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575899413997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1575899414262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575899414262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.864 " "Worst-case setup slack is -3.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.864      -178.636 AUD_main:u1\|AUD_inout:u3\|BCLK  " "   -3.864      -178.636 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165     -1470.429 CLOCK_50  " "   -2.165     -1470.429 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112        -0.672 AUD_main:u1\|clk_256fs:u1\|MCLK  " "   -0.112        -0.672 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326         0.000 AUD_main:u1\|clk_256fs:u1\|clock25  " "    0.326         0.000 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899414262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.235 " "Worst-case hold slack is -0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235        -0.235 CLOCK_50  " "   -0.235        -0.235 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003        -0.003 AUD_main:u1\|clk_256fs:u1\|clock25  " "   -0.003        -0.003 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 AUD_main:u1\|AUD_inout:u3\|BCLK  " "    0.169         0.000 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244         0.000 AUD_main:u1\|clk_256fs:u1\|MCLK  " "    0.244         0.000 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899414278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575899414294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575899414294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -979.676 CLOCK_50  " "   -3.000      -979.676 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 AUD_main:u1\|AUD_inout:u3\|BCLK  " "   -1.000       -66.000 AUD_main:u1\|AUD_inout:u3\|BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 AUD_main:u1\|clk_256fs:u1\|MCLK  " "   -1.000        -9.000 AUD_main:u1\|clk_256fs:u1\|MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 AUD_main:u1\|clk_256fs:u1\|clock25  " "   -1.000        -1.000 AUD_main:u1\|clk_256fs:u1\|clock25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575899414309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575899414919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575899414934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575899415215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 22:50:15 2019 " "Processing ended: Mon Dec 09 22:50:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575899415215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575899415215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575899415215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575899415215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus II Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575899416059 ""}
