;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-220
	SUB <13, <30
	SUB @-127, 100
	SUB <0, @2
	CMP 3, 20
	SLT -8, -3
	JMN <3, 2
	SUB <0, @2
	DAT <0, #-0
	SUB <83, @30
	ADD #200, <601
	SUB -138, 309
	SUB #72, @200
	JMN <3, 2
	SUB @127, 106
	SUB <0, @2
	JMN 12, <10
	SLT 210, 30
	SLT -8, -3
	SUB #72, @200
	SUB 210, 30
	ADD #270, <1
	DJN -1, @-220
	ADD 3, 20
	SUB 12, @10
	SUB 210, 30
	DJN 138, 301
	SUB #72, @200
	SUB -207, <-120
	SUB @-156, 100
	SUB @-156, 100
	SUB #72, @200
	SUB #72, @200
	SUB @-156, 100
	SUB #72, @200
	SUB <13, <30
	SUB @-127, 100
	JMN <3, 2
	DJN -1, @-220
	SPL 0, <402
	DJN -1, @-220
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, @200
	SUB @-127, 100
	MOV -7, <-20
	SPL 30, <791
	SLT 12, @19
	ADD 270, 60
	SUB -80, <10
	SPL 30, <791
	SUB -80, <10
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	SUB #3, -79
	MOV -1, <-20
	JMN @303, 90
	SPL 30, #-793
	SUB @121, 106
	SUB #802, 100
	CMP #802, 100
	SUB #12, @401
	SLT #-30, 9
	ADD 30, 5
	ADD 270, 60
	ADD 270, 60
	JMN @12, #401
	SUB @0, @2
	SPL -100, -611
	CMP -802, 10
	SLT #-30, 9
	DJN -30, <9
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD 303, 910
	ADD #270, <1
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SPL 0, <402
	SUB @0, @2
	SPL 0, <402
	ADD 303, 910
	SPL 30, <791
	MOV -7, <-20
	ADD 210, 60
	MOV -7, <-20
