module dff (d,clk,rst,q);
  input d,clk,rst;
  output reg q;
 
  always @(posedge clk )
    begin
      if(rst)
        q<=0;
      else
        if(d==0)
          q<=0;
      else
        q<=1;
    end
endmodule
