{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751455818152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751455818152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 13:30:17 2025 " "Processing started: Wed Jul 02 13:30:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751455818152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455818152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RP -c RP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RP -c RP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455818152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751455818697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751455818697 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/ " "Previously generated files were detected in the Platform Designer file generation directory (\"C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/\")." {  } {  } 0 16260 "Previously generated files were detected in the Platform Designer file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1751455827286 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized.qsys " "Skipped generation of the Platform Designer file \"C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Platform Designer file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1751455827286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_wrapper-rtl " "Found design unit 1: divider_wrapper-rtl" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455827848 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_wrapper " "Found entity 1: divider_wrapper" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455827848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455827848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_optimized/lpm_divide_201/synth/divider_optimized_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file divider_optimized/lpm_divide_201/synth/divider_optimized_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_optimized_pkg (divider_optimized_lpm_divide_201) " "Found design unit 1: divider_optimized_pkg (divider_optimized_lpm_divide_201)" {  } { { "divider_optimized/lpm_divide_201/synth/divider_optimized_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/lpm_divide_201/synth/divider_optimized_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455827856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455827856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_optimized/synth/divider_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_optimized/synth/divider_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_optimized-rtl " "Found design unit 1: divider_optimized-rtl" {  } { { "divider_optimized/synth/divider_optimized.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/synth/divider_optimized.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455827872 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_optimized " "Found entity 1: divider_optimized" {  } { { "divider_optimized/synth/divider_optimized.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/synth/divider_optimized.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455827872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455827872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_optimized_lpm_divide_201_ruc2ypa " "Found entity 1: divider_optimized_lpm_divide_201_ruc2ypa" {  } { { "divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455827888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455827888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider_wrapper " "Elaborating entity \"divider_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751455827935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remain_signal divider_wrapper.vhd(33) " "Verilog HDL or VHDL warning at divider_wrapper.vhd(33): object \"remain_signal\" assigned a value but never read" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751455827951 "|divider_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_optimized divider_optimized:divider_inst " "Elaborating entity \"divider_optimized\" for hierarchy \"divider_optimized:divider_inst\"" {  } { { "divider_wrapper.vhd" "divider_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_wrapper.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455827986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_optimized_lpm_divide_201_ruc2ypa divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0 " "Elaborating entity \"divider_optimized_lpm_divide_201_ruc2ypa\" for hierarchy \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\"" {  } { { "divider_optimized/synth/divider_optimized.vhd" "lpm_divide_0" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/synth/divider_optimized.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455827994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" "LPM_DIVIDE_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455828323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455828333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 14 " "Parameter \"lpm_pipeline\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 36 " "Parameter \"lpm_widthn\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751455828333 ""}  } { { "divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/divider_optimized/lpm_divide_201/synth/divider_optimized_lpm_divide_201_ruc2ypa.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751455828333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uuu " "Found entity 1: lpm_divide_uuu" {  } { { "db/lpm_divide_uuu.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/lpm_divide_uuu.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455828384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455828384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_uuu divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uuu:auto_generated " "Elaborating entity \"lpm_divide_uuu\" for hierarchy \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uuu:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455828386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hai " "Found entity 1: sign_div_unsign_hai" {  } { { "db/sign_div_unsign_hai.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/sign_div_unsign_hai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455828405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455828405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_hai divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uuu:auto_generated\|sign_div_unsign_hai:divider " "Elaborating entity \"sign_div_unsign_hai\" for hierarchy \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uuu:auto_generated\|sign_div_unsign_hai:divider\"" {  } { { "db/lpm_divide_uuu.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/lpm_divide_uuu.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455828405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_jef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_jef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_jef " "Found entity 1: alt_u_div_jef" {  } { { "db/alt_u_div_jef.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/alt_u_div_jef.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751455828489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455828489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_jef divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uuu:auto_generated\|sign_div_unsign_hai:divider\|alt_u_div_jef:divider " "Elaborating entity \"alt_u_div_jef\" for hierarchy \"divider_optimized:divider_inst\|divider_optimized_lpm_divide_201_ruc2ypa:lpm_divide_0\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uuu:auto_generated\|sign_div_unsign_hai:divider\|alt_u_div_jef:divider\"" {  } { { "db/sign_div_unsign_hai.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/RP/Quartus/db/sign_div_unsign_hai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751455828489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751455829839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1126 " "Implemented 1126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751455830563 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751455830563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1092 " "Implemented 1092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751455830563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751455830563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751455830602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 13:30:30 2025 " "Processing ended: Wed Jul 02 13:30:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751455830602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751455830602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751455830602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751455830602 ""}
