Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 15:21:49 2023
| Host         : IT-STULOAN-686 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simon_game_top_control_sets_placed.rpt
| Design       : simon_game_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   170 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             103 |           34 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             239 |          101 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | debounce_inst_0/sig0                                  | debounce_inst_2/rst |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | debounce_inst_1/sig_i_1__0_n_0                        | debounce_inst_2/rst |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | debounce_inst_2/sig_i_1__1_n_0                        | debounce_inst_2/rst |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | debounce_inst_3/sig_i_1__2_n_0                        | debounce_inst_2/rst |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rgb_reg[2]_i_1_n_0                                    | debounce_inst_2/rst |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | pulse_inst_3/E[0]                                     | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0]_4[0]                    | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0]_1[0] | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0][0]   | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0]_0[0] | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0]_5[0] | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0]_2[0] | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0]_3[0] | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[0]_4[0] | debounce_inst_2/rst |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0]_2[0]                    | debounce_inst_2/rst |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[1][0]                      | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0]_0[0]                    | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0]_5[0]                    | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[1]_0[0]                    | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0]_3[0]                    | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0]_1[0]                    | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | main_array_reg[8][3]_i_1_n_0                          | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/mem_index_reg[0][0]                      | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[10][3]_i_1_n_0                         | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | main_array_reg[0][3]_i_1_n_0                          | debounce_inst_2/rst |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | main_array_reg[11][3]_i_1_n_0                         | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | main_array_reg[14][3]_i_1_n_0                         | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[4][3]_i_1_n_0                          | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | main_array_reg[15][3]_i_1_n_0                         | debounce_inst_2/rst |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | main_array_reg[13][3]_i_1_n_0                         | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[3][3]_i_1_n_0                          | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[7][3]_i_1_n_0                          | debounce_inst_2/rst |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | main_array_reg[6][3]_i_1_n_0                          | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[9][3]_i_1_n_0                          | debounce_inst_2/rst |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | main_array_reg[2][3]_i_1_n_0                          | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | main_array_reg[12][3]_i_1_n_0                         | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[5][3]_i_1_n_0                          | debounce_inst_2/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | r_data_reg[3]_i_1_n_0                                 | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | main_array_reg[1][3]_i_1_n_0                          | debounce_inst_2/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | level[0]_i_1_n_0                                      | debounce_inst_2/rst |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pulse_inst_3/FSM_sequential_current_state_reg[2][0]   | debounce_inst_2/rst |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | disp_counter[31]_i_1_n_0                              | debounce_inst_2/rst |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG |                                                       | debounce_inst_2/rst |               34 |            103 |         3.03 |
+----------------+-------------------------------------------------------+---------------------+------------------+----------------+--------------+


