
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	080042c1 	.word	0x080042c1
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08001e61 	.word	0x08001e61
 8000070:	08001ea1 	.word	0x08001ea1
 8000074:	08001ee1 	.word	0x08001ee1
 8000078:	08001f21 	.word	0x08001f21
 800007c:	08001f61 	.word	0x08001f61
 8000080:	08001fa1 	.word	0x08001fa1
 8000084:	08001fe1 	.word	0x08001fe1
 8000088:	08001b71 	.word	0x08001b71
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001781 	.word	0x08001781
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	08002e11 	.word	0x08002e11
 80000d0:	08002e81 	.word	0x08002e81
 80000d4:	08001721 	.word	0x08001721
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08002021 	.word	0x08002021
 8000100:	08001201 	.word	0x08001201
 8000104:	080003bb 	.word	0x080003bb
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08002ef1 	.word	0x08002ef1
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08001751 	.word	0x08001751
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08002061 	.word	0x08002061
 8000124:	080020a1 	.word	0x080020a1
 8000128:	080020e1 	.word	0x080020e1
 800012c:	08002121 	.word	0x08002121
 8000130:	08002161 	.word	0x08002161
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	080021a1 	.word	0x080021a1
 8000154:	080021e1 	.word	0x080021e1
 8000158:	08002221 	.word	0x08002221
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08002f61 	.word	0x08002f61
 8000198:	08002fd1 	.word	0x08002fd1
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	080027e1 	.word	0x080027e1
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	08001c21 	.word	0x08001c21
 8000248:	08001c61 	.word	0x08001c61
 800024c:	08001ca1 	.word	0x08001ca1
 8000250:	08001ce1 	.word	0x08001ce1
 8000254:	08001d21 	.word	0x08001d21
 8000258:	08001d61 	.word	0x08001d61
 800025c:	08001da1 	.word	0x08001da1
 8000260:	08001de1 	.word	0x08001de1
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f90f 	bl	8000520 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f003 f925 	bl	8003550 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f939 	bl	80005c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f927 	bl	80005a0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f004 f815 	bl	8004390 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b91b 	b.w	80005b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08004a78 	.word	0x08004a78
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003a4:	24000e28 	.word	0x24000e28
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f003 fde8 	bl	8003fb0 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f003 fced 	bl	8003dc0 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000520:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000526:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <__cpu_init+0x7c>)
 800052c:	2200      	movs	r2, #0
 800052e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000536:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	6943      	ldr	r3, [r0, #20]
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000546:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800054a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000552:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000556:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800055a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800055e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000562:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000566:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800056a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800056c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000570:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000572:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	d1f8      	bne.n	800056c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800057a:	f1ac 0c20 	sub.w	ip, ip, #32
 800057e:	f11c 0f20 	cmn.w	ip, #32
 8000582:	d1f0      	bne.n	8000566 <__cpu_init+0x46>
 8000584:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000588:	6943      	ldr	r3, [r0, #20]
 800058a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800058e:	6143      	str	r3, [r0, #20]
 8000590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000594:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__late_init>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
	...

080005b0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005b0:	e7fe      	b.n	80005b0 <__default_exit>
 80005b2:	bf00      	nop
	...

080005c0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	4d2b      	ldr	r5, [pc, #172]	; (8000670 <__init_ram_areas+0xb0>)
 80005c4:	4f2b      	ldr	r7, [pc, #172]	; (8000674 <__init_ram_areas+0xb4>)
 80005c6:	492c      	ldr	r1, [pc, #176]	; (8000678 <__init_ram_areas+0xb8>)
 80005c8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <__init_ram_areas+0xbc>)
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80005d0:	4288      	cmp	r0, r1
 80005d2:	d20d      	bcs.n	80005f0 <__init_ram_areas+0x30>
 80005d4:	3a04      	subs	r2, #4
 80005d6:	4603      	mov	r3, r0
      *p = *tp;
 80005d8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80005dc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d3f9      	bcc.n	80005d8 <__init_ram_areas+0x18>
      p++;
 80005e4:	1e4b      	subs	r3, r1, #1
 80005e6:	1a1b      	subs	r3, r3, r0
 80005e8:	f023 0303 	bic.w	r3, r3, #3
 80005ec:	3304      	adds	r3, #4
 80005ee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80005f0:	42b8      	cmp	r0, r7
 80005f2:	d207      	bcs.n	8000604 <__init_ram_areas+0x44>
      *p = 0;
 80005f4:	3f01      	subs	r7, #1
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	f027 0203 	bic.w	r2, r7, #3
 80005fe:	3204      	adds	r2, #4
 8000600:	f003 ff46 	bl	8004490 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000604:	42a5      	cmp	r5, r4
 8000606:	d005      	beq.n	8000614 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000608:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 800060c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000610:	3510      	adds	r5, #16
 8000612:	e7dd      	b.n	80005d0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000614:	481b      	ldr	r0, [pc, #108]	; (8000684 <__init_ram_areas+0xc4>)
 8000616:	2300      	movs	r3, #0
 8000618:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800061c:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000620:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000624:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000628:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800062c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000630:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000632:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000636:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000638:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800063c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800063e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	d1f8      	bne.n	8000638 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000646:	3c20      	subs	r4, #32
 8000648:	f114 0f20 	cmn.w	r4, #32
 800064c:	d1f1      	bne.n	8000632 <__init_ram_areas+0x72>
 800064e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000652:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000656:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800065a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000668:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 800066c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800066e:	bf00      	nop
 8000670:	08004548 	.word	0x08004548
 8000674:	24000e28 	.word	0x24000e28
 8000678:	24000e28 	.word	0x24000e28
 800067c:	24000e28 	.word	0x24000e28
 8000680:	08004a78 	.word	0x08004a78
 8000684:	e000ed00 	.word	0xe000ed00
	...

08000690 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000690:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000692:	f001 f89d 	bl	80017d0 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000696:	f001 fe0b 	bl	80022b0 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800069a:	f000 f9d9 	bl	8000a50 <adcInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800069e:	f000 fa3f 	bl	8000b20 <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 80006a2:	f000 fa85 	bl	8000bb0 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 80006a6:	f000 fa9b 	bl	8000be0 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 80006aa:	f000 f9e9 	bl	8000a80 <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 80006ae:	f000 fd67 	bl	8001180 <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80006b2:	f003 f86d 	bl	8003790 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80006b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80006ba:	f000 b801 	b.w	80006c0 <stInit>
 80006be:	bf00      	nop

080006c0 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80006c0:	f002 bd36 	b.w	8003130 <st_lld_init>
	...

080006d0 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80006d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 80006d6:	4770      	bx	lr
	...

080006e0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80006e4:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006e6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80006ea:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006ec:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 80006ee:	4770      	bx	lr

080006f0 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80006f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	0000      	movs	r0, r0
	...

08000700 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000704:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000706:	4770      	bx	lr
	...

08000710 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000712:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000714:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000716:	4604      	mov	r4, r0
 8000718:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 800071a:	42aa      	cmp	r2, r5
 800071c:	d200      	bcs.n	8000720 <iq_read+0x10>
    n = iqGetFullI(iqp);
 800071e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000720:	69a1      	ldr	r1, [r4, #24]
 8000722:	6926      	ldr	r6, [r4, #16]
 8000724:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 8000726:	42b5      	cmp	r5, r6
 8000728:	d318      	bcc.n	800075c <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 800072a:	d80a      	bhi.n	8000742 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800072c:	462a      	mov	r2, r5
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fe5c 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000734:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 8000736:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000738:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 800073a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800073c:	1b5b      	subs	r3, r3, r5
 800073e:	60a3      	str	r3, [r4, #8]
}
 8000740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 8000742:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000744:	4632      	mov	r2, r6
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fe50 	bl	80003ec <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 800074c:	463a      	mov	r2, r7
 800074e:	4430      	add	r0, r6
 8000750:	68e1      	ldr	r1, [r4, #12]
 8000752:	f7ff fe4b 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000756:	68e2      	ldr	r2, [r4, #12]
 8000758:	443a      	add	r2, r7
 800075a:	e7ec      	b.n	8000736 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800075c:	462a      	mov	r2, r5
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe44 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000764:	69a2      	ldr	r2, [r4, #24]
 8000766:	442a      	add	r2, r5
 8000768:	e7e5      	b.n	8000736 <iq_read+0x26>
 800076a:	bf00      	nop
 800076c:	0000      	movs	r0, r0
	...

08000770 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000770:	6883      	ldr	r3, [r0, #8]
 8000772:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000778:	4604      	mov	r4, r0
 800077a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 800077c:	d212      	bcs.n	80007a4 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 800077e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000780:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000784:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000786:	42b5      	cmp	r5, r6
 8000788:	d312      	bcc.n	80007b0 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800078a:	d818      	bhi.n	80007be <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800078c:	462a      	mov	r2, r5
 800078e:	4639      	mov	r1, r7
 8000790:	f7ff fe2c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000794:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000796:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000798:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800079a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800079c:	1b5b      	subs	r3, r3, r5
 800079e:	60a3      	str	r3, [r4, #8]
}
 80007a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80007a4:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 80007a8:	4615      	mov	r5, r2
 80007aa:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80007ac:	42b5      	cmp	r5, r6
 80007ae:	d2ec      	bcs.n	800078a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80007b0:	462a      	mov	r2, r5
 80007b2:	4639      	mov	r1, r7
 80007b4:	f7ff fe1a 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80007b8:	6962      	ldr	r2, [r4, #20]
 80007ba:	442a      	add	r2, r5
 80007bc:	e7eb      	b.n	8000796 <oq_write+0x26>
    s2 = n - s1;
 80007be:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80007c2:	4632      	mov	r2, r6
 80007c4:	4639      	mov	r1, r7
 80007c6:	f7ff fe11 	bl	80003ec <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80007ca:	4642      	mov	r2, r8
 80007cc:	19b9      	adds	r1, r7, r6
 80007ce:	68e0      	ldr	r0, [r4, #12]
 80007d0:	f7ff fe0c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80007d4:	68e2      	ldr	r2, [r4, #12]
 80007d6:	4442      	add	r2, r8
 80007d8:	e7dd      	b.n	8000796 <oq_write+0x26>
 80007da:	bf00      	nop
 80007dc:	0000      	movs	r0, r0
	...

080007e0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80007e0:	b410      	push	{r4}
  osalThreadQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 80007e2:	440a      	add	r2, r1
  iqp->q_counter = 0;
 80007e4:	2400      	movs	r4, #0
  iqp->q_notify  = infy;
 80007e6:	61c3      	str	r3, [r0, #28]
                  qnotify_t infy, void *link) {
 80007e8:	9b01      	ldr	r3, [sp, #4]
  iqp->q_counter = 0;
 80007ea:	6084      	str	r4, [r0, #8]
  iqp->q_buffer  = bp;
 80007ec:	60c1      	str	r1, [r0, #12]
  iqp->q_link    = link;
}
 80007ee:	bc10      	pop	{r4}
  iqp->q_top     = bp + size;
 80007f0:	6102      	str	r2, [r0, #16]
  iqp->q_link    = link;
 80007f2:	6203      	str	r3, [r0, #32]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 80007f4:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_wrptr   = bp;
 80007f8:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000800:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000804:	4293      	cmp	r3, r2
 8000806:	d011      	beq.n	800082c <iqPutI+0x2c>
    iqp->q_counter++;
 8000808:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800080a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 800080c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 800080e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000810:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000812:	6144      	str	r4, [r0, #20]
 8000814:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000816:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 800081a:	429a      	cmp	r2, r3
 800081c:	d301      	bcc.n	8000822 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 800081e:	68c3      	ldr	r3, [r0, #12]
 8000820:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000822:	2100      	movs	r1, #0
 8000824:	f003 fc2c 	bl	8004080 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000828:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 800082a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 800082c:	6882      	ldr	r2, [r0, #8]
 800082e:	2a00      	cmp	r2, #0
 8000830:	d0ea      	beq.n	8000808 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000832:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000836:	4770      	bx	lr
	...

08000840 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000840:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000842:	2330      	movs	r3, #48	; 0x30
 8000844:	4605      	mov	r5, r0
 8000846:	460e      	mov	r6, r1
 8000848:	f383 8811 	msr	BASEPRI, r3
}
 800084c:	e003      	b.n	8000856 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 800084e:	f003 fbff 	bl	8004050 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000852:	2800      	cmp	r0, #0
 8000854:	db19      	blt.n	800088a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000856:	68ac      	ldr	r4, [r5, #8]
 8000858:	4631      	mov	r1, r6
 800085a:	4628      	mov	r0, r5
 800085c:	2c00      	cmp	r4, #0
 800085e:	d0f6      	beq.n	800084e <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000860:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000862:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000864:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000866:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000868:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 800086c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000870:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000872:	d301      	bcc.n	8000878 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000874:	68eb      	ldr	r3, [r5, #12]
 8000876:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000878:	69eb      	ldr	r3, [r5, #28]
 800087a:	b10b      	cbz	r3, 8000880 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 800087c:	4628      	mov	r0, r5
 800087e:	4798      	blx	r3
 8000880:	2300      	movs	r3, #0
 8000882:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000886:	4620      	mov	r0, r4
}
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f384 8811 	msr	BASEPRI, r4
 800088e:	bd70      	pop	{r4, r5, r6, pc}

08000890 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000894:	b083      	sub	sp, #12
 8000896:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000898:	69c6      	ldr	r6, [r0, #28]
 800089a:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 800089c:	9201      	str	r2, [sp, #4]
 800089e:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80008a2:	b1ca      	cbz	r2, 80008d8 <iqReadTimeout+0x48>
 80008a4:	4683      	mov	fp, r0
 80008a6:	460d      	mov	r5, r1
 80008a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008ac:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 80008b0:	464a      	mov	r2, r9
 80008b2:	4629      	mov	r1, r5
 80008b4:	4658      	mov	r0, fp
 80008b6:	f7ff ff2b 	bl	8000710 <iq_read>
 80008ba:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 80008bc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80008be:	b194      	cbz	r4, 80008e6 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 80008c0:	b106      	cbz	r6, 80008c4 <iqReadTimeout+0x34>
        nfy(iqp);
 80008c2:	47b0      	blx	r6
 80008c4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80008c8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80008cc:	4425      	add	r5, r4
 80008ce:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80008d2:	f1b9 0f00 	cmp.w	r9, #0
 80008d6:	d1eb      	bne.n	80008b0 <iqReadTimeout+0x20>
 80008d8:	9801      	ldr	r0, [sp, #4]
 80008da:	2300      	movs	r3, #0
 80008dc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80008e0:	b003      	add	sp, #12
 80008e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e6:	4651      	mov	r1, sl
 80008e8:	f003 fbb2 	bl	8004050 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80008ec:	2800      	cmp	r0, #0
 80008ee:	d0df      	beq.n	80008b0 <iqReadTimeout+0x20>
  return max - n;
 80008f0:	9b01      	ldr	r3, [sp, #4]
 80008f2:	eba3 0009 	sub.w	r0, r3, r9
 80008f6:	2300      	movs	r3, #0
 80008f8:	f383 8811 	msr	BASEPRI, r3
}
 80008fc:	b003      	add	sp, #12
 80008fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000902:	bf00      	nop
	...

08000910 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000910:	b410      	push	{r4}
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000912:	61c3      	str	r3, [r0, #28]
  oqp->q_top     = bp + size;
 8000914:	188c      	adds	r4, r1, r2
                  qnotify_t onfy, void *link) {
 8000916:	9b01      	ldr	r3, [sp, #4]
  oqp->q_top     = bp + size;
 8000918:	6104      	str	r4, [r0, #16]
  oqp->q_counter = size;
 800091a:	6082      	str	r2, [r0, #8]
  oqp->q_link    = link;
}
 800091c:	bc10      	pop	{r4}
  oqp->q_buffer  = bp;
 800091e:	60c1      	str	r1, [r0, #12]
  oqp->q_link    = link;
 8000920:	6203      	str	r3, [r0, #32]
 8000922:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 8000926:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 800092a:	4770      	bx	lr
 800092c:	0000      	movs	r0, r0
	...

08000930 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000932:	2330      	movs	r3, #48	; 0x30
 8000934:	4604      	mov	r4, r0
 8000936:	460f      	mov	r7, r1
 8000938:	4616      	mov	r6, r2
 800093a:	f383 8811 	msr	BASEPRI, r3
}
 800093e:	e003      	b.n	8000948 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000940:	f003 fb86 	bl	8004050 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000944:	2800      	cmp	r0, #0
 8000946:	db19      	blt.n	800097c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 8000948:	68a5      	ldr	r5, [r4, #8]
 800094a:	4631      	mov	r1, r6
 800094c:	4620      	mov	r0, r4
 800094e:	2d00      	cmp	r5, #0
 8000950:	d0f6      	beq.n	8000940 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000952:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000954:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000956:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000958:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800095a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 800095c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800095e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000960:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000964:	429a      	cmp	r2, r3
 8000966:	d301      	bcc.n	800096c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000968:	68e3      	ldr	r3, [r4, #12]
 800096a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800096c:	69e3      	ldr	r3, [r4, #28]
 800096e:	b10b      	cbz	r3, 8000974 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000970:	4620      	mov	r0, r4
 8000972:	4798      	blx	r3
 8000974:	2000      	movs	r0, #0
 8000976:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800097a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800097c:	f385 8811 	msr	BASEPRI, r5
 8000980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000982:	bf00      	nop
	...

08000990 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000990:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000994:	429a      	cmp	r2, r3
 8000996:	d010      	beq.n	80009ba <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000998:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 800099a:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 800099c:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 800099e:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 80009a0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 80009a2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80009a4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80009a6:	6903      	ldr	r3, [r0, #16]
 80009a8:	4299      	cmp	r1, r3
 80009aa:	d301      	bcc.n	80009b0 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 80009ac:	68c3      	ldr	r3, [r0, #12]
 80009ae:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 80009b0:	2100      	movs	r1, #0
 80009b2:	f003 fb65 	bl	8004080 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 80009b6:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 80009b8:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 80009ba:	6882      	ldr	r2, [r0, #8]
 80009bc:	2a00      	cmp	r2, #0
 80009be:	d0eb      	beq.n	8000998 <oqGetI+0x8>
  return MSG_TIMEOUT;
 80009c0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
	...

080009d0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80009d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009d4:	b083      	sub	sp, #12
 80009d6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 80009d8:	69c6      	ldr	r6, [r0, #28]
 80009da:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 80009dc:	9201      	str	r2, [sp, #4]
 80009de:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80009e2:	b1ca      	cbz	r2, 8000a18 <oqWriteTimeout+0x48>
 80009e4:	4683      	mov	fp, r0
 80009e6:	460d      	mov	r5, r1
 80009e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80009ec:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 80009f0:	464a      	mov	r2, r9
 80009f2:	4629      	mov	r1, r5
 80009f4:	4658      	mov	r0, fp
 80009f6:	f7ff febb 	bl	8000770 <oq_write>
 80009fa:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 80009fc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80009fe:	b194      	cbz	r4, 8000a26 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 8000a00:	b106      	cbz	r6, 8000a04 <oqWriteTimeout+0x34>
        nfy(oqp);
 8000a02:	47b0      	blx	r6
 8000a04:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000a08:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 8000a0c:	4425      	add	r5, r4
 8000a0e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000a12:	f1b9 0f00 	cmp.w	r9, #0
 8000a16:	d1eb      	bne.n	80009f0 <oqWriteTimeout+0x20>
 8000a18:	9801      	ldr	r0, [sp, #4]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000a20:	b003      	add	sp, #12
 8000a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a26:	4651      	mov	r1, sl
 8000a28:	f003 fb12 	bl	8004050 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000a2c:	2800      	cmp	r0, #0
 8000a2e:	d0df      	beq.n	80009f0 <oqWriteTimeout+0x20>
  return max - n;
 8000a30:	9b01      	ldr	r3, [sp, #4]
 8000a32:	eba3 0009 	sub.w	r0, r3, r9
 8000a36:	2300      	movs	r3, #0
 8000a38:	f383 8811 	msr	BASEPRI, r3
}
 8000a3c:	b003      	add	sp, #12
 8000a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a42:	bf00      	nop
	...

08000a50 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000a50:	f001 b81e 	b.w	8001a90 <adc_lld_init>
	...

08000a60 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000a60:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000a62:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8000a64:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000a66:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000a68:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 8000a6a:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 8000a6c:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8000a70:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8000a74:	f003 bb54 	b.w	8004120 <chMtxObjectInit>
	...

08000a80 <mmcInit>:
 *
 * @init
 */
void mmcInit(void) {

}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
	...

08000a90 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8000a90:	300c      	adds	r0, #12
 8000a92:	f7ff befd 	b.w	8000890 <iqReadTimeout>
 8000a96:	bf00      	nop
	...

08000aa0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8000aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa4:	300c      	adds	r0, #12
 8000aa6:	f7ff bef3 	b.w	8000890 <iqReadTimeout>
 8000aaa:	bf00      	nop
 8000aac:	0000      	movs	r0, r0
	...

08000ab0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8000ab0:	3030      	adds	r0, #48	; 0x30
 8000ab2:	f7ff bf8d 	b.w	80009d0 <oqWriteTimeout>
 8000ab6:	bf00      	nop
	...

08000ac0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8000ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac4:	3030      	adds	r0, #48	; 0x30
 8000ac6:	f7ff bf83 	b.w	80009d0 <oqWriteTimeout>
 8000aca:	bf00      	nop
 8000acc:	0000      	movs	r0, r0
	...

08000ad0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8000ad0:	300c      	adds	r0, #12
 8000ad2:	f7ff beb5 	b.w	8000840 <iqGetTimeout>
 8000ad6:	bf00      	nop
	...

08000ae0 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8000ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae4:	300c      	adds	r0, #12
 8000ae6:	f7ff beab 	b.w	8000840 <iqGetTimeout>
 8000aea:	bf00      	nop
 8000aec:	0000      	movs	r0, r0
	...

08000af0 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8000af0:	3030      	adds	r0, #48	; 0x30
 8000af2:	f7ff bf1d 	b.w	8000930 <oqPutTimeout>
 8000af6:	bf00      	nop
	...

08000b00 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8000b00:	f04f 32ff 	mov.w	r2, #4294967295
 8000b04:	3030      	adds	r0, #48	; 0x30
 8000b06:	f7ff bf13 	b.w	8000930 <oqPutTimeout>
 8000b0a:	bf00      	nop
 8000b0c:	0000      	movs	r0, r0
	...

08000b10 <_ctl>:
 8000b10:	2901      	cmp	r1, #1
 8000b12:	bf14      	ite	ne
 8000b14:	f06f 0013 	mvnne.w	r0, #19
 8000b18:	2000      	moveq	r0, #0
 8000b1a:	4770      	bx	lr
 8000b1c:	0000      	movs	r0, r0
	...

08000b20 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8000b20:	f002 bb5e 	b.w	80031e0 <sd_lld_init>
	...

08000b30 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 8000b30:	4603      	mov	r3, r0
 8000b32:	4903      	ldr	r1, [pc, #12]	; (8000b40 <sdObjectInit+0x10>)
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 8000b34:	2201      	movs	r2, #1
  sdp->vmt = &vmt;
 8000b36:	f843 1b04 	str.w	r1, [r3], #4
  sdp->state = SD_STOP;
 8000b3a:	7202      	strb	r2, [r0, #8]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8000b3c:	6043      	str	r3, [r0, #4]
}
 8000b3e:	4770      	bx	lr
 8000b40:	080045c8 	.word	0x080045c8
	...

08000b50 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8000b50:	b510      	push	{r4, lr}
 8000b52:	2330      	movs	r3, #48	; 0x30
 8000b54:	4604      	mov	r4, r0
 8000b56:	f383 8811 	msr	BASEPRI, r3
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 8000b5a:	f002 fb91 	bl	8003280 <sd_lld_start>
  sdp->state = SD_READY;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	2000      	movs	r0, #0
 8000b62:	7223      	strb	r3, [r4, #8]
 8000b64:	f380 8811 	msr	BASEPRI, r0
#endif

  osalSysUnlock();

  return msg;
}
 8000b68:	bd10      	pop	{r4, pc}
 8000b6a:	bf00      	nop
 8000b6c:	0000      	movs	r0, r0
	...

08000b70 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000b70:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8000b72:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000b74:	4604      	mov	r4, r0
 8000b76:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 8000b78:	b13b      	cbz	r3, 8000b8a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	f104 000c 	add.w	r0, r4, #12
 8000b80:	f7ff fe3e 	bl	8000800 <iqPutI>
 8000b84:	2800      	cmp	r0, #0
 8000b86:	db0b      	blt.n	8000ba0 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 8000b88:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	4408      	add	r0, r1
 8000b8e:	f003 facf 	bl	8004130 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000b92:	4629      	mov	r1, r5
 8000b94:	f104 000c 	add.w	r0, r4, #12
 8000b98:	f7ff fe32 	bl	8000800 <iqPutI>
 8000b9c:	2800      	cmp	r0, #0
 8000b9e:	daf3      	bge.n	8000b88 <sdIncomingDataI+0x18>
 8000ba0:	1d20      	adds	r0, r4, #4
 8000ba2:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8000ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000baa:	f003 bac1 	b.w	8004130 <chEvtBroadcastFlagsI>
 8000bae:	bf00      	nop

08000bb0 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8000bb0:	f002 ba46 	b.w	8003040 <spi_lld_init>
	...

08000bc0 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8000bc0:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 8000bc2:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 8000bc4:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 8000bc6:	300c      	adds	r0, #12
 8000bc8:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8000bca:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8000bce:	f003 baa7 	b.w	8004120 <chMtxObjectInit>
 8000bd2:	bf00      	nop
	...

08000be0 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8000be0:	f001 bbc6 	b.w	8002370 <usb_lld_init>
	...

08000bf0 <usbObjectInit>:
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 8000bf0:	2301      	movs	r3, #1
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8000bf2:	2240      	movs	r2, #64	; 0x40
 8000bf4:	2100      	movs	r1, #0
void usbObjectInit(USBDriver *usbp) {
 8000bf6:	b510      	push	{r4, lr}
 8000bf8:	4604      	mov	r4, r0
  usbp->state        = USB_STOP;
 8000bfa:	f800 3b30 	strb.w	r3, [r0], #48
    usbp->in_params[i]  = NULL;
 8000bfe:	f003 fc47 	bl	8004490 <memset>
  usbp->config       = NULL;
 8000c02:	2300      	movs	r3, #0
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 8000c04:	e9c4 3301 	strd	r3, r3, [r4, #4]
  usbp->receiving    = 0;
}
 8000c08:	bd10      	pop	{r4, pc}
 8000c0a:	bf00      	nop
 8000c0c:	0000      	movs	r0, r0
	...

08000c10 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8000c10:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8000c12:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8000c14:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8000c16:	4604      	mov	r4, r0
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8000c18:	2224      	movs	r2, #36	; 0x24
  usbp->state         = USB_READY;
 8000c1a:	7003      	strb	r3, [r0, #0]
    usbp->epc[i] = NULL;
 8000c1c:	4629      	mov	r1, r5
  usbp->status        = 0;
 8000c1e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    usbp->epc[i] = NULL;
 8000c22:	300c      	adds	r0, #12
  usbp->transmitting  = 0;
 8000c24:	f840 5c04 	str.w	r5, [r0, #-4]
    usbp->epc[i] = NULL;
 8000c28:	f003 fc32 	bl	8004490 <memset>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8000c2c:	4620      	mov	r0, r4
  usbp->ep0state = USB_EP0_STP_WAITING;
 8000c2e:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  usb_lld_reset(usbp);
 8000c32:	f001 fbad 	bl	8002390 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8000c36:	6863      	ldr	r3, [r4, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	b123      	cbz	r3, 8000c46 <_usb_reset+0x36>
 8000c3c:	4629      	mov	r1, r5
 8000c3e:	4620      	mov	r0, r4
}
 8000c40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8000c44:	4718      	bx	r3
}
 8000c46:	bd70      	pop	{r4, r5, r6, pc}
	...

08000c50 <_usb_suspend>:
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8000c50:	7803      	ldrb	r3, [r0, #0]
 8000c52:	2b05      	cmp	r3, #5
 8000c54:	d00d      	beq.n	8000c72 <_usb_suspend+0x22>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
    usbp->state       = USB_SUSPENDED;
 8000c56:	2105      	movs	r1, #5

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8000c58:	6842      	ldr	r2, [r0, #4]
    usbp->saved_state = usbp->state;
 8000c5a:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 8000c5e:	7001      	strb	r1, [r0, #0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8000c60:	6813      	ldr	r3, [r2, #0]
void _usb_suspend(USBDriver *usbp) {
 8000c62:	b510      	push	{r4, lr}
 8000c64:	4604      	mov	r4, r0
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8000c66:	b10b      	cbz	r3, 8000c6c <_usb_suspend+0x1c>
 8000c68:	2104      	movs	r1, #4
 8000c6a:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60a3      	str	r3, [r4, #8]
        }
      }
    }
  #endif
  }
}
 8000c70:	bd10      	pop	{r4, pc}
 8000c72:	4770      	bx	lr
	...

08000c80 <_usb_wakeup>:
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 8000c80:	7801      	ldrb	r1, [r0, #0]
 8000c82:	2905      	cmp	r1, #5
 8000c84:	d000      	beq.n	8000c88 <_usb_wakeup+0x8>
    usbp->state = usbp->saved_state;

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
  }
}
 8000c86:	4770      	bx	lr
    usbp->state = usbp->saved_state;
 8000c88:	f890 c08c 	ldrb.w	ip, [r0, #140]	; 0x8c
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8000c8c:	6842      	ldr	r2, [r0, #4]
    usbp->state = usbp->saved_state;
 8000c8e:	f880 c000 	strb.w	ip, [r0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 8000c92:	6813      	ldr	r3, [r2, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0f6      	beq.n	8000c86 <_usb_wakeup+0x6>
 8000c98:	4718      	bx	r3
 8000c9a:	bf00      	nop
 8000c9c:	0000      	movs	r0, r0
	...

08000ca0 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8000ca0:	b570      	push	{r4, r5, r6, lr}
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8000ca2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 8000ca6:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8000ca8:	b113      	cbz	r3, 8000cb0 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8000caa:	2300      	movs	r3, #0
 8000cac:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8000cb0:	f104 0280 	add.w	r2, r4, #128	; 0x80
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f001 fc0b 	bl	80024d0 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8000cba:	6863      	ldr	r3, [r4, #4]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	b353      	cbz	r3, 8000d16 <_usb_ep0setup+0x76>
      !(usbp->config->requests_hook_cb(usbp))) {
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8000cc4:	b338      	cbz	r0, 8000d16 <_usb_ep0setup+0x76>
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8000cc6:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 8000cc8:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
  max = (size_t)get_hword(&usbp->setup[6]);
 8000ccc:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
  if (usbp->ep0n > max) {
 8000cd0:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000cd2:	bf2c      	ite	cs
 8000cd4:	462a      	movcs	r2, r5
    usbp->ep0n = max;
 8000cd6:	67a2      	strcc	r2, [r4, #120]	; 0x78
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000cd8:	0619      	lsls	r1, r3, #24
 8000cda:	f100 80da 	bmi.w	8000e92 <_usb_ep0setup+0x1f2>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 8000cde:	2a00      	cmp	r2, #0
 8000ce0:	f000 808d 	beq.w	8000dfe <_usb_ep0setup+0x15e>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8000ce4:	2215      	movs	r2, #21
 8000ce6:	2330      	movs	r3, #48	; 0x30
 8000ce8:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000cec:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000cf0:	8962      	ldrh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 8000cf2:	4620      	mov	r0, r4
  osp = usbp->epc[ep]->out_state;
 8000cf4:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000cf6:	f042 0201 	orr.w	r2, r2, #1
  osp = usbp->epc[ep]->out_state;
 8000cfa:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000cfc:	8162      	strh	r2, [r4, #10]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 8000cfe:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  osp->rxcnt  = 0;
 8000d02:	2400      	movs	r4, #0
  osp->rxsize = n;
 8000d04:	6019      	str	r1, [r3, #0]
  osp->rxbuf  = buf;
 8000d06:	609d      	str	r5, [r3, #8]
  usb_lld_start_out(usbp, ep);
 8000d08:	4621      	mov	r1, r4
  osp->rxcnt  = 0;
 8000d0a:	605c      	str	r4, [r3, #4]
  usb_lld_start_out(usbp, ep);
 8000d0c:	f001 fbf0 	bl	80024f0 <usb_lld_start_out>
 8000d10:	f384 8811 	msr	BASEPRI, r4
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8000d14:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8000d16:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8000d1a:	f013 0660 	ands.w	r6, r3, #96	; 0x60
 8000d1e:	4618      	mov	r0, r3
 8000d20:	d11c      	bne.n	8000d5c <_usb_ep0setup+0xbc>
           ((uint32_t)usbp->setup[1] << 8U))) {
 8000d22:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000d26:	f003 057f 	and.w	r5, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 8000d2a:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000d2e:	f240 3202 	movw	r2, #770	; 0x302
 8000d32:	4295      	cmp	r5, r2
 8000d34:	f000 8151 	beq.w	8000fda <_usb_ep0setup+0x33a>
 8000d38:	d840      	bhi.n	8000dbc <_usb_ep0setup+0x11c>
 8000d3a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000d3e:	f000 8108 	beq.w	8000f52 <_usb_ep0setup+0x2b2>
 8000d42:	d91d      	bls.n	8000d80 <_usb_ep0setup+0xe0>
 8000d44:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8000d48:	f000 8112 	beq.w	8000f70 <_usb_ep0setup+0x2d0>
 8000d4c:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 8000d50:	d104      	bne.n	8000d5c <_usb_ep0setup+0xbc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8000d52:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	f000 80d3 	beq.w	8000f02 <_usb_ep0setup+0x262>
      usb_lld_stall_in(usbp, 0);
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4620      	mov	r0, r4
 8000d60:	f001 ff3e 	bl	8002be0 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8000d64:	2100      	movs	r1, #0
 8000d66:	4620      	mov	r0, r4
 8000d68:	f001 ff2a 	bl	8002bc0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8000d6c:	6863      	ldr	r3, [r4, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	b113      	cbz	r3, 8000d78 <_usb_ep0setup+0xd8>
 8000d72:	2106      	movs	r1, #6
 8000d74:	4620      	mov	r0, r4
 8000d76:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 8000d78:	2306      	movs	r3, #6
 8000d7a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000d80:	2d01      	cmp	r5, #1
 8000d82:	d061      	beq.n	8000e48 <_usb_ep0setup+0x1a8>
 8000d84:	2d02      	cmp	r5, #2
 8000d86:	d151      	bne.n	8000e2c <_usb_ep0setup+0x18c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000d88:	f994 3084 	ldrsb.w	r3, [r4, #132]	; 0x84
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8000d8c:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000d8e:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
 8000d92:	2b00      	cmp	r3, #0
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8000d94:	f001 010f 	and.w	r1, r1, #15
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8000d98:	f2c0 80ac 	blt.w	8000ef4 <_usb_ep0setup+0x254>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8000d9c:	f001 fb78 	bl	8002490 <usb_lld_get_status_out>
 8000da0:	2801      	cmp	r0, #1
 8000da2:	f000 80ac 	beq.w	8000efe <_usb_ep0setup+0x25e>
 8000da6:	2802      	cmp	r0, #2
 8000da8:	d1d8      	bne.n	8000d5c <_usb_ep0setup+0xbc>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8000daa:	499a      	ldr	r1, [pc, #616]	; (8001014 <_usb_ep0setup+0x374>)
 8000dac:	2302      	movs	r3, #2
 8000dae:	2200      	movs	r2, #0
 8000db0:	e9c4 131d 	strd	r1, r3, [r4, #116]	; 0x74
 8000db4:	67e2      	str	r2, [r4, #124]	; 0x7c
        return true;
 8000db6:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8000dba:	e787      	b.n	8000ccc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000dbc:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000dc0:	f000 8103 	beq.w	8000fca <_usb_ep0setup+0x32a>
 8000dc4:	d947      	bls.n	8000e56 <_usb_ep0setup+0x1b6>
 8000dc6:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 8000dca:	d139      	bne.n	8000e40 <_usb_ep0setup+0x1a0>
      if (usbp->state == USB_ACTIVE) {
 8000dcc:	7823      	ldrb	r3, [r4, #0]
 8000dce:	2b04      	cmp	r3, #4
 8000dd0:	f000 80a1 	beq.w	8000f16 <_usb_ep0setup+0x276>
      if (usbp->setup[2] != 0U) {
 8000dd4:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000dd8:	b14b      	cbz	r3, 8000dee <_usb_ep0setup+0x14e>
        usbp->state = USB_ACTIVE;
 8000dda:	2104      	movs	r1, #4
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8000ddc:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 8000dde:	f884 308b 	strb.w	r3, [r4, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8000de2:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8000de4:	6813      	ldr	r3, [r2, #0]
 8000de6:	b113      	cbz	r3, 8000dee <_usb_ep0setup+0x14e>
 8000de8:	2102      	movs	r1, #2
 8000dea:	4620      	mov	r0, r4
 8000dec:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8000dee:	2300      	movs	r3, #0
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000df0:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8000df4:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8000df8:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000dfa:	0603      	lsls	r3, r0, #24
 8000dfc:	d463      	bmi.n	8000ec6 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8000dfe:	220b      	movs	r2, #11
 8000e00:	2330      	movs	r3, #48	; 0x30
 8000e02:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000e06:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000e0a:	8922      	ldrh	r2, [r4, #8]
  isp->txbuf  = buf;
 8000e0c:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8000e0e:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_in(usbp, ep);
 8000e10:	4620      	mov	r0, r4
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000e12:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 8000e16:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8000e18:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000e1a:	8122      	strh	r2, [r4, #8]
  isp->txbuf  = buf;
 8000e1c:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8000e1e:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8000e22:	f001 fbfd 	bl	8002620 <usb_lld_start_in>
 8000e26:	f385 8811 	msr	BASEPRI, r5
}
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000e2c:	2d00      	cmp	r5, #0
 8000e2e:	d195      	bne.n	8000d5c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8000e30:	2202      	movs	r2, #2
 8000e32:	f104 0188 	add.w	r1, r4, #136	; 0x88
 8000e36:	67e5      	str	r5, [r4, #124]	; 0x7c
 8000e38:	6761      	str	r1, [r4, #116]	; 0x74
 8000e3a:	4615      	mov	r5, r2
 8000e3c:	67a2      	str	r2, [r4, #120]	; 0x78
    return true;
 8000e3e:	e745      	b.n	8000ccc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000e40:	f640 4202 	movw	r2, #3074	; 0xc02
 8000e44:	4295      	cmp	r5, r2
 8000e46:	d189      	bne.n	8000d5c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8000e48:	2502      	movs	r5, #2
 8000e4a:	4973      	ldr	r1, [pc, #460]	; (8001018 <_usb_ep0setup+0x378>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	e9c4 151d 	strd	r1, r5, [r4, #116]	; 0x74
 8000e52:	67e2      	str	r2, [r4, #124]	; 0x7c
    return true;
 8000e54:	e73a      	b.n	8000ccc <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8000e56:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 8000e5a:	f000 809f 	beq.w	8000f9c <_usb_ep0setup+0x2fc>
 8000e5e:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 8000e62:	2d01      	cmp	r5, #1
 8000e64:	f63f af7a 	bhi.w	8000d5c <_usb_ep0setup+0xbc>
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8000e68:	6861      	ldr	r1, [r4, #4]
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 8000e70:	684d      	ldr	r5, [r1, #4]
 8000e72:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 8000e76:	f894 1083 	ldrb.w	r1, [r4, #131]	; 0x83
 8000e7a:	47a8      	blx	r5
    if (dp == NULL) {
 8000e7c:	2800      	cmp	r0, #0
 8000e7e:	f43f af6d 	beq.w	8000d5c <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8000e82:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8000e86:	e9d0 5200 	ldrd	r5, r2, [r0]
 8000e8a:	67e6      	str	r6, [r4, #124]	; 0x7c
 8000e8c:	e9c4 251d 	strd	r2, r5, [r4, #116]	; 0x74
    return true;
 8000e90:	e71c      	b.n	8000ccc <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 8000e92:	b1c2      	cbz	r2, 8000ec6 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_TX;
 8000e94:	2209      	movs	r2, #9
 8000e96:	2330      	movs	r3, #48	; 0x30
 8000e98:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000e9c:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000ea0:	8922      	ldrh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 8000ea2:	4620      	mov	r0, r4
  isp = usbp->epc[ep]->in_state;
 8000ea4:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000ea6:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 8000eaa:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000eac:	8122      	strh	r2, [r4, #8]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8000eae:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  isp->txcnt  = 0;
 8000eb2:	2400      	movs	r4, #0
  isp->txsize = n;
 8000eb4:	6019      	str	r1, [r3, #0]
  isp->txbuf  = buf;
 8000eb6:	609d      	str	r5, [r3, #8]
  usb_lld_start_in(usbp, ep);
 8000eb8:	4621      	mov	r1, r4
  isp->txcnt  = 0;
 8000eba:	605c      	str	r4, [r3, #4]
  usb_lld_start_in(usbp, ep);
 8000ebc:	f001 fbb0 	bl	8002620 <usb_lld_start_in>
 8000ec0:	f384 8811 	msr	BASEPRI, r4
}
 8000ec4:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8000ec6:	2214      	movs	r2, #20
 8000ec8:	2330      	movs	r3, #48	; 0x30
 8000eca:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8000ece:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000ed2:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8000ed4:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8000ed6:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8000ed8:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000eda:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 8000ede:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 8000ee0:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8000ee2:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8000ee4:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8000ee6:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 8000eea:	f001 fb01 	bl	80024f0 <usb_lld_start_out>
 8000eee:	f385 8811 	msr	BASEPRI, r5
}
 8000ef2:	bd70      	pop	{r4, r5, r6, pc}
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8000ef4:	f001 fadc 	bl	80024b0 <usb_lld_get_status_in>
 8000ef8:	2801      	cmp	r0, #1
 8000efa:	f47f af54 	bne.w	8000da6 <_usb_ep0setup+0x106>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8000efe:	4947      	ldr	r1, [pc, #284]	; (800101c <_usb_ep0setup+0x37c>)
 8000f00:	e754      	b.n	8000dac <_usb_ep0setup+0x10c>
      usbp->status |= 2U;
 8000f02:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000f06:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status |= 2U;
 8000f08:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000f0c:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status |= 2U;
 8000f10:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8000f14:	e771      	b.n	8000dfa <_usb_ep0setup+0x15a>
 8000f16:	2330      	movs	r3, #48	; 0x30
 8000f18:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 8000f1c:	68a3      	ldr	r3, [r4, #8]
    usbp->epc[i] = NULL;
 8000f1e:	2220      	movs	r2, #32
 8000f20:	4631      	mov	r1, r6
 8000f22:	f104 0010 	add.w	r0, r4, #16
  usbp->transmitting &= 1U;
 8000f26:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8000f2a:	60a3      	str	r3, [r4, #8]
    usbp->epc[i] = NULL;
 8000f2c:	f003 fab0 	bl	8004490 <memset>
  usb_lld_disable_endpoints(usbp);
 8000f30:	4620      	mov	r0, r4
 8000f32:	f001 faa5 	bl	8002480 <usb_lld_disable_endpoints>
 8000f36:	f386 8811 	msr	BASEPRI, r6
        usbp->state = USB_SELECTED;
 8000f3a:	2103      	movs	r1, #3
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8000f3c:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 8000f3e:	f884 608b 	strb.w	r6, [r4, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8000f42:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	f43f af44 	beq.w	8000dd4 <_usb_ep0setup+0x134>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	4798      	blx	r3
 8000f50:	e740      	b.n	8000dd4 <_usb_ep0setup+0x134>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8000f52:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	f47f af00 	bne.w	8000d5c <_usb_ep0setup+0xbc>
      usbp->status &= ~2U;
 8000f5c:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000f60:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status &= ~2U;
 8000f62:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8000f66:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status &= ~2U;
 8000f6a:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8000f6e:	e744      	b.n	8000dfa <_usb_ep0setup+0x15a>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8000f70:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	f47f aef1 	bne.w	8000d5c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8000f7a:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 8000f7e:	f013 010f 	ands.w	r1, r3, #15
 8000f82:	d006      	beq.n	8000f92 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8000f84:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8000f86:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8000f88:	d439      	bmi.n	8000ffe <_usb_ep0setup+0x35e>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 8000f8a:	f001 fe39 	bl	8002c00 <usb_lld_clear_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000f8e:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8000f92:	2300      	movs	r3, #0
 8000f94:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8000f98:	67e3      	str	r3, [r4, #124]	; 0x7c
    return true;
 8000f9a:	e72e      	b.n	8000dfa <_usb_ep0setup+0x15a>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8000f9c:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
 8000fa0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000fa4:	d1f5      	bne.n	8000f92 <_usb_ep0setup+0x2f2>
  usbp->address = usbp->setup[2];
 8000fa6:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  usb_lld_set_address(usbp);
 8000faa:	4620      	mov	r0, r4
  usbp->address = usbp->setup[2];
 8000fac:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8000fb0:	f001 fa56 	bl	8002460 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8000fb4:	6863      	ldr	r3, [r4, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	b113      	cbz	r3, 8000fc0 <_usb_ep0setup+0x320>
 8000fba:	2101      	movs	r1, #1
 8000fbc:	4620      	mov	r0, r4
 8000fbe:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8000fc0:	2303      	movs	r3, #3
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000fc2:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
  usbp->state = USB_SELECTED;
 8000fc6:	7023      	strb	r3, [r4, #0]
}
 8000fc8:	e7e3      	b.n	8000f92 <_usb_ep0setup+0x2f2>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f104 018b 	add.w	r1, r4, #139	; 0x8b
 8000fd0:	67e6      	str	r6, [r4, #124]	; 0x7c
 8000fd2:	4615      	mov	r5, r2
 8000fd4:	e9c4 121d 	strd	r1, r2, [r4, #116]	; 0x74
    return true;
 8000fd8:	e678      	b.n	8000ccc <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8000fda:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f47f aebc 	bne.w	8000d5c <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8000fe4:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 8000fe8:	f013 010f 	ands.w	r1, r3, #15
 8000fec:	d0d1      	beq.n	8000f92 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8000fee:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8000ff0:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8000ff2:	d409      	bmi.n	8001008 <_usb_ep0setup+0x368>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8000ff4:	f001 fde4 	bl	8002bc0 <usb_lld_stall_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8000ff8:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8000ffc:	e7c9      	b.n	8000f92 <_usb_ep0setup+0x2f2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8000ffe:	f001 fe0f 	bl	8002c20 <usb_lld_clear_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001002:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001006:	e7c4      	b.n	8000f92 <_usb_ep0setup+0x2f2>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001008:	f001 fdea 	bl	8002be0 <usb_lld_stall_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800100c:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001010:	e7bf      	b.n	8000f92 <_usb_ep0setup+0x2f2>
 8001012:	bf00      	nop
 8001014:	080045f0 	.word	0x080045f0
 8001018:	080045f8 	.word	0x080045f8
 800101c:	080045f4 	.word	0x080045f4

08001020 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001020:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001022:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001026:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001028:	2b15      	cmp	r3, #21
 800102a:	d827      	bhi.n	800107c <_usb_ep0in+0x5c>
 800102c:	e8df f003 	tbb	[pc, r3]
 8001030:	26262627 	.word	0x26262627
 8001034:	26272626 	.word	0x26272626
 8001038:	38100b26 	.word	0x38100b26
 800103c:	26262626 	.word	0x26262626
 8001040:	26262626 	.word	0x26262626
 8001044:	2727      	.short	0x2727
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001046:	6f85      	ldr	r5, [r0, #120]	; 0x78
    max = (size_t)get_hword(&usbp->setup[6]);
 8001048:	f8b0 3086 	ldrh.w	r3, [r0, #134]	; 0x86
    if ((usbp->ep0n < max) &&
 800104c:	429d      	cmp	r5, r3
 800104e:	d32e      	bcc.n	80010ae <_usb_ep0in+0x8e>
      return;
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001050:	2214      	movs	r2, #20
 8001052:	2330      	movs	r3, #48	; 0x30
 8001054:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001058:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800105c:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800105e:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001060:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001062:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001064:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 8001068:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 800106a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800106c:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 800106e:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8001070:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 8001074:	f001 fa3c 	bl	80024f0 <usb_lld_start_out>
 8001078:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 800107c:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 800107e:	2100      	movs	r1, #0
 8001080:	f001 fdae 	bl	8002be0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001084:	2100      	movs	r1, #0
 8001086:	4620      	mov	r0, r4
 8001088:	f001 fd9a 	bl	8002bc0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800108c:	6863      	ldr	r3, [r4, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	b113      	cbz	r3, 8001098 <_usb_ep0in+0x78>
 8001092:	2106      	movs	r1, #6
 8001094:	4620      	mov	r0, r4
 8001096:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8001098:	2306      	movs	r3, #6
 800109a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800109e:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 80010a0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80010a2:	b103      	cbz	r3, 80010a6 <_usb_ep0in+0x86>
      usbp->ep0endcb(usbp);
 80010a4:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80010a6:	2300      	movs	r3, #0
 80010a8:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80010ac:	bd38      	pop	{r3, r4, r5, pc}
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 80010ae:	68c3      	ldr	r3, [r0, #12]
 80010b0:	8a1b      	ldrh	r3, [r3, #16]
 80010b2:	fbb5 f2f3 	udiv	r2, r5, r3
 80010b6:	fb03 5512 	mls	r5, r3, r2, r5
    if ((usbp->ep0n < max) &&
 80010ba:	2d00      	cmp	r5, #0
 80010bc:	d1c8      	bne.n	8001050 <_usb_ep0in+0x30>
 80010be:	2330      	movs	r3, #48	; 0x30
 80010c0:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80010c4:	8902      	ldrh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 80010c6:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 80010c8:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80010ca:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 80010ce:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80010d0:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 80010d2:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 80010d4:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 80010d8:	f001 faa2 	bl	8002620 <usb_lld_start_in>
 80010dc:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 80010e0:	230a      	movs	r3, #10
 80010e2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80010e6:	bd38      	pop	{r3, r4, r5, pc}
	...

080010f0 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80010f0:	b538      	push	{r3, r4, r5, lr}

  (void)ep;
  switch (usbp->ep0state) {
 80010f2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80010f6:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 80010f8:	2b15      	cmp	r3, #21
 80010fa:	d821      	bhi.n	8001140 <_usb_ep0out+0x50>
 80010fc:	e8df f003 	tbb	[pc, r3]
 8001100:	20202021 	.word	0x20202021
 8001104:	20212020 	.word	0x20212020
 8001108:	21212120 	.word	0x21212120
 800110c:	20202020 	.word	0x20202020
 8001110:	20202020 	.word	0x20202020
 8001114:	0b32      	.short	0x0b32
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001116:	220b      	movs	r2, #11
 8001118:	2330      	movs	r3, #48	; 0x30
 800111a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 800111e:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001122:	8902      	ldrh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001124:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8001126:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001128:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 800112c:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 800112e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001130:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001132:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001134:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001138:	f001 fa72 	bl	8002620 <usb_lld_start_in>
 800113c:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001140:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 8001142:	2100      	movs	r1, #0
 8001144:	f001 fd4c 	bl	8002be0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001148:	2100      	movs	r1, #0
 800114a:	4620      	mov	r0, r4
 800114c:	f001 fd38 	bl	8002bc0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8001150:	6863      	ldr	r3, [r4, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	b113      	cbz	r3, 800115c <_usb_ep0out+0x6c>
 8001156:	2106      	movs	r1, #6
 8001158:	4620      	mov	r0, r4
 800115a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800115c:	2306      	movs	r3, #6
 800115e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001162:	bd38      	pop	{r3, r4, r5, pc}
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8001164:	68c3      	ldr	r3, [r0, #12]
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1e8      	bne.n	8001140 <_usb_ep0out+0x50>
    if (usbp->ep0endcb != NULL) {
 800116e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8001170:	b103      	cbz	r3, 8001174 <_usb_ep0out+0x84>
      usbp->ep0endcb(usbp);
 8001172:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 8001174:	2300      	movs	r3, #0
 8001176:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 800117a:	bd38      	pop	{r3, r4, r5, pc}
 800117c:	0000      	movs	r0, r0
	...

08001180 <halCommunityInit>:
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8001180:	f000 b806 	b.w	8001190 <fsmcInit>
	...

08001190 <fsmcInit>:
 *
 * @notapi
 */
void fsmcInit(void) {

  if (FSMCD1.state == FSMC_UNINIT) {
 8001190:	4b03      	ldr	r3, [pc, #12]	; (80011a0 <fsmcInit+0x10>)
 8001192:	781a      	ldrb	r2, [r3, #0]
 8001194:	b91a      	cbnz	r2, 800119e <fsmcInit+0xe>
    FSMCD1.state  = FSMC_STOP;
 8001196:	2101      	movs	r1, #1
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 8001198:	4a02      	ldr	r2, [pc, #8]	; (80011a4 <fsmcInit+0x14>)
    FSMCD1.state  = FSMC_STOP;
 800119a:	7019      	strb	r1, [r3, #0]
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 800119c:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 800119e:	4770      	bx	lr
 80011a0:	24000000 	.word	0x24000000
 80011a4:	52004140 	.word	0x52004140
	...

080011b0 <fsmcStart>:
void fsmcStart(FSMCDriver *fsmcp) {

  osalDbgAssert((fsmcp->state == FSMC_STOP) || (fsmcp->state == FSMC_READY),
                "invalid state");

  if (fsmcp->state == FSMC_STOP) {
 80011b0:	7803      	ldrb	r3, [r0, #0]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d000      	beq.n	80011b8 <fsmcStart+0x8>
    }
#endif /* STM32_FSMC_USE_FSMC1 */

    fsmcp->state = FSMC_READY;
  }
}
 80011b6:	4770      	bx	lr
    if (&FSMCD1 == fsmcp) {
 80011b8:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <fsmcStart+0x48>)
 80011ba:	4298      	cmp	r0, r3
 80011bc:	d002      	beq.n	80011c4 <fsmcStart+0x14>
    fsmcp->state = FSMC_READY;
 80011be:	2302      	movs	r3, #2
 80011c0:	7003      	strb	r3, [r0, #0]
}
 80011c2:	4770      	bx	lr
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 80011c4:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <fsmcStart+0x4c>)
 80011c6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80011c8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80011cc:	67da      	str	r2, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 80011ce:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80011d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80011d4:	67da      	str	r2, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 80011d6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 */
__STATIC_INLINE void rccEnableAHB3(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB3ENR |= mask;
 80011d8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80011dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80011e0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  if (lp) {
    RCC_C1->AHB3LPENR |= mask;
  }
  else {
    RCC_C1->AHB3LPENR &= ~mask;
 80011e4:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 80011e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80011ec:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  }
  (void)RCC_C1->AHB3LPENR;
 80011f0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
  else {
    RCC_C2->AHB3LPENR &= ~mask;
  }
  (void)RCC_C2->AHB3LPENR;
#endif
}
 80011f4:	e7e3      	b.n	80011be <fsmcStart+0xe>
 80011f6:	bf00      	nop
 80011f8:	24000000 	.word	0x24000000
 80011fc:	58024400 	.word	0x58024400

08001200 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8001200:	b510      	push	{r4, lr}

  CH_IRQ_PROLOGUE();
 8001202:	4c05      	ldr	r4, [pc, #20]	; (8001218 <Vector100+0x18>)
 8001204:	4620      	mov	r0, r4
 8001206:	f002 fb83 	bl	8003910 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 800120a:	4620      	mov	r0, r4
 800120c:	f002 fb98 	bl	8003940 <__trace_isr_leave>
}
 8001210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CH_IRQ_EPILOGUE();
 8001214:	f003 b894 	b.w	8004340 <__port_irq_epilogue>
 8001218:	080045fc 	.word	0x080045fc
 800121c:	00000000 	.word	0x00000000

08001220 <sdramInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdramInit(void) {
 8001220:	b508      	push	{r3, lr}
  fsmcInit();
 8001222:	f7ff ffb5 	bl	8001190 <fsmcInit>
 *
 * @init
 */
void sdramObjectInit(SDRAMDriver *sdramp) {
  
  sdramp->sdram = FSMCD1.sdram;
 8001226:	4a03      	ldr	r2, [pc, #12]	; (8001234 <sdramInit+0x14>)
 8001228:	4b03      	ldr	r3, [pc, #12]	; (8001238 <sdramInit+0x18>)
  sdramp->state  = SDRAM_STOP;
 800122a:	2101      	movs	r1, #1
  sdramp->sdram = FSMCD1.sdram;
 800122c:	6852      	ldr	r2, [r2, #4]
  sdramp->state  = SDRAM_STOP;
 800122e:	7019      	strb	r1, [r3, #0]
  sdramp->sdram = FSMCD1.sdram;
 8001230:	605a      	str	r2, [r3, #4]
}
 8001232:	bd08      	pop	{r3, pc}
 8001234:	24000000 	.word	0x24000000
 8001238:	240003e8 	.word	0x240003e8
 800123c:	00000000 	.word	0x00000000

08001240 <sdramStart>:
 */
void sdramStart(SDRAMDriver *sdramp, const SDRAMConfig *config) {

  osalDbgCheck((sdramp != NULL) && (config != NULL));

  if (FSMCD1.state == FSMC_STOP)
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <sdramStart+0x34>)
void sdramStart(SDRAMDriver *sdramp, const SDRAMConfig *config) {
 8001242:	b510      	push	{r4, lr}
  if (FSMCD1.state == FSMC_STOP)
 8001244:	781a      	ldrb	r2, [r3, #0]
void sdramStart(SDRAMDriver *sdramp, const SDRAMConfig *config) {
 8001246:	b082      	sub	sp, #8
 8001248:	4604      	mov	r4, r0
  if (FSMCD1.state == FSMC_STOP)
 800124a:	2a01      	cmp	r2, #1
 800124c:	d00c      	beq.n	8001268 <sdramStart+0x28>
 800124e:	2330      	movs	r3, #48	; 0x30
 8001250:	f383 8811 	msr	BASEPRI, r3
    fsmcStart(&FSMCD1);

  osalSysLock();
  osalDbgAssert((sdramp->state == SDRAM_STOP) || (sdramp->state == SDRAM_READY),
              "invalid state");
  sdram_lld_start(sdramp, config);
 8001254:	4620      	mov	r0, r4
 8001256:	f002 f943 	bl	80034e0 <sdram_lld_start>
  sdramp->state = SDRAM_READY;
 800125a:	2202      	movs	r2, #2
 800125c:	2300      	movs	r3, #0
 800125e:	7022      	strb	r2, [r4, #0]
 8001260:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();
}
 8001264:	b002      	add	sp, #8
 8001266:	bd10      	pop	{r4, pc}
    fsmcStart(&FSMCD1);
 8001268:	4618      	mov	r0, r3
 800126a:	9101      	str	r1, [sp, #4]
 800126c:	f7ff ffa0 	bl	80011b0 <fsmcStart>
 8001270:	9901      	ldr	r1, [sp, #4]
 8001272:	e7ec      	b.n	800124e <sdramStart+0xe>
 8001274:	24000000 	.word	0x24000000
	...

08001280 <chvprintf>:
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 8001280:	460b      	mov	r3, r1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8001282:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001286:	460e      	mov	r6, r1
 8001288:	b087      	sub	sp, #28
    c = *fmt++;
 800128a:	f813 1b01 	ldrb.w	r1, [r3], #1
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 800128e:	9201      	str	r2, [sp, #4]
    if (c == 0) {
 8001290:	2900      	cmp	r1, #0
 8001292:	f000 820f 	beq.w	80016b4 <chvprintf+0x434>
 8001296:	4604      	mov	r4, r0
  int n = 0;
 8001298:	f04f 0900 	mov.w	r9, #0
 800129c:	e00c      	b.n	80012b8 <chvprintf+0x38>
      return n;
    }
    
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 800129e:	6822      	ldr	r2, [r4, #0]
 80012a0:	4620      	mov	r0, r4
      n++;
 80012a2:	f109 0901 	add.w	r9, r9, #1
      continue;
 80012a6:	461e      	mov	r6, r3
      streamPut(chp, (uint8_t)c);
 80012a8:	68d2      	ldr	r2, [r2, #12]
 80012aa:	4790      	blx	r2
    c = *fmt++;
 80012ac:	4633      	mov	r3, r6
 80012ae:	f813 1b01 	ldrb.w	r1, [r3], #1
    if (c == 0) {
 80012b2:	2900      	cmp	r1, #0
 80012b4:	f000 80df 	beq.w	8001476 <chvprintf+0x1f6>
    if (c != '%') {
 80012b8:	2925      	cmp	r1, #37	; 0x25
 80012ba:	d1f0      	bne.n	800129e <chvprintf+0x1e>
    p = tmpbuf;
    s = tmpbuf;

    /* Alignment mode.*/
    left_align = false;
    if (*fmt == '-') {
 80012bc:	7872      	ldrb	r2, [r6, #1]
 80012be:	2a2d      	cmp	r2, #45	; 0x2d
 80012c0:	f000 80c5 	beq.w	800144e <chvprintf+0x1ce>
    left_align = false;
 80012c4:	f04f 0e00 	mov.w	lr, #0
      left_align = true;
    }

    /* Sign mode.*/
    do_sign = false;
    if (*fmt == '+') {
 80012c8:	7819      	ldrb	r1, [r3, #0]
 80012ca:	292b      	cmp	r1, #43	; 0x2b
 80012cc:	f000 80bb 	beq.w	8001446 <chvprintf+0x1c6>
    do_sign = false;
 80012d0:	2500      	movs	r5, #0
      do_sign = true;
    }

    /* Filler mode.*/
    filler = ' ';
    if (*fmt == '0') {
 80012d2:	2930      	cmp	r1, #48	; 0x30
 80012d4:	f000 80b3 	beq.w	800143e <chvprintf+0x1be>
    filler = ' ';
 80012d8:	2720      	movs	r7, #32
      fmt++;
      filler = '0';
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 80012da:	292a      	cmp	r1, #42	; 0x2a
 80012dc:	d14d      	bne.n	800137a <chvprintf+0xfa>
      width = va_arg(ap, int);
      ++fmt;
      c = *fmt++;
 80012de:	7859      	ldrb	r1, [r3, #1]
 80012e0:	1c9e      	adds	r6, r3, #2
      width = va_arg(ap, int);
 80012e2:	f8dd a004 	ldr.w	sl, [sp, #4]
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
    if (c == '.') {
 80012e6:	292e      	cmp	r1, #46	; 0x2e
      width = va_arg(ap, int);
 80012e8:	f85a 2b04 	ldr.w	r2, [sl], #4
    if (c == '.') {
 80012ec:	d05b      	beq.n	80013a6 <chvprintf+0x126>
    precision = 0;
 80012ee:	2000      	movs	r0, #0
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 80012f0:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 80012f4:	2b4c      	cmp	r3, #76	; 0x4c
 80012f6:	d163      	bne.n	80013c0 <chvprintf+0x140>
      is_long = true;
      c = *fmt++;
 80012f8:	f816 1b01 	ldrb.w	r1, [r6], #1
      if (c == 0) {
 80012fc:	2900      	cmp	r1, #0
 80012fe:	f000 80ba 	beq.w	8001476 <chvprintf+0x1f6>
    else {
      is_long = (c >= 'A') && (c <= 'Z');
    }

    /* Command decoding.*/
    switch (c) {
 8001302:	f1a1 0344 	sub.w	r3, r1, #68	; 0x44
 8001306:	2b34      	cmp	r3, #52	; 0x34
 8001308:	f200 80b9 	bhi.w	800147e <chvprintf+0x1fe>
 800130c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001310:	00b701a0 	.word	0x00b701a0
 8001314:	00b700b7 	.word	0x00b700b7
 8001318:	01a000b7 	.word	0x01a000b7
 800131c:	00b700b7 	.word	0x00b700b7
 8001320:	00b700b7 	.word	0x00b700b7
 8001324:	013600b7 	.word	0x013600b7
 8001328:	00b700e7 	.word	0x00b700e7
 800132c:	00b700b7 	.word	0x00b700b7
 8001330:	01c600b7 	.word	0x01c600b7
 8001334:	00b700b7 	.word	0x00b700b7
 8001338:	00b700e7 	.word	0x00b700e7
 800133c:	00b700b7 	.word	0x00b700b7
 8001340:	00b700b7 	.word	0x00b700b7
 8001344:	00b700b7 	.word	0x00b700b7
 8001348:	00b700b7 	.word	0x00b700b7
 800134c:	015900b7 	.word	0x015900b7
 8001350:	00b701a0 	.word	0x00b701a0
 8001354:	00b700b7 	.word	0x00b700b7
 8001358:	01a000b7 	.word	0x01a000b7
 800135c:	00b700b7 	.word	0x00b700b7
 8001360:	00b700b7 	.word	0x00b700b7
 8001364:	013600b7 	.word	0x013600b7
 8001368:	00b700e7 	.word	0x00b700e7
 800136c:	013900b7 	.word	0x013900b7
 8001370:	01c600b7 	.word	0x01c600b7
 8001374:	00b700b7 	.word	0x00b700b7
 8001378:	00e7      	.short	0x00e7
        c = *fmt++;
 800137a:	1c5e      	adds	r6, r3, #1
        if (c == 0) {
 800137c:	2900      	cmp	r1, #0
 800137e:	d07a      	beq.n	8001476 <chvprintf+0x1f6>
      width = 0;
 8001380:	2200      	movs	r2, #0
 8001382:	e005      	b.n	8001390 <chvprintf+0x110>
        c = *fmt++;
 8001384:	f816 1b01 	ldrb.w	r1, [r6], #1
          width = width * 10 + c;
 8001388:	eb03 0240 	add.w	r2, r3, r0, lsl #1
        if (c == 0) {
 800138c:	2900      	cmp	r1, #0
 800138e:	d072      	beq.n	8001476 <chvprintf+0x1f6>
        if (c >= '0' && c <= '9') {
 8001390:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
          width = width * 10 + c;
 8001394:	eb02 0082 	add.w	r0, r2, r2, lsl #2
        if (c >= '0' && c <= '9') {
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b09      	cmp	r3, #9
 800139c:	d9f2      	bls.n	8001384 <chvprintf+0x104>
    if (c == '.') {
 800139e:	292e      	cmp	r1, #46	; 0x2e
 80013a0:	f8dd a004 	ldr.w	sl, [sp, #4]
 80013a4:	d1a3      	bne.n	80012ee <chvprintf+0x6e>
      c = *fmt++;
 80013a6:	7831      	ldrb	r1, [r6, #0]
      if (c == 0) {
 80013a8:	2900      	cmp	r1, #0
 80013aa:	d064      	beq.n	8001476 <chvprintf+0x1f6>
      if (c == '*') {
 80013ac:	292a      	cmp	r1, #42	; 0x2a
 80013ae:	d152      	bne.n	8001456 <chvprintf+0x1d6>
        c = *fmt++;
 80013b0:	7871      	ldrb	r1, [r6, #1]
 80013b2:	3602      	adds	r6, #2
        precision = va_arg(ap, int);
 80013b4:	f85a 0b04 	ldr.w	r0, [sl], #4
    if (c == 'l' || c == 'L') {
 80013b8:	f001 03df 	and.w	r3, r1, #223	; 0xdf
 80013bc:	2b4c      	cmp	r3, #76	; 0x4c
 80013be:	d09b      	beq.n	80012f8 <chvprintf+0x78>
      is_long = (c >= 'A') && (c <= 'Z');
 80013c0:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
    switch (c) {
 80013c4:	f1a1 0c44 	sub.w	ip, r1, #68	; 0x44
      is_long = (c >= 'A') && (c <= 'Z');
 80013c8:	b2db      	uxtb	r3, r3
    switch (c) {
 80013ca:	f1bc 0f34 	cmp.w	ip, #52	; 0x34
 80013ce:	d856      	bhi.n	800147e <chvprintf+0x1fe>
 80013d0:	e8df f01c 	tbh	[pc, ip, lsl #1]
 80013d4:	00550109 	.word	0x00550109
 80013d8:	00550055 	.word	0x00550055
 80013dc:	01090055 	.word	0x01090055
 80013e0:	00550055 	.word	0x00550055
 80013e4:	00550055 	.word	0x00550055
 80013e8:	00d40055 	.word	0x00d40055
 80013ec:	00550085 	.word	0x00550085
 80013f0:	00550055 	.word	0x00550055
 80013f4:	01640055 	.word	0x01640055
 80013f8:	00550055 	.word	0x00550055
 80013fc:	00550085 	.word	0x00550085
 8001400:	00550055 	.word	0x00550055
 8001404:	00550055 	.word	0x00550055
 8001408:	00550055 	.word	0x00550055
 800140c:	00550055 	.word	0x00550055
 8001410:	00f70055 	.word	0x00f70055
 8001414:	00550109 	.word	0x00550109
 8001418:	00550055 	.word	0x00550055
 800141c:	01090055 	.word	0x01090055
 8001420:	00550055 	.word	0x00550055
 8001424:	00550055 	.word	0x00550055
 8001428:	00d40055 	.word	0x00d40055
 800142c:	00550085 	.word	0x00550085
 8001430:	00d70055 	.word	0x00d70055
 8001434:	01640055 	.word	0x01640055
 8001438:	00550055 	.word	0x00550055
 800143c:	0085      	.short	0x0085
      fmt++;
 800143e:	3301      	adds	r3, #1
      filler = '0';
 8001440:	460f      	mov	r7, r1
    if ( *fmt == '*') {
 8001442:	7819      	ldrb	r1, [r3, #0]
 8001444:	e749      	b.n	80012da <chvprintf+0x5a>
    if (*fmt == '0') {
 8001446:	7859      	ldrb	r1, [r3, #1]
      do_sign = true;
 8001448:	2501      	movs	r5, #1
      fmt++;
 800144a:	3301      	adds	r3, #1
 800144c:	e741      	b.n	80012d2 <chvprintf+0x52>
      fmt++;
 800144e:	1cb3      	adds	r3, r6, #2
      left_align = true;
 8001450:	f04f 0e01 	mov.w	lr, #1
 8001454:	e738      	b.n	80012c8 <chvprintf+0x48>
      c = *fmt++;
 8001456:	3601      	adds	r6, #1
    precision = 0;
 8001458:	2000      	movs	r0, #0
        while (c >= '0' && c <= '9') {
 800145a:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
          precision = precision * 10 + c;
 800145e:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
        while (c >= '0' && c <= '9') {
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b09      	cmp	r3, #9
 8001466:	f63f af43 	bhi.w	80012f0 <chvprintf+0x70>
          c = *fmt++;
 800146a:	f816 1b01 	ldrb.w	r1, [r6], #1
          precision = precision * 10 + c;
 800146e:	eb03 004c 	add.w	r0, r3, ip, lsl #1
          if (c == 0) {
 8001472:	2900      	cmp	r1, #0
 8001474:	d1f1      	bne.n	800145a <chvprintf+0x1da>
      streamPut(chp, (uint8_t)filler);
      n++;
      width--;
    }
  }
}
 8001476:	4648      	mov	r0, r9
 8001478:	b007      	add	sp, #28
 800147a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      *p++ = c;
 800147e:	3a01      	subs	r2, #1
 8001480:	f88d 100c 	strb.w	r1, [sp, #12]
      break;
 8001484:	f8cd a004 	str.w	sl, [sp, #4]
 8001488:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 800148c:	f1be 0f00 	cmp.w	lr, #0
 8001490:	f040 80a5 	bne.w	80015de <chvprintf+0x35e>
    if (width < 0) {
 8001494:	2a00      	cmp	r2, #0
    if (left_align == false) {
 8001496:	4675      	mov	r5, lr
 8001498:	f10d 0a0c 	add.w	sl, sp, #12
      width = -width;
 800149c:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 80014a0:	dc53      	bgt.n	800154a <chvprintf+0x2ca>
    while (--i >= 0) {
 80014a2:	2d00      	cmp	r5, #0
 80014a4:	db0d      	blt.n	80014c2 <chvprintf+0x242>
 80014a6:	f105 0801 	add.w	r8, r5, #1
 80014aa:	44d0      	add	r8, sl
      streamPut(chp, (uint8_t)*s++);
 80014ac:	6823      	ldr	r3, [r4, #0]
 80014ae:	4620      	mov	r0, r4
 80014b0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	4798      	blx	r3
    while (--i >= 0) {
 80014b8:	45c2      	cmp	sl, r8
 80014ba:	d1f7      	bne.n	80014ac <chvprintf+0x22c>
 80014bc:	f109 0901 	add.w	r9, r9, #1
      n++;
 80014c0:	44a9      	add	r9, r5
    while (width) {
 80014c2:	f1bb 0f00 	cmp.w	fp, #0
 80014c6:	f43f aef1 	beq.w	80012ac <chvprintf+0x2c>
 80014ca:	465d      	mov	r5, fp
      streamPut(chp, (uint8_t)filler);
 80014cc:	6823      	ldr	r3, [r4, #0]
 80014ce:	4639      	mov	r1, r7
 80014d0:	4620      	mov	r0, r4
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4798      	blx	r3
    while (width) {
 80014d6:	3d01      	subs	r5, #1
 80014d8:	d1f8      	bne.n	80014cc <chvprintf+0x24c>
      n++;
 80014da:	44d9      	add	r9, fp
 80014dc:	e6e6      	b.n	80012ac <chvprintf+0x2c>
    switch (c) {
 80014de:	f04f 0810 	mov.w	r8, #16
        l = va_arg(ap, unsigned int);
 80014e2:	4653      	mov	r3, sl
 80014e4:	f853 0b04 	ldr.w	r0, [r3], #4
 80014e8:	9301      	str	r3, [sp, #4]
  q = p + MAX_FILLER;
 80014ea:	f10d 0317 	add.w	r3, sp, #23
 80014ee:	e000      	b.n	80014f2 <chvprintf+0x272>
 80014f0:	462b      	mov	r3, r5
    i = (int)(l % radix);
 80014f2:	4684      	mov	ip, r0
    *--q = i;
 80014f4:	1e5d      	subs	r5, r3, #1
    i = (int)(l % radix);
 80014f6:	fbb0 f0f8 	udiv	r0, r0, r8
 80014fa:	fb08 ca10 	mls	sl, r8, r0, ip
    i += '0';
 80014fe:	f10a 0130 	add.w	r1, sl, #48	; 0x30
    if (i > '9') {
 8001502:	2939      	cmp	r1, #57	; 0x39
      i += 'A' - '0' - 10;
 8001504:	bfc8      	it	gt
 8001506:	f10a 0137 	addgt.w	r1, sl, #55	; 0x37
  } while ((ll /= radix) != 0);
 800150a:	45c4      	cmp	ip, r8
    *--q = i;
 800150c:	b2c9      	uxtb	r1, r1
 800150e:	f803 1c01 	strb.w	r1, [r3, #-1]
  } while ((ll /= radix) != 0);
 8001512:	d2ed      	bcs.n	80014f0 <chvprintf+0x270>
  i = (int)(p + MAX_FILLER - q);
 8001514:	f10d 0017 	add.w	r0, sp, #23
 8001518:	f10d 0817 	add.w	r8, sp, #23
 800151c:	1b45      	subs	r5, r0, r5
 800151e:	4618      	mov	r0, r3
 8001520:	ab03      	add	r3, sp, #12
 8001522:	469c      	mov	ip, r3
 8001524:	e001      	b.n	800152a <chvprintf+0x2aa>
    *p++ = *q++;
 8001526:	f810 1b01 	ldrb.w	r1, [r0], #1
  while (--i);
 800152a:	4540      	cmp	r0, r8
    *p++ = *q++;
 800152c:	f80c 1b01 	strb.w	r1, [ip], #1
  while (--i);
 8001530:	d1f9      	bne.n	8001526 <chvprintf+0x2a6>
    if ((width -= i) < 0) {
 8001532:	1b52      	subs	r2, r2, r5
    s = tmpbuf;
 8001534:	469a      	mov	sl, r3
        i--;
 8001536:	3d01      	subs	r5, #1
    if ((width -= i) < 0) {
 8001538:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 800153c:	f1be 0f00 	cmp.w	lr, #0
 8001540:	d1af      	bne.n	80014a2 <chvprintf+0x222>
    if (width < 0) {
 8001542:	2a00      	cmp	r2, #0
      width = -width;
 8001544:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001548:	ddab      	ble.n	80014a2 <chvprintf+0x222>
      if ((*s == '-' || *s == '+') && filler == '0') {
 800154a:	f89a 1000 	ldrb.w	r1, [sl]
 800154e:	292b      	cmp	r1, #43	; 0x2b
 8001550:	bf18      	it	ne
 8001552:	292d      	cmpne	r1, #45	; 0x2d
 8001554:	d102      	bne.n	800155c <chvprintf+0x2dc>
 8001556:	2f30      	cmp	r7, #48	; 0x30
 8001558:	f000 8096 	beq.w	8001688 <chvprintf+0x408>
    if (width < 0) {
 800155c:	46d8      	mov	r8, fp
        streamPut(chp, (uint8_t)filler);
 800155e:	6823      	ldr	r3, [r4, #0]
 8001560:	4639      	mov	r1, r7
 8001562:	4620      	mov	r0, r4
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	4798      	blx	r3
      } while (++width != 0);
 8001568:	f118 0801 	adds.w	r8, r8, #1
 800156c:	d1f7      	bne.n	800155e <chvprintf+0x2de>
    while (--i >= 0) {
 800156e:	2d00      	cmp	r5, #0
 8001570:	eba9 090b 	sub.w	r9, r9, fp
 8001574:	f6ff ae9a 	blt.w	80012ac <chvprintf+0x2c>
      } while (++width != 0);
 8001578:	46c3      	mov	fp, r8
 800157a:	e794      	b.n	80014a6 <chvprintf+0x226>
    switch (c) {
 800157c:	f04f 0808 	mov.w	r8, #8
 8001580:	e7af      	b.n	80014e2 <chvprintf+0x262>
      if ((s = va_arg(ap, char *)) == 0) {
 8001582:	4653      	mov	r3, sl
 8001584:	f853 ab04 	ldr.w	sl, [r3], #4
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	f1ba 0f00 	cmp.w	sl, #0
 800158e:	f000 8088 	beq.w	80016a2 <chvprintf+0x422>
      for (p = s; *p && (--precision >= 0); p++)
 8001592:	f89a 1000 	ldrb.w	r1, [sl]
      if (precision == 0) {
 8001596:	2800      	cmp	r0, #0
 8001598:	d168      	bne.n	800166c <chvprintf+0x3ec>
      for (p = s; *p && (--precision >= 0); p++)
 800159a:	2900      	cmp	r1, #0
 800159c:	d069      	beq.n	8001672 <chvprintf+0x3f2>
 800159e:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 80015a2:	4651      	mov	r1, sl
 80015a4:	e001      	b.n	80015aa <chvprintf+0x32a>
 80015a6:	42c5      	cmn	r5, r0
 80015a8:	d405      	bmi.n	80015b6 <chvprintf+0x336>
 80015aa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80015ae:	ebaa 0501 	sub.w	r5, sl, r1
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f7      	bne.n	80015a6 <chvprintf+0x326>
    i = (int)(p - s);
 80015b6:	eba1 010a 	sub.w	r1, r1, sl
      filler = ' ';
 80015ba:	2720      	movs	r7, #32
    if ((width -= i) < 0) {
 80015bc:	1a52      	subs	r2, r2, r1
        i--;
 80015be:	1e4d      	subs	r5, r1, #1
 80015c0:	e7ba      	b.n	8001538 <chvprintf+0x2b8>
      *p++ = va_arg(ap, int);
 80015c2:	f85a 3b04 	ldr.w	r3, [sl], #4
 80015c6:	3a01      	subs	r2, #1
      filler = ' ';
 80015c8:	2720      	movs	r7, #32
 80015ca:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
      *p++ = va_arg(ap, int);
 80015ce:	f8cd a004 	str.w	sl, [sp, #4]
 80015d2:	f88d 300c 	strb.w	r3, [sp, #12]
    if (left_align == false) {
 80015d6:	f1be 0f00 	cmp.w	lr, #0
 80015da:	f43f af5b 	beq.w	8001494 <chvprintf+0x214>
 80015de:	2500      	movs	r5, #0
 80015e0:	f10d 0a0c 	add.w	sl, sp, #12
 80015e4:	e75f      	b.n	80014a6 <chvprintf+0x226>
      if (is_long) {
 80015e6:	2b19      	cmp	r3, #25
 80015e8:	d932      	bls.n	8001650 <chvprintf+0x3d0>
        l = va_arg(ap, int);
 80015ea:	4653      	mov	r3, sl
 80015ec:	f853 0b04 	ldr.w	r0, [r3], #4
      if (l < 0) {
 80015f0:	2800      	cmp	r0, #0
        l = va_arg(ap, int);
 80015f2:	9301      	str	r3, [sp, #4]
      if (l < 0) {
 80015f4:	db32      	blt.n	800165c <chvprintf+0x3dc>
        if (do_sign) {
 80015f6:	2d00      	cmp	r5, #0
 80015f8:	d059      	beq.n	80016ae <chvprintf+0x42e>
          *p++ = '+';
 80015fa:	232b      	movs	r3, #43	; 0x2b
 80015fc:	f10d 0c0d 	add.w	ip, sp, #13
 8001600:	f88d 300c 	strb.w	r3, [sp, #12]
 8001604:	ab03      	add	r3, sp, #12
  q = p + MAX_FILLER;
 8001606:	f10c 0a0b 	add.w	sl, ip, #11
 800160a:	4655      	mov	r5, sl
    i = (int)(l % radix);
 800160c:	492c      	ldr	r1, [pc, #176]	; (80016c0 <chvprintf+0x440>)
 800160e:	fba1 8100 	umull	r8, r1, r1, r0
 8001612:	4680      	mov	r8, r0
 8001614:	08c9      	lsrs	r1, r1, #3
  } while ((ll /= radix) != 0);
 8001616:	f1b8 0f09 	cmp.w	r8, #9
    i = (int)(l % radix);
 800161a:	eb01 0b81 	add.w	fp, r1, r1, lsl #2
 800161e:	4608      	mov	r0, r1
 8001620:	eba8 014b 	sub.w	r1, r8, fp, lsl #1
    i += '0';
 8001624:	f101 0130 	add.w	r1, r1, #48	; 0x30
    *--q = i;
 8001628:	b2c9      	uxtb	r1, r1
 800162a:	f805 1d01 	strb.w	r1, [r5, #-1]!
  } while ((ll /= radix) != 0);
 800162e:	dced      	bgt.n	800160c <chvprintf+0x38c>
  i = (int)(p + MAX_FILLER - q);
 8001630:	ebaa 0005 	sub.w	r0, sl, r5
 8001634:	4460      	add	r0, ip
 8001636:	e001      	b.n	800163c <chvprintf+0x3bc>
    *p++ = *q++;
 8001638:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 800163c:	f80c 1b01 	strb.w	r1, [ip], #1
  while (--i);
 8001640:	4584      	cmp	ip, r0
 8001642:	d1f9      	bne.n	8001638 <chvprintf+0x3b8>
    i = (int)(p - s);
 8001644:	ebac 0503 	sub.w	r5, ip, r3
    s = tmpbuf;
 8001648:	469a      	mov	sl, r3
    if ((width -= i) < 0) {
 800164a:	1b52      	subs	r2, r2, r5
        i--;
 800164c:	3d01      	subs	r5, #1
 800164e:	e773      	b.n	8001538 <chvprintf+0x2b8>
        l = va_arg(ap, long);
 8001650:	f85a 0b04 	ldr.w	r0, [sl], #4
      if (l < 0) {
 8001654:	2800      	cmp	r0, #0
        l = va_arg(ap, long);
 8001656:	f8cd a004 	str.w	sl, [sp, #4]
      if (l < 0) {
 800165a:	dacc      	bge.n	80015f6 <chvprintf+0x376>
        *p++ = '-';
 800165c:	232d      	movs	r3, #45	; 0x2d
        l = -l;
 800165e:	4240      	negs	r0, r0
        *p++ = '-';
 8001660:	f10d 0c0d 	add.w	ip, sp, #13
 8001664:	f88d 300c 	strb.w	r3, [sp, #12]
        l = -l;
 8001668:	ab03      	add	r3, sp, #12
 800166a:	e7cc      	b.n	8001606 <chvprintf+0x386>
      for (p = s; *p && (--precision >= 0); p++)
 800166c:	b109      	cbz	r1, 8001672 <chvprintf+0x3f2>
 800166e:	3801      	subs	r0, #1
 8001670:	d597      	bpl.n	80015a2 <chvprintf+0x322>
    if ((width -= i) < 0) {
 8001672:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
    if (left_align == false) {
 8001676:	f1be 0f00 	cmp.w	lr, #0
 800167a:	d103      	bne.n	8001684 <chvprintf+0x404>
    if (width < 0) {
 800167c:	2a00      	cmp	r2, #0
      width = -width;
 800167e:	f1cb 0b00 	rsb	fp, fp, #0
    if (width < 0) {
 8001682:	dc19      	bgt.n	80016b8 <chvprintf+0x438>
    if (left_align == false) {
 8001684:	2720      	movs	r7, #32
 8001686:	e71c      	b.n	80014c2 <chvprintf+0x242>
        streamPut(chp, (uint8_t)*s++);
 8001688:	6822      	ldr	r2, [r4, #0]
 800168a:	4620      	mov	r0, r4
 800168c:	f10a 0a01 	add.w	sl, sl, #1
        n++;
 8001690:	f109 0901 	add.w	r9, r9, #1
        streamPut(chp, (uint8_t)*s++);
 8001694:	68d2      	ldr	r2, [r2, #12]
    while (--i >= 0) {
 8001696:	3d01      	subs	r5, #1
        streamPut(chp, (uint8_t)*s++);
 8001698:	4790      	blx	r2
        i--;
 800169a:	e75f      	b.n	800155c <chvprintf+0x2dc>
    switch (c) {
 800169c:	f04f 080a 	mov.w	r8, #10
 80016a0:	e71f      	b.n	80014e2 <chvprintf+0x262>
        s = "(null)";
 80016a2:	f8df a020 	ldr.w	sl, [pc, #32]	; 80016c4 <chvprintf+0x444>
      if (precision == 0) {
 80016a6:	2800      	cmp	r0, #0
 80016a8:	f43f af79 	beq.w	800159e <chvprintf+0x31e>
 80016ac:	e7df      	b.n	800166e <chvprintf+0x3ee>
    p = tmpbuf;
 80016ae:	ab03      	add	r3, sp, #12
 80016b0:	469c      	mov	ip, r3
 80016b2:	e7a8      	b.n	8001606 <chvprintf+0x386>
  int n = 0;
 80016b4:	4689      	mov	r9, r1
 80016b6:	e6de      	b.n	8001476 <chvprintf+0x1f6>
    if (width < 0) {
 80016b8:	2720      	movs	r7, #32
 80016ba:	f04f 35ff 	mov.w	r5, #4294967295
 80016be:	e74d      	b.n	800155c <chvprintf+0x2dc>
 80016c0:	cccccccd 	.word	0xcccccccd
 80016c4:	08004608 	.word	0x08004608
	...

080016d0 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 80016d0:	b40e      	push	{r1, r2, r3}
 80016d2:	b500      	push	{lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	aa03      	add	r2, sp, #12
 80016d8:	f852 1b04 	ldr.w	r1, [r2], #4
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 80016dc:	9201      	str	r2, [sp, #4]
  formatted_bytes = chvprintf(chp, fmt, ap);
 80016de:	f7ff fdcf 	bl	8001280 <chvprintf>
  va_end(ap);

  return formatted_bytes;
}
 80016e2:	b002      	add	sp, #8
 80016e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80016e8:	b003      	add	sp, #12
 80016ea:	4770      	bx	lr
 80016ec:	0000      	movs	r0, r0
	...

080016f0 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016f0:	4a0a      	ldr	r2, [pc, #40]	; (800171c <nvicEnableVector+0x2c>)
 80016f2:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016f4:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 80016f8:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016fa:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80016fc:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016fe:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001702:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001704:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001708:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800170c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 8001710:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001714:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8001718:	f85d fb04 	ldr.w	pc, [sp], #4
 800171c:	e000e100 	.word	0xe000e100

08001720 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8001720:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001722:	4c07      	ldr	r4, [pc, #28]	; (8001740 <VectorD4+0x20>)
 8001724:	4620      	mov	r0, r4
 8001726:	f002 f8f3 	bl	8003910 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 800172a:	4806      	ldr	r0, [pc, #24]	; (8001744 <VectorD4+0x24>)
 800172c:	f001 fe50 	bl	80033d0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001730:	4620      	mov	r0, r4
 8001732:	f002 f905 	bl	8003940 <__trace_isr_leave>
}
 8001736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800173a:	f002 be01 	b.w	8004340 <__port_irq_epilogue>
 800173e:	bf00      	nop
 8001740:	08004628 	.word	0x08004628
 8001744:	240002e8 	.word	0x240002e8
	...

08001750 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8001750:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001752:	4c07      	ldr	r4, [pc, #28]	; (8001770 <Vector114+0x20>)
 8001754:	4620      	mov	r0, r4
 8001756:	f002 f8db 	bl	8003910 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 800175a:	4806      	ldr	r0, [pc, #24]	; (8001774 <Vector114+0x24>)
 800175c:	f001 fe38 	bl	80033d0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001760:	4620      	mov	r0, r4
 8001762:	f002 f8ed 	bl	8003940 <__trace_isr_leave>
}
 8001766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800176a:	f002 bde9 	b.w	8004340 <__port_irq_epilogue>
 800176e:	bf00      	nop
 8001770:	0800461c 	.word	0x0800461c
 8001774:	24000348 	.word	0x24000348
	...

08001780 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001780:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001782:	4c06      	ldr	r4, [pc, #24]	; (800179c <VectorB0+0x1c>)
 8001784:	4620      	mov	r0, r4
 8001786:	f002 f8c3 	bl	8003910 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 800178a:	f001 fd01 	bl	8003190 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800178e:	4620      	mov	r0, r4
 8001790:	f002 f8d6 	bl	8003940 <__trace_isr_leave>
}
 8001794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001798:	f002 bdd2 	b.w	8004340 <__port_irq_epilogue>
 800179c:	08004610 	.word	0x08004610

080017a0 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 80017a0:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 80017a2:	2109      	movs	r1, #9
 80017a4:	207a      	movs	r0, #122	; 0x7a
 80017a6:	f7ff ffa3 	bl	80016f0 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 80017aa:	2107      	movs	r1, #7
 80017ac:	201c      	movs	r0, #28
 80017ae:	f7ff ff9f 	bl	80016f0 <nvicEnableVector>
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 80017b2:	210c      	movs	r1, #12
 80017b4:	2025      	movs	r0, #37	; 0x25
 80017b6:	f7ff ff9b 	bl	80016f0 <nvicEnableVector>
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 80017ba:	210c      	movs	r1, #12
 80017bc:	2035      	movs	r0, #53	; 0x35
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 80017be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017c2:	f7ff bf95 	b.w	80016f0 <nvicEnableVector>
 80017c6:	bf00      	nop
	...

080017d0 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 80017d0:	b538      	push	{r3, r4, r5, lr}
  RCC->AHB1RSTR |= mask;
 80017d2:	4b36      	ldr	r3, [pc, #216]	; (80018ac <hal_lld_init+0xdc>)
  RCC->AHB2RSTR &= ~mask;
 80017d4:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 80017d6:	f04f 31ff 	mov.w	r1, #4294967295
  RCC->AHB3RSTR |= mask;
 80017da:	4c35      	ldr	r4, [pc, #212]	; (80018b0 <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 80017dc:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 80017e0:	4d34      	ldr	r5, [pc, #208]	; (80018b4 <hal_lld_init+0xe4>)
  RCC->AHB1RSTR |= mask;
 80017e2:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 80017e6:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 80017ea:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 80017ee:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80017f2:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 80017f6:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 80017fa:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 80017fe:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8001802:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001806:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 800180a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 800180e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8001810:	4320      	orrs	r0, r4
 8001812:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8001814:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 8001816:	4828      	ldr	r0, [pc, #160]	; (80018b8 <hal_lld_init+0xe8>)
  RCC->AHB3RSTR &= ~mask;
 8001818:	402c      	ands	r4, r5
 800181a:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 800181c:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 800181e:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8001822:	4320      	orrs	r0, r4
 8001824:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8001828:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 800182c:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8001830:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001834:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 8001838:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800183c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8001840:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001844:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8001848:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 800184c:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001850:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8001854:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001858:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 800185c:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 8001860:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001864:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001868:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800186c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001870:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001874:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001878:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 800187c:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001880:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8001884:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001888:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 800188c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8001890:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8001894:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8001898:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 800189c:	f000 fac0 	bl	8001e20 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 80018a0:	f000 fcde 	bl	8002260 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 80018a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 80018a8:	f7ff bf7a 	b.w	80017a0 <irqInit>
 80018ac:	58024400 	.word	0x58024400
 80018b0:	7fffefff 	.word	0x7fffefff
 80018b4:	80001000 	.word	0x80001000
 80018b8:	fffff800 	.word	0xfffff800
 80018bc:	00000000 	.word	0x00000000

080018c0 <stm32_clock_init>:
  RCC_C1->APB4ENR |= mask;
 80018c0:	4b65      	ldr	r3, [pc, #404]	; (8001a58 <stm32_clock_init+0x198>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018c2:	2002      	movs	r0, #2

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80018c4:	4965      	ldr	r1, [pc, #404]	; (8001a5c <stm32_clock_init+0x19c>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018c6:	4a66      	ldr	r2, [pc, #408]	; (8001a60 <stm32_clock_init+0x1a0>)
void stm32_clock_init(void) {
 80018c8:	b410      	push	{r4}
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80018ca:	2401      	movs	r4, #1
 80018cc:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
 80018d0:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 80018d4:	4301      	orrs	r1, r0
 80018d6:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    RCC_C1->APB4LPENR |= mask;
 80018da:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 80018de:	4301      	orrs	r1, r0
 80018e0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 80018e4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018e8:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 80018ea:	6853      	ldr	r3, [r2, #4]
 80018ec:	0499      	lsls	r1, r3, #18
 80018ee:	d5fc      	bpl.n	80018ea <stm32_clock_init+0x2a>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 80018f0:	495c      	ldr	r1, [pc, #368]	; (8001a64 <stm32_clock_init+0x1a4>)
  PWR->CR2   = STM32_PWR_CR2;
 80018f2:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 80018f4:	4c5c      	ldr	r4, [pc, #368]	; (8001a68 <stm32_clock_init+0x1a8>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 80018f6:	2000      	movs	r0, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 80018f8:	6011      	str	r1, [r2, #0]
  PWR->CR2   = STM32_PWR_CR2;
 80018fa:	6093      	str	r3, [r2, #8]
  PWR->D3CR  = STM32_VOS;
 80018fc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001900:	4957      	ldr	r1, [pc, #348]	; (8001a60 <stm32_clock_init+0x1a0>)
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001902:	60d4      	str	r4, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001904:	6110      	str	r0, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 8001906:	6193      	str	r3, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001908:	698b      	ldr	r3, [r1, #24]
 800190a:	049b      	lsls	r3, r3, #18
 800190c:	d5fc      	bpl.n	8001908 <stm32_clock_init+0x48>
  PWR->CR1 |= PWR_CR1_DBP;
 800190e:	680b      	ldr	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001910:	4a51      	ldr	r2, [pc, #324]	; (8001a58 <stm32_clock_init+0x198>)
  PWR->CR1 |= PWR_CR1_DBP;
 8001912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001916:	600b      	str	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001918:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800191a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800191e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001922:	d004      	beq.n	800192e <stm32_clock_init+0x6e>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001924:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    RCC->BDCR = 0;
 8001928:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 800192a:	6711      	str	r1, [r2, #112]	; 0x70
    RCC->BDCR = 0;
 800192c:	6713      	str	r3, [r2, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800192e:	494a      	ldr	r1, [pc, #296]	; (8001a58 <stm32_clock_init+0x198>)
 8001930:	680b      	ldr	r3, [r1, #0]
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001938:	680b      	ldr	r3, [r1, #0]
 800193a:	075c      	lsls	r4, r3, #29
 800193c:	d5fc      	bpl.n	8001938 <stm32_clock_init+0x78>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800193e:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001940:	4a45      	ldr	r2, [pc, #276]	; (8001a58 <stm32_clock_init+0x198>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001942:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001944:	6913      	ldr	r3, [r2, #16]
 8001946:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800194a:	d1fb      	bne.n	8001944 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 800194c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001950:	2401      	movs	r4, #1
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001952:	4946      	ldr	r1, [pc, #280]	; (8001a6c <stm32_clock_init+0x1ac>)
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001954:	6014      	str	r4, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001956:	6050      	str	r0, [r2, #4]
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001958:	4845      	ldr	r0, [pc, #276]	; (8001a70 <stm32_clock_init+0x1b0>)
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 800195a:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800195c:	62d1      	str	r1, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 800195e:	6110      	str	r0, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8001960:	6813      	ldr	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001962:	493d      	ldr	r1, [pc, #244]	; (8001a58 <stm32_clock_init+0x198>)
  RCC->CR |= RCC_CR_HSEON;
 8001964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001968:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800196a:	680b      	ldr	r3, [r1, #0]
 800196c:	0398      	lsls	r0, r3, #14
 800196e:	d5fc      	bpl.n	800196a <stm32_clock_init+0xaa>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001970:	680a      	ldr	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001972:	4b39      	ldr	r3, [pc, #228]	; (8001a58 <stm32_clock_init+0x198>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001974:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001978:	600a      	str	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	0492      	lsls	r2, r2, #18
 800197e:	d5fc      	bpl.n	800197a <stm32_clock_init+0xba>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001980:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001982:	483c      	ldr	r0, [pc, #240]	; (8001a74 <stm32_clock_init+0x1b4>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001984:	493c      	ldr	r1, [pc, #240]	; (8001a78 <stm32_clock_init+0x1b8>)
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001986:	f644 54f0 	movw	r4, #19952	; 0x4df0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 800198a:	6298      	str	r0, [r3, #40]	; 0x28
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800198c:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 800198e:	6319      	str	r1, [r3, #48]	; 0x30
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001990:	493a      	ldr	r1, [pc, #232]	; (8001a7c <stm32_clock_init+0x1bc>)
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001992:	63dc      	str	r4, [r3, #60]	; 0x3c
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8001994:	483a      	ldr	r0, [pc, #232]	; (8001a80 <stm32_clock_init+0x1c0>)
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001996:	6399      	str	r1, [r3, #56]	; 0x38
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001998:	493a      	ldr	r1, [pc, #232]	; (8001a84 <stm32_clock_init+0x1c4>)
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 800199a:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 800199c:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 800199e:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 80019a0:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80019a2:	4a2d      	ldr	r2, [pc, #180]	; (8001a58 <stm32_clock_init+0x198>)
    RCC->CR     |= onmask;
 80019a4:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 80019a8:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80019aa:	6813      	ldr	r3, [r2, #0]
 80019ac:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 80019b0:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 80019b4:	d1f9      	bne.n	80019aa <stm32_clock_init+0xea>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80019b6:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80019b8:	f44f 6388 	mov.w	r3, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 80019bc:	2040      	movs	r0, #64	; 0x40
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80019be:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80019c2:	6194      	str	r4, [r2, #24]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80019c4:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80019c8:	61d3      	str	r3, [r2, #28]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80019ca:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
  RCC->D3CFGR = STM32_D3PPRE4;
 80019ce:	6210      	str	r0, [r2, #32]
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80019d0:	f44f 3040 	mov.w	r0, #196608	; 0x30000
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80019d4:	64d1      	str	r1, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80019d6:	6514      	str	r4, [r2, #80]	; 0x50
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019d8:	492b      	ldr	r1, [pc, #172]	; (8001a88 <stm32_clock_init+0x1c8>)
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80019da:	6553      	str	r3, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019dc:	2332      	movs	r3, #50	; 0x32
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80019de:	6590      	str	r0, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019e0:	600b      	str	r3, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 80019e2:	680b      	ldr	r3, [r1, #0]
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d1fa      	bne.n	80019e2 <stm32_clock_init+0x122>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 80019ec:	4a1a      	ldr	r2, [pc, #104]	; (8001a58 <stm32_clock_init+0x198>)
 80019ee:	6913      	ldr	r3, [r2, #16]
 80019f0:	f043 0303 	orr.w	r3, r3, #3
 80019f4:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 80019f6:	6913      	ldr	r3, [r2, #16]
 80019f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019fc:	2b18      	cmp	r3, #24
 80019fe:	d1fa      	bne.n	80019f6 <stm32_clock_init+0x136>
  RCC_C1->AHB2ENR |= mask;
 8001a00:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 8001a04:	bc10      	pop	{r4}
 8001a06:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a0a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a0e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a12:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a16:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a1a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001a1e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001a22:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a26:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a2a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a32:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a36:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001a3a:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a42:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a46:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a4e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a52:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a56:	4770      	bx	lr
 8001a58:	58024400 	.word	0x58024400
 8001a5c:	51008000 	.word	0x51008000
 8001a60:	58024800 	.word	0x58024800
 8001a64:	f000c000 	.word	0xf000c000
 8001a68:	01000002 	.word	0x01000002
 8001a6c:	01ff0000 	.word	0x01ff0000
 8001a70:	08108800 	.word	0x08108800
 8001a74:	01905052 	.word	0x01905052
 8001a78:	0109029f 	.word	0x0109029f
 8001a7c:	0b011261 	.word	0x0b011261
 8001a80:	0705071f 	.word	0x0705071f
 8001a84:	016b0399 	.word	0x016b0399
 8001a88:	52002000 	.word	0x52002000
 8001a8c:	00000000 	.word	0x00000000

08001a90 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8001a90:	b570      	push	{r4, r5, r6, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8001a92:	4c1e      	ldr	r4, [pc, #120]	; (8001b0c <adc_lld_init+0x7c>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8001a94:	2600      	movs	r6, #0
  ADCD1.adcc        = ADC12_COMMON;
 8001a96:	4d1e      	ldr	r5, [pc, #120]	; (8001b10 <adc_lld_init+0x80>)
  adcObjectInit(&ADCD1);
 8001a98:	4620      	mov	r0, r4
 8001a9a:	f7fe ffe1 	bl	8000a60 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 8001a9e:	4a1d      	ldr	r2, [pc, #116]	; (8001b14 <adc_lld_init+0x84>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001aa0:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <adc_lld_init+0x88>)
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001aa2:	2105      	movs	r1, #5
 8001aa4:	2012      	movs	r0, #18
  ADCD1.adcm        = ADC1;
 8001aa6:	e9c4 250a 	strd	r2, r5, [r4, #40]	; 0x28
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001aaa:	e9c4 630c 	strd	r6, r3, [r4, #48]	; 0x30
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001aae:	f7ff fe1f 	bl	80016f0 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8001ab2:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <adc_lld_init+0x8c>)
 8001ab4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001ab8:	f042 0220 	orr.w	r2, r2, #32
 8001abc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001ac0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001ac4:	f042 0220 	orr.w	r2, r2, #32
 8001ac8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001acc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001ad0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ad4:	f042 0220 	orr.w	r2, r2, #32
 8001ad8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001adc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ae0:	f022 0220 	bic.w	r2, r2, #32
 8001ae4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001ae8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8001aec:	60ae      	str	r6, [r5, #8]
  RCC_C1->AHB1ENR &= ~mask;
 8001aee:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001af2:	f022 0220 	bic.w	r2, r2, #32
 8001af6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8001afa:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001afe:	f022 0220 	bic.w	r2, r2, #32
 8001b02:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001b06:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 8001b0a:	bd70      	pop	{r4, r5, r6, pc}
 8001b0c:	24000008 	.word	0x24000008
 8001b10:	40022300 	.word	0x40022300
 8001b14:	40022000 	.word	0x40022000
 8001b18:	00022c16 	.word	0x00022c16
 8001b1c:	58024400 	.word	0x58024400

08001b20 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8001b20:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <adc_lld_stop_conversion+0x44>)
 8001b22:	4298      	cmp	r0, r3
 8001b24:	d00d      	beq.n	8001b42 <adc_lld_stop_conversion+0x22>
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8001b26:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8001b28:	6893      	ldr	r3, [r2, #8]
 8001b2a:	0759      	lsls	r1, r3, #29
 8001b2c:	d506      	bpl.n	8001b3c <adc_lld_stop_conversion+0x1c>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8001b2e:	6893      	ldr	r3, [r2, #8]
 8001b30:	f043 0310 	orr.w	r3, r3, #16
 8001b34:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8001b36:	6893      	ldr	r3, [r2, #8]
 8001b38:	06db      	lsls	r3, r3, #27
 8001b3a:	d4fc      	bmi.n	8001b36 <adc_lld_stop_conversion+0x16>
  adcp->adcm->PCSEL = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61d3      	str	r3, [r2, #28]
}
 8001b40:	4770      	bx	lr
    dmaStreamDisable(adcp->data.dma);
 8001b42:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001b44:	680a      	ldr	r2, [r1, #0]
 8001b46:	6813      	ldr	r3, [r2, #0]
 8001b48:	f023 031f 	bic.w	r3, r3, #31
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	6813      	ldr	r3, [r2, #0]
 8001b50:	07db      	lsls	r3, r3, #31
 8001b52:	d4fc      	bmi.n	8001b4e <adc_lld_stop_conversion+0x2e>
 8001b54:	f891 c00c 	ldrb.w	ip, [r1, #12]
 8001b58:	233d      	movs	r3, #61	; 0x3d
 8001b5a:	684a      	ldr	r2, [r1, #4]
 8001b5c:	fa03 f30c 	lsl.w	r3, r3, ip
 8001b60:	6013      	str	r3, [r2, #0]
 8001b62:	e7e0      	b.n	8001b26 <adc_lld_stop_conversion+0x6>
 8001b64:	24000008 	.word	0x24000008
	...

08001b70 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8001b70:	b570      	push	{r4, r5, r6, lr}
  OSAL_IRQ_PROLOGUE();
 8001b72:	4826      	ldr	r0, [pc, #152]	; (8001c0c <Vector88+0x9c>)
 8001b74:	f001 fecc 	bl	8003910 <__trace_isr_enter>
  if (adcp->grpp != NULL) {
 8001b78:	4d25      	ldr	r5, [pc, #148]	; (8001c10 <Vector88+0xa0>)
  isr  = ADC1->ISR;
 8001b7a:	4a26      	ldr	r2, [pc, #152]	; (8001c14 <Vector88+0xa4>)
  if (adcp->grpp != NULL) {
 8001b7c:	692e      	ldr	r6, [r5, #16]
  isr  = ADC1->ISR;
 8001b7e:	6813      	ldr	r3, [r2, #0]
  ADC1->ISR = isr;
 8001b80:	6013      	str	r3, [r2, #0]
  if (adcp->grpp != NULL) {
 8001b82:	b366      	cbz	r6, 8001bde <Vector88+0x6e>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8001b84:	f013 0410 	ands.w	r4, r3, #16
 8001b88:	d006      	beq.n	8001b98 <Vector88+0x28>
 8001b8a:	782c      	ldrb	r4, [r5, #0]
 8001b8c:	f1a4 0403 	sub.w	r4, r4, #3
 8001b90:	fab4 f484 	clz	r4, r4
 8001b94:	0964      	lsrs	r4, r4, #5
 8001b96:	0064      	lsls	r4, r4, #1
    if (isr & ADC_ISR_AWD1) {
 8001b98:	0618      	lsls	r0, r3, #24
      emask |= ADC_ERR_AWD1;
 8001b9a:	bf48      	it	mi
 8001b9c:	f044 0404 	orrmi.w	r4, r4, #4
    if (isr & ADC_ISR_AWD2) {
 8001ba0:	05d9      	lsls	r1, r3, #23
 8001ba2:	d523      	bpl.n	8001bec <Vector88+0x7c>
    if (isr & ADC_ISR_AWD3) {
 8001ba4:	059a      	lsls	r2, r3, #22
      emask |= ADC_ERR_AWD2;
 8001ba6:	f044 0408 	orr.w	r4, r4, #8
    if (isr & ADC_ISR_AWD3) {
 8001baa:	d501      	bpl.n	8001bb0 <Vector88+0x40>
      emask |= ADC_ERR_AWD3;
 8001bac:	f044 0410 	orr.w	r4, r4, #16
      _adc_isr_error_code(adcp, emask);
 8001bb0:	4817      	ldr	r0, [pc, #92]	; (8001c10 <Vector88+0xa0>)
 8001bb2:	f7ff ffb5 	bl	8001b20 <adc_lld_stop_conversion>
 8001bb6:	68f3      	ldr	r3, [r6, #12]
 8001bb8:	b31b      	cbz	r3, 8001c02 <Vector88+0x92>
 8001bba:	2205      	movs	r2, #5
 8001bbc:	4621      	mov	r1, r4
 8001bbe:	702a      	strb	r2, [r5, #0]
 8001bc0:	4798      	blx	r3
 8001bc2:	782b      	ldrb	r3, [r5, #0]
 8001bc4:	2b05      	cmp	r3, #5
 8001bc6:	d01c      	beq.n	8001c02 <Vector88+0x92>
 8001bc8:	2330      	movs	r3, #48	; 0x30
 8001bca:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8001bce:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd2:	4811      	ldr	r0, [pc, #68]	; (8001c18 <Vector88+0xa8>)
 8001bd4:	f002 fa2c 	bl	8004030 <chThdResumeI>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8001bde:	480b      	ldr	r0, [pc, #44]	; (8001c0c <Vector88+0x9c>)
 8001be0:	f001 feae 	bl	8003940 <__trace_isr_leave>
}
 8001be4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001be8:	f002 bbaa 	b.w	8004340 <__port_irq_epilogue>
    if (isr & ADC_ISR_AWD3) {
 8001bec:	059b      	lsls	r3, r3, #22
 8001bee:	d4dd      	bmi.n	8001bac <Vector88+0x3c>
    if (emask != 0U) {
 8001bf0:	2c00      	cmp	r4, #0
 8001bf2:	d1dd      	bne.n	8001bb0 <Vector88+0x40>
  OSAL_IRQ_EPILOGUE();
 8001bf4:	4805      	ldr	r0, [pc, #20]	; (8001c0c <Vector88+0x9c>)
 8001bf6:	f001 fea3 	bl	8003940 <__trace_isr_leave>
}
 8001bfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001bfe:	f002 bb9f 	b.w	8004340 <__port_irq_epilogue>
      _adc_isr_error_code(adcp, emask);
 8001c02:	2202      	movs	r2, #2
 8001c04:	2300      	movs	r3, #0
 8001c06:	702a      	strb	r2, [r5, #0]
 8001c08:	612b      	str	r3, [r5, #16]
 8001c0a:	e7dd      	b.n	8001bc8 <Vector88+0x58>
 8001c0c:	08004634 	.word	0x08004634
 8001c10:	24000008 	.word	0x24000008
 8001c14:	40022000 	.word	0x40022000
 8001c18:	2400001c 	.word	0x2400001c
 8001c1c:	00000000 	.word	0x00000000

08001c20 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c20:	480a      	ldr	r0, [pc, #40]	; (8001c4c <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8001c22:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001c24:	f001 fe74 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001c28:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 8001c2a:	480a      	ldr	r0, [pc, #40]	; (8001c54 <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001c2c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 8001c2e:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001c30:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 8001c34:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 8001c36:	b10a      	cbz	r2, 8001c3c <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8001c38:	6880      	ldr	r0, [r0, #8]
 8001c3a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c3c:	4803      	ldr	r0, [pc, #12]	; (8001c4c <Vector244+0x2c>)
 8001c3e:	f001 fe7f 	bl	8003940 <__trace_isr_leave>
}
 8001c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001c46:	f002 bb7b 	b.w	8004340 <__port_irq_epilogue>
 8001c4a:	bf00      	nop
 8001c4c:	08004694 	.word	0x08004694
 8001c50:	58025400 	.word	0x58025400
 8001c54:	24000040 	.word	0x24000040
	...

08001c60 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c60:	480b      	ldr	r0, [pc, #44]	; (8001c90 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8001c62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c64:	f001 fe54 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001c68:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 8001c6a:	480b      	ldr	r0, [pc, #44]	; (8001c98 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001c6c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 8001c6e:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001c70:	0909      	lsrs	r1, r1, #4
 8001c72:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 8001c76:	010c      	lsls	r4, r1, #4
 8001c78:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 8001c7a:	b10a      	cbz	r2, 8001c80 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8001c7c:	6900      	ldr	r0, [r0, #16]
 8001c7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c80:	4803      	ldr	r0, [pc, #12]	; (8001c90 <Vector248+0x30>)
 8001c82:	f001 fe5d 	bl	8003940 <__trace_isr_leave>
}
 8001c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c8a:	f002 bb59 	b.w	8004340 <__port_irq_epilogue>
 8001c8e:	bf00      	nop
 8001c90:	08004688 	.word	0x08004688
 8001c94:	58025400 	.word	0x58025400
 8001c98:	24000040 	.word	0x24000040
 8001c9c:	00000000 	.word	0x00000000

08001ca0 <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ca0:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8001ca2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ca4:	f001 fe34 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001ca8:	4b0a      	ldr	r3, [pc, #40]	; (8001cd4 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 8001caa:	480b      	ldr	r0, [pc, #44]	; (8001cd8 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001cac:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 8001cae:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001cb0:	0a09      	lsrs	r1, r1, #8
 8001cb2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8001cb6:	020c      	lsls	r4, r1, #8
 8001cb8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 8001cba:	b10a      	cbz	r2, 8001cc0 <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8001cbc:	6980      	ldr	r0, [r0, #24]
 8001cbe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001cc0:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <Vector24C+0x30>)
 8001cc2:	f001 fe3d 	bl	8003940 <__trace_isr_leave>
}
 8001cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cca:	f002 bb39 	b.w	8004340 <__port_irq_epilogue>
 8001cce:	bf00      	nop
 8001cd0:	0800467c 	.word	0x0800467c
 8001cd4:	58025400 	.word	0x58025400
 8001cd8:	24000040 	.word	0x24000040
 8001cdc:	00000000 	.word	0x00000000

08001ce0 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ce0:	480b      	ldr	r0, [pc, #44]	; (8001d10 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8001ce2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ce4:	f001 fe14 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001ce8:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 8001cea:	480b      	ldr	r0, [pc, #44]	; (8001d18 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001cec:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 8001cee:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001cf0:	0b09      	lsrs	r1, r1, #12
 8001cf2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 8001cf6:	030c      	lsls	r4, r1, #12
 8001cf8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 8001cfa:	b10a      	cbz	r2, 8001d00 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8001cfc:	6a00      	ldr	r0, [r0, #32]
 8001cfe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d00:	4803      	ldr	r0, [pc, #12]	; (8001d10 <Vector250+0x30>)
 8001d02:	f001 fe1d 	bl	8003940 <__trace_isr_leave>
}
 8001d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d0a:	f002 bb19 	b.w	8004340 <__port_irq_epilogue>
 8001d0e:	bf00      	nop
 8001d10:	08004670 	.word	0x08004670
 8001d14:	58025400 	.word	0x58025400
 8001d18:	24000040 	.word	0x24000040
 8001d1c:	00000000 	.word	0x00000000

08001d20 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d20:	480b      	ldr	r0, [pc, #44]	; (8001d50 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8001d22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d24:	f001 fdf4 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 8001d2a:	480b      	ldr	r0, [pc, #44]	; (8001d58 <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001d2c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 8001d2e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001d30:	0c09      	lsrs	r1, r1, #16
 8001d32:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 8001d36:	040c      	lsls	r4, r1, #16
 8001d38:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 8001d3a:	b10a      	cbz	r2, 8001d40 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8001d3c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001d3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d40:	4803      	ldr	r0, [pc, #12]	; (8001d50 <Vector254+0x30>)
 8001d42:	f001 fdfd 	bl	8003940 <__trace_isr_leave>
}
 8001d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d4a:	f002 baf9 	b.w	8004340 <__port_irq_epilogue>
 8001d4e:	bf00      	nop
 8001d50:	08004664 	.word	0x08004664
 8001d54:	58025400 	.word	0x58025400
 8001d58:	24000040 	.word	0x24000040
 8001d5c:	00000000 	.word	0x00000000

08001d60 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d60:	480b      	ldr	r0, [pc, #44]	; (8001d90 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8001d62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d64:	f001 fdd4 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 8001d6a:	480b      	ldr	r0, [pc, #44]	; (8001d98 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001d6c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 8001d6e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001d70:	0d09      	lsrs	r1, r1, #20
 8001d72:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 8001d76:	050c      	lsls	r4, r1, #20
 8001d78:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 8001d7a:	b10a      	cbz	r2, 8001d80 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8001d7c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001d7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d80:	4803      	ldr	r0, [pc, #12]	; (8001d90 <Vector258+0x30>)
 8001d82:	f001 fddd 	bl	8003940 <__trace_isr_leave>
}
 8001d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d8a:	f002 bad9 	b.w	8004340 <__port_irq_epilogue>
 8001d8e:	bf00      	nop
 8001d90:	08004658 	.word	0x08004658
 8001d94:	58025400 	.word	0x58025400
 8001d98:	24000040 	.word	0x24000040
 8001d9c:	00000000 	.word	0x00000000

08001da0 <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001da0:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8001da2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001da4:	f001 fdb4 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001da8:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 8001daa:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001dac:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 8001dae:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001db0:	0e09      	lsrs	r1, r1, #24
 8001db2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8001db6:	060c      	lsls	r4, r1, #24
 8001db8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 8001dba:	b10a      	cbz	r2, 8001dc0 <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8001dbc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001dbe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001dc0:	4803      	ldr	r0, [pc, #12]	; (8001dd0 <Vector25C+0x30>)
 8001dc2:	f001 fdbd 	bl	8003940 <__trace_isr_leave>
}
 8001dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001dca:	f002 bab9 	b.w	8004340 <__port_irq_epilogue>
 8001dce:	bf00      	nop
 8001dd0:	0800464c 	.word	0x0800464c
 8001dd4:	58025400 	.word	0x58025400
 8001dd8:	24000040 	.word	0x24000040
 8001ddc:	00000000 	.word	0x00000000

08001de0 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001de0:	480b      	ldr	r0, [pc, #44]	; (8001e10 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8001de2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001de4:	f001 fd94 	bl	8003910 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 8001dea:	480b      	ldr	r0, [pc, #44]	; (8001e18 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001dec:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 8001dee:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001df0:	0f09      	lsrs	r1, r1, #28
 8001df2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 8001df6:	070c      	lsls	r4, r1, #28
 8001df8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 8001dfa:	b10a      	cbz	r2, 8001e00 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8001dfc:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001dfe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <Vector260+0x30>)
 8001e02:	f001 fd9d 	bl	8003940 <__trace_isr_leave>
}
 8001e06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e0a:	f002 ba99 	b.w	8004340 <__port_irq_epilogue>
 8001e0e:	bf00      	nop
 8001e10:	08004640 	.word	0x08004640
 8001e14:	58025400 	.word	0x58025400
 8001e18:	24000040 	.word	0x24000040
 8001e1c:	00000000 	.word	0x00000000

08001e20 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 8001e20:	480b      	ldr	r0, [pc, #44]	; (8001e50 <bdmaInit+0x30>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <bdmaInit+0x34>)
 8001e26:	4601      	mov	r1, r0
 8001e28:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e2a:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 8001e2e:	480a      	ldr	r0, [pc, #40]	; (8001e58 <bdmaInit+0x38>)
 8001e30:	e001      	b.n	8001e36 <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001e32:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e36:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001e38:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 8001e3a:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e3c:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 8001e3e:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e42:	d1f6      	bne.n	8001e32 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <bdmaInit+0x3c>)
 8001e46:	f04f 32ff 	mov.w	r2, #4294967295
 8001e4a:	605a      	str	r2, [r3, #4]
}
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	24000040 	.word	0x24000040
 8001e54:	080046b8 	.word	0x080046b8
 8001e58:	58025408 	.word	0x58025408
 8001e5c:	58025400 	.word	0x58025400

08001e60 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001e60:	480a      	ldr	r0, [pc, #40]	; (8001e8c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8001e62:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001e64:	f001 fd54 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e68:	4b09      	ldr	r3, [pc, #36]	; (8001e90 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 8001e6a:	480a      	ldr	r0, [pc, #40]	; (8001e94 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e6c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8001e6e:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e70:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8001e74:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8001e76:	b10a      	cbz	r2, 8001e7c <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8001e78:	6880      	ldr	r0, [r0, #8]
 8001e7a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e7c:	4803      	ldr	r0, [pc, #12]	; (8001e8c <Vector6C+0x2c>)
 8001e7e:	f001 fd5f 	bl	8003940 <__trace_isr_leave>
}
 8001e82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001e86:	f002 ba5b 	b.w	8004340 <__port_irq_epilogue>
 8001e8a:	bf00      	nop
 8001e8c:	08004794 	.word	0x08004794
 8001e90:	40020000 	.word	0x40020000
 8001e94:	24000084 	.word	0x24000084
	...

08001ea0 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ea0:	480b      	ldr	r0, [pc, #44]	; (8001ed0 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8001ea2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ea4:	f001 fd34 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8001eaa:	480b      	ldr	r0, [pc, #44]	; (8001ed8 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001eac:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 8001eae:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001eb0:	0989      	lsrs	r1, r1, #6
 8001eb2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8001eb6:	018c      	lsls	r4, r1, #6
 8001eb8:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8001eba:	b10a      	cbz	r2, 8001ec0 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 8001ebc:	6900      	ldr	r0, [r0, #16]
 8001ebe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001ec0:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <Vector70+0x30>)
 8001ec2:	f001 fd3d 	bl	8003940 <__trace_isr_leave>
}
 8001ec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001eca:	f002 ba39 	b.w	8004340 <__port_irq_epilogue>
 8001ece:	bf00      	nop
 8001ed0:	08004788 	.word	0x08004788
 8001ed4:	40020000 	.word	0x40020000
 8001ed8:	24000084 	.word	0x24000084
 8001edc:	00000000 	.word	0x00000000

08001ee0 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ee0:	480b      	ldr	r0, [pc, #44]	; (8001f10 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8001ee2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ee4:	f001 fd14 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ee8:	4b0a      	ldr	r3, [pc, #40]	; (8001f14 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 8001eea:	480b      	ldr	r0, [pc, #44]	; (8001f18 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001eec:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8001eee:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ef0:	0c09      	lsrs	r1, r1, #16
 8001ef2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8001ef6:	040c      	lsls	r4, r1, #16
 8001ef8:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8001efa:	b10a      	cbz	r2, 8001f00 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 8001efc:	6980      	ldr	r0, [r0, #24]
 8001efe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f00:	4803      	ldr	r0, [pc, #12]	; (8001f10 <Vector74+0x30>)
 8001f02:	f001 fd1d 	bl	8003940 <__trace_isr_leave>
}
 8001f06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001f0a:	f002 ba19 	b.w	8004340 <__port_irq_epilogue>
 8001f0e:	bf00      	nop
 8001f10:	0800477c 	.word	0x0800477c
 8001f14:	40020000 	.word	0x40020000
 8001f18:	24000084 	.word	0x24000084
 8001f1c:	00000000 	.word	0x00000000

08001f20 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f20:	480b      	ldr	r0, [pc, #44]	; (8001f50 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8001f22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001f24:	f001 fcf4 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f28:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 8001f2a:	480b      	ldr	r0, [pc, #44]	; (8001f58 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f2c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8001f2e:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f30:	0d89      	lsrs	r1, r1, #22
 8001f32:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8001f36:	058c      	lsls	r4, r1, #22
 8001f38:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8001f3a:	b10a      	cbz	r2, 8001f40 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 8001f3c:	6a00      	ldr	r0, [r0, #32]
 8001f3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f40:	4803      	ldr	r0, [pc, #12]	; (8001f50 <Vector78+0x30>)
 8001f42:	f001 fcfd 	bl	8003940 <__trace_isr_leave>
}
 8001f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001f4a:	f002 b9f9 	b.w	8004340 <__port_irq_epilogue>
 8001f4e:	bf00      	nop
 8001f50:	08004770 	.word	0x08004770
 8001f54:	40020000 	.word	0x40020000
 8001f58:	24000084 	.word	0x24000084
 8001f5c:	00000000 	.word	0x00000000

08001f60 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f60:	480a      	ldr	r0, [pc, #40]	; (8001f8c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8001f62:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001f64:	f001 fcd4 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001f68:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 8001f6a:	480a      	ldr	r0, [pc, #40]	; (8001f94 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001f6c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8001f6e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001f70:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8001f74:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8001f76:	b10a      	cbz	r2, 8001f7c <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8001f78:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001f7a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f7c:	4803      	ldr	r0, [pc, #12]	; (8001f8c <Vector7C+0x2c>)
 8001f7e:	f001 fcdf 	bl	8003940 <__trace_isr_leave>
}
 8001f82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001f86:	f002 b9db 	b.w	8004340 <__port_irq_epilogue>
 8001f8a:	bf00      	nop
 8001f8c:	08004764 	.word	0x08004764
 8001f90:	40020000 	.word	0x40020000
 8001f94:	24000084 	.word	0x24000084
	...

08001fa0 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001fa0:	480b      	ldr	r0, [pc, #44]	; (8001fd0 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8001fa2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001fa4:	f001 fcb4 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001fa8:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 8001faa:	480b      	ldr	r0, [pc, #44]	; (8001fd8 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001fac:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8001fae:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001fb0:	0989      	lsrs	r1, r1, #6
 8001fb2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8001fb6:	018c      	lsls	r4, r1, #6
 8001fb8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8001fba:	b10a      	cbz	r2, 8001fc0 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 8001fbc:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001fbe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001fc0:	4803      	ldr	r0, [pc, #12]	; (8001fd0 <Vector80+0x30>)
 8001fc2:	f001 fcbd 	bl	8003940 <__trace_isr_leave>
}
 8001fc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001fca:	f002 b9b9 	b.w	8004340 <__port_irq_epilogue>
 8001fce:	bf00      	nop
 8001fd0:	08004758 	.word	0x08004758
 8001fd4:	40020000 	.word	0x40020000
 8001fd8:	24000084 	.word	0x24000084
 8001fdc:	00000000 	.word	0x00000000

08001fe0 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001fe0:	480b      	ldr	r0, [pc, #44]	; (8002010 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8001fe2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001fe4:	f001 fc94 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 8001fea:	480b      	ldr	r0, [pc, #44]	; (8002018 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001fec:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8001fee:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ff0:	0c09      	lsrs	r1, r1, #16
 8001ff2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8001ff6:	040c      	lsls	r4, r1, #16
 8001ff8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 8001ffa:	b10a      	cbz	r2, 8002000 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 8001ffc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001ffe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002000:	4803      	ldr	r0, [pc, #12]	; (8002010 <Vector84+0x30>)
 8002002:	f001 fc9d 	bl	8003940 <__trace_isr_leave>
}
 8002006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800200a:	f002 b999 	b.w	8004340 <__port_irq_epilogue>
 800200e:	bf00      	nop
 8002010:	080047f4 	.word	0x080047f4
 8002014:	40020000 	.word	0x40020000
 8002018:	24000084 	.word	0x24000084
 800201c:	00000000 	.word	0x00000000

08002020 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002020:	480b      	ldr	r0, [pc, #44]	; (8002050 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8002022:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002024:	f001 fc74 	bl	8003910 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002028:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 800202a:	480b      	ldr	r0, [pc, #44]	; (8002058 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800202c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 800202e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002030:	0d89      	lsrs	r1, r1, #22
 8002032:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8002036:	058c      	lsls	r4, r1, #22
 8002038:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 800203a:	b10a      	cbz	r2, 8002040 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 800203c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800203e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002040:	4803      	ldr	r0, [pc, #12]	; (8002050 <VectorFC+0x30>)
 8002042:	f001 fc7d 	bl	8003940 <__trace_isr_leave>
}
 8002046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800204a:	f002 b979 	b.w	8004340 <__port_irq_epilogue>
 800204e:	bf00      	nop
 8002050:	080047e8 	.word	0x080047e8
 8002054:	40020000 	.word	0x40020000
 8002058:	24000084 	.word	0x24000084
 800205c:	00000000 	.word	0x00000000

08002060 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002060:	480a      	ldr	r0, [pc, #40]	; (800208c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002062:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002064:	f001 fc54 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002068:	4b09      	ldr	r3, [pc, #36]	; (8002090 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 800206a:	480a      	ldr	r0, [pc, #40]	; (8002094 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800206c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 800206e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002070:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002074:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8002076:	b10a      	cbz	r2, 800207c <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8002078:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800207a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <Vector120+0x2c>)
 800207e:	f001 fc5f 	bl	8003940 <__trace_isr_leave>
}
 8002082:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002086:	f002 b95b 	b.w	8004340 <__port_irq_epilogue>
 800208a:	bf00      	nop
 800208c:	080047dc 	.word	0x080047dc
 8002090:	40020400 	.word	0x40020400
 8002094:	24000084 	.word	0x24000084
	...

080020a0 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020a0:	480b      	ldr	r0, [pc, #44]	; (80020d0 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 80020a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020a4:	f001 fc34 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80020a8:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 80020aa:	480b      	ldr	r0, [pc, #44]	; (80020d8 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80020ac:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 80020ae:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80020b0:	0989      	lsrs	r1, r1, #6
 80020b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 80020b6:	018c      	lsls	r4, r1, #6
 80020b8:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 80020ba:	b10a      	cbz	r2, 80020c0 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 80020bc:	6d00      	ldr	r0, [r0, #80]	; 0x50
 80020be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80020c0:	4803      	ldr	r0, [pc, #12]	; (80020d0 <Vector124+0x30>)
 80020c2:	f001 fc3d 	bl	8003940 <__trace_isr_leave>
}
 80020c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80020ca:	f002 b939 	b.w	8004340 <__port_irq_epilogue>
 80020ce:	bf00      	nop
 80020d0:	080047d0 	.word	0x080047d0
 80020d4:	40020400 	.word	0x40020400
 80020d8:	24000084 	.word	0x24000084
 80020dc:	00000000 	.word	0x00000000

080020e0 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020e0:	480b      	ldr	r0, [pc, #44]	; (8002110 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80020e2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020e4:	f001 fc14 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 80020ea:	480b      	ldr	r0, [pc, #44]	; (8002118 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020ec:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 80020ee:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020f0:	0c09      	lsrs	r1, r1, #16
 80020f2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 80020f6:	040c      	lsls	r4, r1, #16
 80020f8:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 80020fa:	b10a      	cbz	r2, 8002100 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 80020fc:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80020fe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002100:	4803      	ldr	r0, [pc, #12]	; (8002110 <Vector128+0x30>)
 8002102:	f001 fc1d 	bl	8003940 <__trace_isr_leave>
}
 8002106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800210a:	f002 b919 	b.w	8004340 <__port_irq_epilogue>
 800210e:	bf00      	nop
 8002110:	080047c4 	.word	0x080047c4
 8002114:	40020400 	.word	0x40020400
 8002118:	24000084 	.word	0x24000084
 800211c:	00000000 	.word	0x00000000

08002120 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002120:	480b      	ldr	r0, [pc, #44]	; (8002150 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8002122:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002124:	f001 fbf4 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002128:	4b0a      	ldr	r3, [pc, #40]	; (8002154 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 800212a:	480b      	ldr	r0, [pc, #44]	; (8002158 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800212c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 800212e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002130:	0d89      	lsrs	r1, r1, #22
 8002132:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002136:	058c      	lsls	r4, r1, #22
 8002138:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 800213a:	b10a      	cbz	r2, 8002140 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 800213c:	6e00      	ldr	r0, [r0, #96]	; 0x60
 800213e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002140:	4803      	ldr	r0, [pc, #12]	; (8002150 <Vector12C+0x30>)
 8002142:	f001 fbfd 	bl	8003940 <__trace_isr_leave>
}
 8002146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800214a:	f002 b8f9 	b.w	8004340 <__port_irq_epilogue>
 800214e:	bf00      	nop
 8002150:	080047b8 	.word	0x080047b8
 8002154:	40020400 	.word	0x40020400
 8002158:	24000084 	.word	0x24000084
 800215c:	00000000 	.word	0x00000000

08002160 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002160:	480a      	ldr	r0, [pc, #40]	; (800218c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002162:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002164:	f001 fbd4 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002168:	4b09      	ldr	r3, [pc, #36]	; (8002190 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 800216a:	480a      	ldr	r0, [pc, #40]	; (8002194 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800216c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 800216e:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002170:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002174:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8002176:	b10a      	cbz	r2, 800217c <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8002178:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800217a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800217c:	4803      	ldr	r0, [pc, #12]	; (800218c <Vector130+0x2c>)
 800217e:	f001 fbdf 	bl	8003940 <__trace_isr_leave>
}
 8002182:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002186:	f002 b8db 	b.w	8004340 <__port_irq_epilogue>
 800218a:	bf00      	nop
 800218c:	080047ac 	.word	0x080047ac
 8002190:	40020400 	.word	0x40020400
 8002194:	24000084 	.word	0x24000084
	...

080021a0 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021a0:	480b      	ldr	r0, [pc, #44]	; (80021d0 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80021a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021a4:	f001 fbb4 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80021a8:	4b0a      	ldr	r3, [pc, #40]	; (80021d4 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 80021aa:	480b      	ldr	r0, [pc, #44]	; (80021d8 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80021ac:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 80021ae:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80021b0:	0989      	lsrs	r1, r1, #6
 80021b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 80021b6:	018c      	lsls	r4, r1, #6
 80021b8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 80021ba:	b10a      	cbz	r2, 80021c0 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 80021bc:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80021be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <Vector150+0x30>)
 80021c2:	f001 fbbd 	bl	8003940 <__trace_isr_leave>
}
 80021c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80021ca:	f002 b8b9 	b.w	8004340 <__port_irq_epilogue>
 80021ce:	bf00      	nop
 80021d0:	080047a0 	.word	0x080047a0
 80021d4:	40020400 	.word	0x40020400
 80021d8:	24000084 	.word	0x24000084
 80021dc:	00000000 	.word	0x00000000

080021e0 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021e0:	480b      	ldr	r0, [pc, #44]	; (8002210 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 80021e2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021e4:	f001 fb94 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021e8:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 80021ea:	480b      	ldr	r0, [pc, #44]	; (8002218 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021ec:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 80021ee:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021f0:	0c09      	lsrs	r1, r1, #16
 80021f2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 80021f6:	040c      	lsls	r4, r1, #16
 80021f8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 80021fa:	b10a      	cbz	r2, 8002200 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 80021fc:	6f80      	ldr	r0, [r0, #120]	; 0x78
 80021fe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002200:	4803      	ldr	r0, [pc, #12]	; (8002210 <Vector154+0x30>)
 8002202:	f001 fb9d 	bl	8003940 <__trace_isr_leave>
}
 8002206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800220a:	f002 b899 	b.w	8004340 <__port_irq_epilogue>
 800220e:	bf00      	nop
 8002210:	0800474c 	.word	0x0800474c
 8002214:	40020400 	.word	0x40020400
 8002218:	24000084 	.word	0x24000084
 800221c:	00000000 	.word	0x00000000

08002220 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002220:	480b      	ldr	r0, [pc, #44]	; (8002250 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8002222:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002224:	f001 fb74 	bl	8003910 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 800222a:	480b      	ldr	r0, [pc, #44]	; (8002258 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800222c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 800222e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002230:	0d89      	lsrs	r1, r1, #22
 8002232:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002236:	058c      	lsls	r4, r1, #22
 8002238:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 800223a:	b112      	cbz	r2, 8002242 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 800223c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8002240:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002242:	4803      	ldr	r0, [pc, #12]	; (8002250 <Vector158+0x30>)
 8002244:	f001 fb7c 	bl	8003940 <__trace_isr_leave>
}
 8002248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800224c:	f002 b878 	b.w	8004340 <__port_irq_epilogue>
 8002250:	08004740 	.word	0x08004740
 8002254:	40020400 	.word	0x40020400
 8002258:	24000084 	.word	0x24000084
 800225c:	00000000 	.word	0x00000000

08002260 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 8002260:	2200      	movs	r2, #0
 8002262:	480d      	ldr	r0, [pc, #52]	; (8002298 <dmaInit+0x38>)
void dmaInit(void) {
 8002264:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 8002266:	4c0d      	ldr	r4, [pc, #52]	; (800229c <dmaInit+0x3c>)
 8002268:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800226a:	4d0d      	ldr	r5, [pc, #52]	; (80022a0 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 800226c:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800226e:	e001      	b.n	8002274 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002270:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 8002274:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002278:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800227a:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800227c:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 800227e:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002280:	d1f6      	bne.n	8002270 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
 8002286:	4907      	ldr	r1, [pc, #28]	; (80022a4 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8002288:	4a07      	ldr	r2, [pc, #28]	; (80022a8 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 800228a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800228c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800228e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8002290:	60d3      	str	r3, [r2, #12]
}
 8002292:	bc30      	pop	{r4, r5}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	40020010 	.word	0x40020010
 800229c:	24000084 	.word	0x24000084
 80022a0:	08004800 	.word	0x08004800
 80022a4:	40020000 	.word	0x40020000
 80022a8:	40020400 	.word	0x40020400
 80022ac:	00000000 	.word	0x00000000

080022b0 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
	...

080022c0 <otg_enable_ep.constprop.0>:
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
}

static void otg_enable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 80022c0:	4a12      	ldr	r2, [pc, #72]	; (800230c <otg_enable_ep.constprop.0+0x4c>)
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80022c2:	2300      	movs	r3, #0
static void otg_enable_ep(USBDriver *usbp) {
 80022c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
 80022c6:	e9d2 4124 	ldrd	r4, r1, [r2, #144]	; 0x90
    if (usbp->epc[i]->out_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022ca:	f04f 0e01 	mov.w	lr, #1
 80022ce:	f102 0c08 	add.w	ip, r2, #8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80022d2:	688e      	ldr	r6, [r1, #8]
    if (usbp->epc[i]->out_state != NULL) {
 80022d4:	f85c 0f04 	ldr.w	r0, [ip, #4]!
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022d8:	f103 0210 	add.w	r2, r3, #16
    }
    if (usbp->epc[i]->in_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 80022dc:	fa0e f103 	lsl.w	r1, lr, r3
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80022e0:	1c5d      	adds	r5, r3, #1
    if (usbp->epc[i]->out_state != NULL) {
 80022e2:	6987      	ldr	r7, [r0, #24]
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022e4:	fa0e f202 	lsl.w	r2, lr, r2
    if (usbp->epc[i]->out_state != NULL) {
 80022e8:	b127      	cbz	r7, 80022f4 <otg_enable_ep.constprop.0+0x34>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022ea:	f8d4 781c 	ldr.w	r7, [r4, #2076]	; 0x81c
 80022ee:	433a      	orrs	r2, r7
 80022f0:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
    if (usbp->epc[i]->in_state != NULL) {
 80022f4:	6942      	ldr	r2, [r0, #20]
 80022f6:	b122      	cbz	r2, 8002302 <otg_enable_ep.constprop.0+0x42>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 80022f8:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 80022fc:	4311      	orrs	r1, r2
 80022fe:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002302:	429e      	cmp	r6, r3
 8002304:	462b      	mov	r3, r5
 8002306:	d1e5      	bne.n	80022d4 <otg_enable_ep.constprop.0+0x14>
    }
  }
}
 8002308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800230a:	bf00      	nop
 800230c:	24000108 	.word	0x24000108

08002310 <otg_disable_ep.isra.0>:
static void otg_disable_ep(USBDriver *usbp) {
 8002310:	b470      	push	{r4, r5, r6}
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002312:	2200      	movs	r2, #0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002314:	f04f 34ff 	mov.w	r4, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002318:	688e      	ldr	r6, [r1, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800231a:	eb00 1142 	add.w	r1, r0, r2, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800231e:	f102 0c01 	add.w	ip, r2, #1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002322:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002326:	460b      	mov	r3, r1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002328:	2d00      	cmp	r5, #0
 800232a:	da05      	bge.n	8002338 <otg_disable_ep.isra.0+0x28>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 800232c:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
 8002330:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002334:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8002338:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 800233c:	2d00      	cmp	r5, #0
 800233e:	da05      	bge.n	800234c <otg_disable_ep.isra.0+0x3c>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8002340:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8002344:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002348:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800234c:	42b2      	cmp	r2, r6
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800234e:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8002352:	4662      	mov	r2, ip
 8002354:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002358:	d1df      	bne.n	800231a <otg_disable_ep.isra.0+0xa>
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800235a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
}
 800235e:	bc70      	pop	{r4, r5, r6}
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002360:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
	...

08002370 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8002370:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8002372:	4c04      	ldr	r4, [pc, #16]	; (8002384 <usb_lld_init+0x14>)
 8002374:	4620      	mov	r0, r4
 8002376:	f7fe fc3b 	bl	8000bf0 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800237a:	4a03      	ldr	r2, [pc, #12]	; (8002388 <usb_lld_init+0x18>)
  USBD1.otgparams = &fsparams;
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <usb_lld_init+0x1c>)
 800237e:	e9c4 2324 	strd	r2, r3, [r4, #144]	; 0x90
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8002382:	bd10      	pop	{r4, pc}
 8002384:	24000108 	.word	0x24000108
 8002388:	40080000 	.word	0x40080000
 800238c:	08004930 	.word	0x08004930

08002390 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002392:	2320      	movs	r3, #32
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8002394:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
void usb_lld_reset(USBDriver *usbp) {
 8002398:	4607      	mov	r7, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800239a:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800239c:	692c      	ldr	r4, [r5, #16]
 800239e:	f014 0420 	ands.w	r4, r4, #32
 80023a2:	d1fb      	bne.n	800239c <usb_lld_reset+0xc>
  chSysPolledDelayX(cycles);
 80023a4:	2012      	movs	r0, #18
  otgp->DIEPEMPMSK = 0;
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80023a6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 80023aa:	f001 fa31 	bl	8003810 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023ae:	f8d7 c094 	ldr.w	ip, [r7, #148]	; 0x94
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80023b2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80023b6:	f04f 31ff 	mov.w	r1, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023ba:	f8dc 0008 	ldr.w	r0, [ip, #8]
  otgp->DIEPEMPMSK = 0;
 80023be:	f8c5 4834 	str.w	r4, [r5, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80023c2:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80023c6:	eb05 1344 	add.w	r3, r5, r4, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023ca:	4284      	cmp	r4, r0
 80023cc:	f104 0401 	add.w	r4, r4, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80023d0:	f8c3 6900 	str.w	r6, [r3, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80023d4:	f8c3 6b00 	str.w	r6, [r3, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80023d8:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80023dc:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023e0:	d1f1      	bne.n	80023c6 <usb_lld_reset+0x36>
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80023e2:	f8dc 3000 	ldr.w	r3, [ip]
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 80023e6:	2110      	movs	r1, #16
 80023e8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80023ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 80023f0:	626b      	str	r3, [r5, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 80023f2:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 80023f4:	6914      	ldr	r4, [r2, #16]
 80023f6:	f014 0410 	ands.w	r4, r4, #16
 80023fa:	d1fb      	bne.n	80023f4 <usb_lld_reset+0x64>
 80023fc:	2012      	movs	r0, #18
 80023fe:	f001 fa07 	bl	8003810 <chSysPolledDelayX>
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002402:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002406:	4b12      	ldr	r3, [pc, #72]	; (8002450 <usb_lld_reset+0xc0>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002408:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800240c:	4911      	ldr	r1, [pc, #68]	; (8002454 <usb_lld_reset+0xc4>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 800240e:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002412:	69aa      	ldr	r2, [r5, #24]
 8002414:	4313      	orrs	r3, r2
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8002416:	2209      	movs	r2, #9
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002418:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800241a:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  next = usbp->pmnext;
 800241e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8002422:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  usbp->epc[0] = &ep0config;
 8002426:	60f9      	str	r1, [r7, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8002428:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800242c:	4a0a      	ldr	r2, [pc, #40]	; (8002458 <usb_lld_reset+0xc8>)
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 800242e:	f8c5 1b10 	str.w	r1, [r5, #2832]	; 0xb10
  usbp->pmnext += size;
 8002432:	f103 0110 	add.w	r1, r3, #16
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8002436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800243a:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 800243e:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8002442:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
  usbp->pmnext += size;
 8002446:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800244a:	62ab      	str	r3, [r5, #40]	; 0x28
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
                                                  ep0config.in_maxsize / 4));
}
 800244c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800244e:	bf00      	nop
 8002450:	000c0010 	.word	0x000c0010
 8002454:	0800490c 	.word	0x0800490c
 8002458:	10008040 	.word	0x10008040
 800245c:	00000000 	.word	0x00000000

08002460 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002460:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8002464:	f890 108a 	ldrb.w	r1, [r0, #138]	; 0x8a
 8002468:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800246c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002470:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002474:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	0000      	movs	r0, r0
	...

08002480 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8002480:	4603      	mov	r3, r0

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8002482:	e9d0 0124 	ldrd	r0, r1, [r0, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002486:	680a      	ldr	r2, [r1, #0]
 8002488:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  otg_disable_ep(usbp);
 800248c:	f7ff bf40 	b.w	8002310 <otg_disable_ep.isra.0>

08002490 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8002490:	3158      	adds	r1, #88	; 0x58
 8002492:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002496:	0149      	lsls	r1, r1, #5
 8002498:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 800249a:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800249e:	d004      	beq.n	80024aa <usb_lld_get_status_out+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
    return EP_STATUS_STALLED;
 80024a0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80024a4:	bf0c      	ite	eq
 80024a6:	2002      	moveq	r0, #2
 80024a8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80024aa:	4770      	bx	lr
 80024ac:	0000      	movs	r0, r0
	...

080024b0 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 80024b0:	3148      	adds	r1, #72	; 0x48
 80024b2:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80024b6:	0149      	lsls	r1, r1, #5
 80024b8:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 80024ba:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80024be:	d004      	beq.n	80024ca <usb_lld_get_status_in+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
    return EP_STATUS_STALLED;
 80024c0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80024c4:	bf0c      	ite	eq
 80024c6:	2002      	moveq	r0, #2
 80024c8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80024ca:	4770      	bx	lr
 80024cc:	0000      	movs	r0, r0
	...

080024d0 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 80024d0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80024d4:	68c3      	ldr	r3, [r0, #12]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	6819      	ldr	r1, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	6011      	str	r1, [r2, #0]
 80024de:	6053      	str	r3, [r2, #4]
}
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
	...

080024f0 <usb_lld_start_out>:
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 80024f0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80024f4:	68da      	ldr	r2, [r3, #12]
 80024f6:	6993      	ldr	r3, [r2, #24]
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 80024f8:	b410      	push	{r4}

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 80024fa:	681c      	ldr	r4, [r3, #0]
 80024fc:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 80024fe:	b909      	cbnz	r1, 8002504 <usb_lld_start_out+0x14>
 8002500:	2c40      	cmp	r4, #64	; 0x40
 8002502:	d825      	bhi.n	8002550 <usb_lld_start_out+0x60>
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002504:	8a53      	ldrh	r3, [r2, #18]
  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002506:	6812      	ldr	r2, [r2, #0]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002508:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800250c:	f002 0c03 	and.w	ip, r2, #3
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002510:	1e5a      	subs	r2, r3, #1
 8002512:	4422      	add	r2, r4
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002514:	f1bc 0f01 	cmp.w	ip, #1
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002518:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 800251c:	fb02 f303 	mul.w	r3, r2, r3
 8002520:	f103 0303 	add.w	r3, r3, #3
 8002524:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002528:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800252c:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8002530:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8002534:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002538:	d00d      	beq.n	8002556 <usb_lld_start_out+0x66>
 800253a:	b209      	sxth	r1, r1
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 800253c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 8002540:	bc10      	pop	{r4}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8002542:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002546:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800254a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800254e:	4770      	bx	lr
    osp->rxsize = EP0_MAX_OUTSIZE;
 8002550:	2440      	movs	r4, #64	; 0x40
 8002552:	601c      	str	r4, [r3, #0]
 8002554:	e7d6      	b.n	8002504 <usb_lld_start_out+0x14>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002556:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800255a:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 800255e:	b209      	sxth	r1, r1
 8002560:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8002564:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002568:	bf14      	ite	ne
 800256a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 800256e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8002572:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8002576:	e7e1      	b.n	800253c <usb_lld_start_out+0x4c>
	...

08002580 <otg_epout_handler.constprop.0>:
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002584:	4f24      	ldr	r7, [pc, #144]	; (8002618 <otg_epout_handler.constprop.0+0x98>)
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002586:	4604      	mov	r4, r0
  stm32_otg_t *otgp = usbp->otg;
 8002588:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800258c:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 8002590:	f8d3 5b08 	ldr.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 8002594:	0728      	lsls	r0, r5, #28
  otgp->oe[ep].DOEPINT = epint;
 8002596:	f8c3 5b08 	str.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 800259a:	d503      	bpl.n	80025a4 <otg_epout_handler.constprop.0+0x24>
 800259c:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80025a0:	0719      	lsls	r1, r3, #28
 80025a2:	d431      	bmi.n	8002608 <otg_epout_handler.constprop.0+0x88>
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80025a4:	07ea      	lsls	r2, r5, #31
 80025a6:	d52d      	bpl.n	8002604 <otg_epout_handler.constprop.0+0x84>
 80025a8:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80025ac:	07db      	lsls	r3, r3, #31
 80025ae:	d529      	bpl.n	8002604 <otg_epout_handler.constprop.0+0x84>
    osp = usbp->epc[ep]->out_state;
 80025b0:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 80025b4:	68d9      	ldr	r1, [r3, #12]
 80025b6:	698a      	ldr	r2, [r1, #24]
    if (ep == 0) {
 80025b8:	b954      	cbnz	r4, 80025d0 <otg_epout_handler.constprop.0+0x50>
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80025ba:	8a48      	ldrh	r0, [r1, #18]
 80025bc:	6853      	ldr	r3, [r2, #4]
 80025be:	fbb3 f5f0 	udiv	r5, r3, r0
 80025c2:	fb00 3315 	mls	r3, r0, r5, r3
 80025c6:	b91b      	cbnz	r3, 80025d0 <otg_epout_handler.constprop.0+0x50>
          (osp->rxsize < osp->totsize)) {
 80025c8:	6810      	ldr	r0, [r2, #0]
 80025ca:	68d3      	ldr	r3, [r2, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80025cc:	4298      	cmp	r0, r3
 80025ce:	d30d      	bcc.n	80025ec <otg_epout_handler.constprop.0+0x6c>
    _usb_isr_invoke_out_cb(usbp, ep);
 80025d0:	2201      	movs	r2, #1
 80025d2:	897b      	ldrh	r3, [r7, #10]
 80025d4:	68cd      	ldr	r5, [r1, #12]
 80025d6:	40a2      	lsls	r2, r4
 80025d8:	ea23 0302 	bic.w	r3, r3, r2
 80025dc:	817b      	strh	r3, [r7, #10]
 80025de:	b18d      	cbz	r5, 8002604 <otg_epout_handler.constprop.0+0x84>
 80025e0:	4621      	mov	r1, r4
 80025e2:	462b      	mov	r3, r5
 80025e4:	480c      	ldr	r0, [pc, #48]	; (8002618 <otg_epout_handler.constprop.0+0x98>)
}
 80025e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _usb_isr_invoke_out_cb(usbp, ep);
 80025ea:	4718      	bx	r3
        osp->rxsize = osp->totsize - osp->rxsize;
 80025ec:	1a1b      	subs	r3, r3, r0
        osp->rxcnt  = 0;
 80025ee:	6054      	str	r4, [r2, #4]
 80025f0:	2130      	movs	r1, #48	; 0x30
        osp->rxsize = osp->totsize - osp->rxsize;
 80025f2:	6013      	str	r3, [r2, #0]
 80025f4:	f381 8811 	msr	BASEPRI, r1
        usb_lld_start_out(usbp, ep);
 80025f8:	4807      	ldr	r0, [pc, #28]	; (8002618 <otg_epout_handler.constprop.0+0x98>)
 80025fa:	4621      	mov	r1, r4
 80025fc:	f7ff ff78 	bl	80024f0 <usb_lld_start_out>
 8002600:	f384 8811 	msr	BASEPRI, r4
}
 8002604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _usb_isr_invoke_setup_cb(usbp, ep);
 8002608:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 800260c:	4621      	mov	r1, r4
 800260e:	4638      	mov	r0, r7
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	4798      	blx	r3
 8002616:	e7c5      	b.n	80025a4 <otg_epout_handler.constprop.0+0x24>
 8002618:	24000108 	.word	0x24000108
 800261c:	00000000 	.word	0x00000000

08002620 <usb_lld_start_in>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002620:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8002624:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002626:	68dc      	ldr	r4, [r3, #12]
 8002628:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800262a:	6813      	ldr	r3, [r2, #0]
 800262c:	60d3      	str	r3, [r2, #12]
  if (isp->txsize == 0) {
 800262e:	b9f3      	cbnz	r3, 800266e <usb_lld_start_in+0x4e>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8002630:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002634:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002638:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 800263c:	f8c3 0910 	str.w	r0, [r3, #2320]	; 0x910
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	2b01      	cmp	r3, #1
 8002648:	d02a      	beq.n	80026a0 <usb_lld_start_in+0x80>
 800264a:	b208      	sxth	r0, r1
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800264c:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002650:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002652:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002656:	408b      	lsls	r3, r1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002658:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800265c:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002660:	f8d2 1834 	ldr.w	r1, [r2, #2100]	; 0x834
}
 8002664:	bc10      	pop	{r4}
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002666:	430b      	orrs	r3, r1
 8002668:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
}
 800266c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800266e:	b909      	cbnz	r1, 8002674 <usb_lld_start_in+0x54>
 8002670:	2b40      	cmp	r3, #64	; 0x40
 8002672:	d826      	bhi.n	80026c2 <usb_lld_start_in+0xa2>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8002674:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002678:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800267c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8002680:	4418      	add	r0, r3
 8002682:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002686:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 800268a:	eb02 1041 	add.w	r0, r2, r1, lsl #5
 800268e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002692:	f8c0 3910 	str.w	r3, [r0, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002696:	6823      	ldr	r3, [r4, #0]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b01      	cmp	r3, #1
 800269e:	d1d4      	bne.n	800264a <usb_lld_start_in+0x2a>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80026a0:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 80026a4:	b208      	sxth	r0, r1
 80026a6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80026aa:	eb02 1341 	add.w	r3, r2, r1, lsl #5
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80026ae:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80026b2:	bf14      	ite	ne
 80026b4:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80026b8:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
 80026bc:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80026c0:	e7c4      	b.n	800264c <usb_lld_start_in+0x2c>
      isp->txsize = EP0_MAX_INSIZE;
 80026c2:	2340      	movs	r3, #64	; 0x40
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e7d5      	b.n	8002674 <usb_lld_start_in+0x54>
	...

080026d0 <otg_epin_handler.constprop.0>:
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80026d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80026d4:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80027dc <otg_epin_handler.constprop.0+0x10c>
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80026d8:	4604      	mov	r4, r0
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80026da:	ea4f 1b40 	mov.w	fp, r0, lsl #5
  stm32_otg_t *otgp = usbp->otg;
 80026de:	f8d9 6090 	ldr.w	r6, [r9, #144]	; 0x90
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80026e2:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 80026e6:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80026ea:	07e9      	lsls	r1, r5, #31
  otgp->ie[ep].DIEPINT = epint;
 80026ec:	f8c3 5908 	str.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80026f0:	d503      	bpl.n	80026fa <otg_epin_handler.constprop.0+0x2a>
 80026f2:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 80026f6:	07da      	lsls	r2, r3, #31
 80026f8:	d40c      	bmi.n	8002714 <otg_epin_handler.constprop.0+0x44>
  if ((epint & DIEPINT_TXFE) &&
 80026fa:	062b      	lsls	r3, r5, #24
 80026fc:	d508      	bpl.n	8002710 <otg_epin_handler.constprop.0+0x40>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 80026fe:	f04f 0801 	mov.w	r8, #1
 8002702:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 8002706:	fa08 f804 	lsl.w	r8, r8, r4
  if ((epint & DIEPINT_TXFE) &&
 800270a:	ea13 0f08 	tst.w	r3, r8
 800270e:	d118      	bne.n	8002742 <otg_epin_handler.constprop.0+0x72>
}
 8002710:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002714:	eb09 0380 	add.w	r3, r9, r0, lsl #2
 8002718:	68d9      	ldr	r1, [r3, #12]
 800271a:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 800271c:	6818      	ldr	r0, [r3, #0]
 800271e:	68da      	ldr	r2, [r3, #12]
 8002720:	4290      	cmp	r0, r2
 8002722:	d34a      	bcc.n	80027ba <otg_epin_handler.constprop.0+0xea>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002724:	2201      	movs	r2, #1
 8002726:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800272a:	688f      	ldr	r7, [r1, #8]
 800272c:	40a2      	lsls	r2, r4
 800272e:	ea23 0302 	bic.w	r3, r3, r2
 8002732:	f8a9 3008 	strh.w	r3, [r9, #8]
 8002736:	2f00      	cmp	r7, #0
 8002738:	d0df      	beq.n	80026fa <otg_epin_handler.constprop.0+0x2a>
 800273a:	4621      	mov	r1, r4
 800273c:	4648      	mov	r0, r9
 800273e:	47b8      	blx	r7
 8002740:	e7db      	b.n	80026fa <otg_epin_handler.constprop.0+0x2a>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002742:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	695e      	ldr	r6, [r3, #20]
 800274a:	e9d6 7500 	ldrd	r7, r5, [r6]
 800274e:	42af      	cmp	r7, r5
 8002750:	d941      	bls.n	80027d6 <otg_epin_handler.constprop.0+0x106>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002752:	3401      	adds	r4, #1
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002754:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
    if (n > usbp->epc[ep]->in_maxsize)
 8002758:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800275c:	b2e4      	uxtb	r4, r4
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800275e:	eb0a 0e0b 	add.w	lr, sl, fp
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002762:	eb0a 3004 	add.w	r0, sl, r4, lsl #12
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002766:	eba7 0c05 	sub.w	ip, r7, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800276a:	f8de 3918 	ldr.w	r3, [lr, #2328]	; 0x918
 800276e:	45cc      	cmp	ip, r9
 8002770:	b29b      	uxth	r3, r3
 8002772:	bf28      	it	cs
 8002774:	46cc      	movcs	ip, r9
 8002776:	ebbc 0f83 	cmp.w	ip, r3, lsl #2
 800277a:	d8c9      	bhi.n	8002710 <otg_epin_handler.constprop.0+0x40>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800277c:	68b4      	ldr	r4, [r6, #8]
    if (n <= 4) {
 800277e:	f1bc 0f04 	cmp.w	ip, #4
    *fifop = *((uint32_t *)buf);
 8002782:	6823      	ldr	r3, [r4, #0]
 8002784:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002786:	d90b      	bls.n	80027a0 <otg_epin_handler.constprop.0+0xd0>
 8002788:	f1ac 0105 	sub.w	r1, ip, #5
 800278c:	4623      	mov	r3, r4
 800278e:	f021 0103 	bic.w	r1, r1, #3
 8002792:	3104      	adds	r1, #4
 8002794:	4421      	add	r1, r4
    *fifop = *((uint32_t *)buf);
 8002796:	f853 2f04 	ldr.w	r2, [r3, #4]!
    if (n <= 4) {
 800279a:	4299      	cmp	r1, r3
    *fifop = *((uint32_t *)buf);
 800279c:	6002      	str	r2, [r0, #0]
    if (n <= 4) {
 800279e:	d1fa      	bne.n	8002796 <otg_epin_handler.constprop.0+0xc6>
    usbp->epc[ep]->in_state->txcnt += n;
 80027a0:	4465      	add	r5, ip
    usbp->epc[ep]->in_state->txbuf += n;
 80027a2:	4464      	add	r4, ip
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 80027a4:	42bd      	cmp	r5, r7
    usbp->epc[ep]->in_state->txcnt += n;
 80027a6:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 80027aa:	d3dc      	bcc.n	8002766 <otg_epin_handler.constprop.0+0x96>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80027ac:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 80027b0:	ea23 0308 	bic.w	r3, r3, r8
 80027b4:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
      return true;
 80027b8:	e7aa      	b.n	8002710 <otg_epin_handler.constprop.0+0x40>
      isp->txsize = isp->totsize - isp->txsize;
 80027ba:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 80027bc:	2700      	movs	r7, #0
      isp->txsize = isp->totsize - isp->txsize;
 80027be:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 80027c0:	605f      	str	r7, [r3, #4]
 80027c2:	2330      	movs	r3, #48	; 0x30
 80027c4:	f383 8811 	msr	BASEPRI, r3
      usb_lld_start_in(usbp, ep);
 80027c8:	4621      	mov	r1, r4
 80027ca:	4648      	mov	r0, r9
 80027cc:	f7ff ff28 	bl	8002620 <usb_lld_start_in>
 80027d0:	f387 8811 	msr	BASEPRI, r7
}
 80027d4:	e791      	b.n	80026fa <otg_epin_handler.constprop.0+0x2a>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80027d6:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
 80027da:	e7e7      	b.n	80027ac <otg_epin_handler.constprop.0+0xdc>
 80027dc:	24000108 	.word	0x24000108

080027e0 <Vector1D4>:
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 80027e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80027e4:	4eb2      	ldr	r6, [pc, #712]	; (8002ab0 <Vector1D4+0x2d0>)
 80027e6:	f04f 0940 	mov.w	r9, #64	; 0x40
  OSAL_IRQ_PROLOGUE();
 80027ea:	48b2      	ldr	r0, [pc, #712]	; (8002ab4 <Vector1D4+0x2d4>)
 80027ec:	f001 f890 	bl	8003910 <__trace_isr_enter>
  stm32_otg_t *otgp = usbp->otg;
 80027f0:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
  unsigned retry = 64U;
 80027f4:	e06e      	b.n	80028d4 <Vector1D4+0xf4>
  if (sts & GINTSTS_USBSUSP) {
 80027f6:	0529      	lsls	r1, r5, #20
 80027f8:	f100 808e 	bmi.w	8002918 <Vector1D4+0x138>
  if (sts & GINTSTS_ENUMDNE) {
 80027fc:	04aa      	lsls	r2, r5, #18
 80027fe:	d50c      	bpl.n	800281a <Vector1D4+0x3a>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8002800:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8002804:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 800280e:	bf0c      	ite	eq
 8002810:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002814:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 8002818:	60fb      	str	r3, [r7, #12]
  if (sts & GINTSTS_SOF) {
 800281a:	072b      	lsls	r3, r5, #28
 800281c:	d50e      	bpl.n	800283c <Vector1D4+0x5c>
    if (usbp->config->sof_cb == NULL) {
 800281e:	6874      	ldr	r4, [r6, #4]
 8002820:	68e3      	ldr	r3, [r4, #12]
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 8176 	beq.w	8002b14 <Vector1D4+0x334>
    if (usbp->state == USB_SUSPENDED) {
 8002828:	7833      	ldrb	r3, [r6, #0]
 800282a:	2b05      	cmp	r3, #5
 800282c:	f000 817a 	beq.w	8002b24 <Vector1D4+0x344>
    otg_enable_ep(usbp);
 8002830:	f7ff fd46 	bl	80022c0 <otg_enable_ep.constprop.0>
    _usb_isr_invoke_sof_cb(usbp);
 8002834:	68e3      	ldr	r3, [r4, #12]
 8002836:	b10b      	cbz	r3, 800283c <Vector1D4+0x5c>
 8002838:	4630      	mov	r0, r6
 800283a:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 800283c:	02ec      	lsls	r4, r5, #11
 800283e:	d473      	bmi.n	8002928 <Vector1D4+0x148>
  if (sts & GINTSTS_IISOOXFR) {
 8002840:	02a8      	lsls	r0, r5, #10
 8002842:	f100 80b4 	bmi.w	80029ae <Vector1D4+0x1ce>
  if (sts & GINTSTS_OEPINT) {
 8002846:	032b      	lsls	r3, r5, #12
  src = otgp->DAINT;
 8002848:	f8d7 4818 	ldr.w	r4, [r7, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 800284c:	d51a      	bpl.n	8002884 <Vector1D4+0xa4>
    if (src & (1 << 16))
 800284e:	03e0      	lsls	r0, r4, #15
 8002850:	f100 813c 	bmi.w	8002acc <Vector1D4+0x2ec>
    if (src & (1 << 17))
 8002854:	03a1      	lsls	r1, r4, #14
 8002856:	f100 8135 	bmi.w	8002ac4 <Vector1D4+0x2e4>
    if (src & (1 << 18))
 800285a:	0362      	lsls	r2, r4, #13
 800285c:	f100 812e 	bmi.w	8002abc <Vector1D4+0x2dc>
    if (src & (1 << 19))
 8002860:	0323      	lsls	r3, r4, #12
 8002862:	f100 8120 	bmi.w	8002aa6 <Vector1D4+0x2c6>
    if (src & (1 << 20))
 8002866:	02e0      	lsls	r0, r4, #11
 8002868:	f100 8119 	bmi.w	8002a9e <Vector1D4+0x2be>
    if (src & (1 << 21))
 800286c:	02a1      	lsls	r1, r4, #10
 800286e:	f100 8112 	bmi.w	8002a96 <Vector1D4+0x2b6>
    if (src & (1 << 22))
 8002872:	0262      	lsls	r2, r4, #9
 8002874:	f100 810b 	bmi.w	8002a8e <Vector1D4+0x2ae>
    if (src & (1 << 23))
 8002878:	0223      	lsls	r3, r4, #8
 800287a:	f100 8104 	bmi.w	8002a86 <Vector1D4+0x2a6>
    if (src & (1 << 24))
 800287e:	01e0      	lsls	r0, r4, #7
 8002880:	f100 80f9 	bmi.w	8002a76 <Vector1D4+0x296>
  if (sts & GINTSTS_IEPINT) {
 8002884:	0369      	lsls	r1, r5, #13
 8002886:	d51a      	bpl.n	80028be <Vector1D4+0xde>
    if (src & (1 << 0))
 8002888:	07e2      	lsls	r2, r4, #31
 800288a:	f100 813f 	bmi.w	8002b0c <Vector1D4+0x32c>
    if (src & (1 << 1))
 800288e:	07a3      	lsls	r3, r4, #30
 8002890:	f100 8138 	bmi.w	8002b04 <Vector1D4+0x324>
    if (src & (1 << 2))
 8002894:	0760      	lsls	r0, r4, #29
 8002896:	f100 8131 	bmi.w	8002afc <Vector1D4+0x31c>
    if (src & (1 << 3))
 800289a:	0721      	lsls	r1, r4, #28
 800289c:	f100 812a 	bmi.w	8002af4 <Vector1D4+0x314>
    if (src & (1 << 4))
 80028a0:	06e2      	lsls	r2, r4, #27
 80028a2:	f100 8123 	bmi.w	8002aec <Vector1D4+0x30c>
    if (src & (1 << 5))
 80028a6:	06a3      	lsls	r3, r4, #26
 80028a8:	f100 811c 	bmi.w	8002ae4 <Vector1D4+0x304>
    if (src & (1 << 6))
 80028ac:	0660      	lsls	r0, r4, #25
 80028ae:	f100 8115 	bmi.w	8002adc <Vector1D4+0x2fc>
    if (src & (1 << 7))
 80028b2:	0621      	lsls	r1, r4, #24
 80028b4:	f100 810e 	bmi.w	8002ad4 <Vector1D4+0x2f4>
    if (src & (1 << 8))
 80028b8:	05e2      	lsls	r2, r4, #23
 80028ba:	f100 80e0 	bmi.w	8002a7e <Vector1D4+0x29e>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 80028be:	06eb      	lsls	r3, r5, #27
 80028c0:	f100 80a2 	bmi.w	8002a08 <Vector1D4+0x228>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 80028c4:	4b7c      	ldr	r3, [pc, #496]	; (8002ab8 <Vector1D4+0x2d8>)
 80028c6:	421d      	tst	r5, r3
 80028c8:	f000 80ce 	beq.w	8002a68 <Vector1D4+0x288>
 80028cc:	f1b9 0901 	subs.w	r9, r9, #1
 80028d0:	f000 80ca 	beq.w	8002a68 <Vector1D4+0x288>
  sts  = otgp->GINTSTS;
 80028d4:	697d      	ldr	r5, [r7, #20]
  sts &= otgp->GINTMSK;
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	401d      	ands	r5, r3
  if (sts & GINTSTS_USBRST) {
 80028da:	f415 5880 	ands.w	r8, r5, #4096	; 0x1000
  otgp->GINTSTS = sts;
 80028de:	617d      	str	r5, [r7, #20]
  if (sts & GINTSTS_USBRST) {
 80028e0:	f040 815f 	bne.w	8002ba2 <Vector1D4+0x3c2>
  if (sts & GINTSTS_WKUPINT) {
 80028e4:	2d00      	cmp	r5, #0
 80028e6:	da86      	bge.n	80027f6 <Vector1D4+0x16>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 80028e8:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 80028ec:	0798      	lsls	r0, r3, #30
 80028ee:	d005      	beq.n	80028fc <Vector1D4+0x11c>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80028f0:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 80028f4:	f023 0303 	bic.w	r3, r3, #3
 80028f8:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
    otg_enable_ep(usbp);
 80028fc:	f7ff fce0 	bl	80022c0 <otg_enable_ep.constprop.0>
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002900:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002904:	4630      	mov	r0, r6
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002906:	f023 0301 	bic.w	r3, r3, #1
 800290a:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 800290e:	f7fe f9b7 	bl	8000c80 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 8002912:	0529      	lsls	r1, r5, #20
 8002914:	f57f af72 	bpl.w	80027fc <Vector1D4+0x1c>
    otg_disable_ep(usbp);
 8002918:	e9d6 0124 	ldrd	r0, r1, [r6, #144]	; 0x90
 800291c:	f7ff fcf8 	bl	8002310 <otg_disable_ep.isra.0>
    _usb_suspend(usbp);
 8002920:	4630      	mov	r0, r6
 8002922:	f7fe f995 	bl	8000c50 <_usb_suspend>
 8002926:	e769      	b.n	80027fc <Vector1D4+0x1c>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002928:	2100      	movs	r1, #0
  stm32_otg_t *otgp = usbp->otg;
 800292a:	f8d6 b090 	ldr.w	fp, [r6, #144]	; 0x90
      _usb_isr_invoke_in_cb(usbp, ep);
 800292e:	f04f 0a01 	mov.w	sl, #1
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002932:	460c      	mov	r4, r1
 8002934:	e008      	b.n	8002948 <Vector1D4+0x168>
 8002936:	3401      	adds	r4, #1
 8002938:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800293c:	b2e4      	uxtb	r4, r4
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	429c      	cmp	r4, r3
 8002942:	4621      	mov	r1, r4
 8002944:	f63f af7c 	bhi.w	8002840 <Vector1D4+0x60>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002948:	eb0b 1244 	add.w	r2, fp, r4, lsl #5
 800294c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002950:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002954:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002958:	d1ed      	bne.n	8002936 <Vector1D4+0x156>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 800295a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 800295e:	2b00      	cmp	r3, #0
 8002960:	dae9      	bge.n	8002936 <Vector1D4+0x156>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8002962:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002966:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 800296a:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800296e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002972:	2b00      	cmp	r3, #0
 8002974:	dbfb      	blt.n	800296e <Vector1D4+0x18e>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002976:	0189      	lsls	r1, r1, #6
 8002978:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800297c:	f041 0120 	orr.w	r1, r1, #32
 8002980:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002982:	6913      	ldr	r3, [r2, #16]
 8002984:	0699      	lsls	r1, r3, #26
 8002986:	d4fc      	bmi.n	8002982 <Vector1D4+0x1a2>
  chSysPolledDelayX(cycles);
 8002988:	2012      	movs	r0, #18
 800298a:	f000 ff41 	bl	8003810 <chSysPolledDelayX>
      _usb_isr_invoke_in_cb(usbp, ep);
 800298e:	8933      	ldrh	r3, [r6, #8]
 8002990:	eb06 0284 	add.w	r2, r6, r4, lsl #2
 8002994:	fa0a f104 	lsl.w	r1, sl, r4
 8002998:	68d2      	ldr	r2, [r2, #12]
 800299a:	ea23 0301 	bic.w	r3, r3, r1
 800299e:	6892      	ldr	r2, [r2, #8]
 80029a0:	8133      	strh	r3, [r6, #8]
 80029a2:	2a00      	cmp	r2, #0
 80029a4:	d0c7      	beq.n	8002936 <Vector1D4+0x156>
 80029a6:	4621      	mov	r1, r4
 80029a8:	4630      	mov	r0, r6
 80029aa:	4790      	blx	r2
 80029ac:	e7c3      	b.n	8002936 <Vector1D4+0x156>
  stm32_otg_t *otgp = usbp->otg;
 80029ae:	f8d6 a090 	ldr.w	sl, [r6, #144]	; 0x90
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80029b2:	2400      	movs	r4, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 80029b4:	f04f 0b01 	mov.w	fp, #1
 80029b8:	e007      	b.n	80029ca <Vector1D4+0x1ea>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80029ba:	3401      	adds	r4, #1
 80029bc:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 80029c0:	b2e4      	uxtb	r4, r4
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	429c      	cmp	r4, r3
 80029c6:	f63f af3e 	bhi.w	8002846 <Vector1D4+0x66>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80029ca:	eb0a 1244 	add.w	r2, sl, r4, lsl #5
 80029ce:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 80029d2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80029d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80029da:	d1ee      	bne.n	80029ba <Vector1D4+0x1da>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80029dc:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
      _usb_isr_invoke_out_cb(usbp, ep);
 80029e0:	eb06 0184 	add.w	r1, r6, r4, lsl #2
 80029e4:	fa0b f204 	lsl.w	r2, fp, r4
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	dae6      	bge.n	80029ba <Vector1D4+0x1da>
      _usb_isr_invoke_out_cb(usbp, ep);
 80029ec:	8973      	ldrh	r3, [r6, #10]
 80029ee:	4630      	mov	r0, r6
 80029f0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80029f4:	4621      	mov	r1, r4
 80029f6:	ea23 0302 	bic.w	r3, r3, r2
 80029fa:	f8dc 200c 	ldr.w	r2, [ip, #12]
 80029fe:	8173      	strh	r3, [r6, #10]
 8002a00:	2a00      	cmp	r2, #0
 8002a02:	d0da      	beq.n	80029ba <Vector1D4+0x1da>
 8002a04:	4790      	blx	r2
 8002a06:	e7d8      	b.n	80029ba <Vector1D4+0x1da>
  sts = usbp->otg->GRXSTSP;
 8002a08:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
 8002a0c:	6a0b      	ldr	r3, [r1, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002a0e:	f403 10f0 	and.w	r0, r3, #1966080	; 0x1e0000
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8002a12:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8002a16:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002a1a:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002a1e:	f000 808c 	beq.w	8002b3a <Vector1D4+0x35a>
 8002a22:	f5b0 2f40 	cmp.w	r0, #786432	; 0xc0000
 8002a26:	f47f af4d 	bne.w	80028c4 <Vector1D4+0xe4>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8002a2a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	6a18      	ldr	r0, [r3, #32]
  while (i < n) {
 8002a32:	2a00      	cmp	r2, #0
 8002a34:	f43f af46 	beq.w	80028c4 <Vector1D4+0xe4>
      w = *fifop;
 8002a38:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
  size_t i = 0;
 8002a3c:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002a3e:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002a42:	4601      	mov	r1, r0
    if ((i & 3) == 0) {
 8002a44:	d101      	bne.n	8002a4a <Vector1D4+0x26a>
      w = *fifop;
 8002a46:	f8d4 8000 	ldr.w	r8, [r4]
    if (i < max) {
 8002a4a:	2b07      	cmp	r3, #7
    i++;
 8002a4c:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002a50:	d804      	bhi.n	8002a5c <Vector1D4+0x27c>
      *buf++ = (uint8_t)w;
 8002a52:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002a56:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002a5a:	4608      	mov	r0, r1
  while (i < n) {
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d1ee      	bne.n	8002a3e <Vector1D4+0x25e>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8002a60:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <Vector1D4+0x2d8>)
 8002a62:	421d      	tst	r5, r3
 8002a64:	f47f af32 	bne.w	80028cc <Vector1D4+0xec>
  OSAL_IRQ_EPILOGUE();
 8002a68:	4812      	ldr	r0, [pc, #72]	; (8002ab4 <Vector1D4+0x2d4>)
 8002a6a:	f000 ff69 	bl	8003940 <__trace_isr_leave>
}
 8002a6e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002a72:	f001 bc65 	b.w	8004340 <__port_irq_epilogue>
      otg_epout_handler(usbp, 8);
 8002a76:	2008      	movs	r0, #8
 8002a78:	f7ff fd82 	bl	8002580 <otg_epout_handler.constprop.0>
 8002a7c:	e702      	b.n	8002884 <Vector1D4+0xa4>
      otg_epin_handler(usbp, 8);
 8002a7e:	2008      	movs	r0, #8
 8002a80:	f7ff fe26 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002a84:	e71b      	b.n	80028be <Vector1D4+0xde>
      otg_epout_handler(usbp, 7);
 8002a86:	2007      	movs	r0, #7
 8002a88:	f7ff fd7a 	bl	8002580 <otg_epout_handler.constprop.0>
 8002a8c:	e6f7      	b.n	800287e <Vector1D4+0x9e>
      otg_epout_handler(usbp, 6);
 8002a8e:	2006      	movs	r0, #6
 8002a90:	f7ff fd76 	bl	8002580 <otg_epout_handler.constprop.0>
 8002a94:	e6f0      	b.n	8002878 <Vector1D4+0x98>
      otg_epout_handler(usbp, 5);
 8002a96:	2005      	movs	r0, #5
 8002a98:	f7ff fd72 	bl	8002580 <otg_epout_handler.constprop.0>
 8002a9c:	e6e9      	b.n	8002872 <Vector1D4+0x92>
      otg_epout_handler(usbp, 4);
 8002a9e:	2004      	movs	r0, #4
 8002aa0:	f7ff fd6e 	bl	8002580 <otg_epout_handler.constprop.0>
 8002aa4:	e6e2      	b.n	800286c <Vector1D4+0x8c>
      otg_epout_handler(usbp, 3);
 8002aa6:	2003      	movs	r0, #3
 8002aa8:	f7ff fd6a 	bl	8002580 <otg_epout_handler.constprop.0>
 8002aac:	e6db      	b.n	8002866 <Vector1D4+0x86>
 8002aae:	bf00      	nop
 8002ab0:	24000108 	.word	0x24000108
 8002ab4:	08004900 	.word	0x08004900
 8002ab8:	04000030 	.word	0x04000030
      otg_epout_handler(usbp, 2);
 8002abc:	2002      	movs	r0, #2
 8002abe:	f7ff fd5f 	bl	8002580 <otg_epout_handler.constprop.0>
 8002ac2:	e6cd      	b.n	8002860 <Vector1D4+0x80>
      otg_epout_handler(usbp, 1);
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	f7ff fd5b 	bl	8002580 <otg_epout_handler.constprop.0>
 8002aca:	e6c6      	b.n	800285a <Vector1D4+0x7a>
      otg_epout_handler(usbp, 0);
 8002acc:	2000      	movs	r0, #0
 8002ace:	f7ff fd57 	bl	8002580 <otg_epout_handler.constprop.0>
 8002ad2:	e6bf      	b.n	8002854 <Vector1D4+0x74>
      otg_epin_handler(usbp, 7);
 8002ad4:	2007      	movs	r0, #7
 8002ad6:	f7ff fdfb 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002ada:	e6ed      	b.n	80028b8 <Vector1D4+0xd8>
      otg_epin_handler(usbp, 6);
 8002adc:	2006      	movs	r0, #6
 8002ade:	f7ff fdf7 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002ae2:	e6e6      	b.n	80028b2 <Vector1D4+0xd2>
      otg_epin_handler(usbp, 5);
 8002ae4:	2005      	movs	r0, #5
 8002ae6:	f7ff fdf3 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002aea:	e6df      	b.n	80028ac <Vector1D4+0xcc>
      otg_epin_handler(usbp, 4);
 8002aec:	2004      	movs	r0, #4
 8002aee:	f7ff fdef 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002af2:	e6d8      	b.n	80028a6 <Vector1D4+0xc6>
      otg_epin_handler(usbp, 3);
 8002af4:	2003      	movs	r0, #3
 8002af6:	f7ff fdeb 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002afa:	e6d1      	b.n	80028a0 <Vector1D4+0xc0>
      otg_epin_handler(usbp, 2);
 8002afc:	2002      	movs	r0, #2
 8002afe:	f7ff fde7 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002b02:	e6ca      	b.n	800289a <Vector1D4+0xba>
      otg_epin_handler(usbp, 1);
 8002b04:	2001      	movs	r0, #1
 8002b06:	f7ff fde3 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002b0a:	e6c3      	b.n	8002894 <Vector1D4+0xb4>
      otg_epin_handler(usbp, 0);
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	f7ff fddf 	bl	80026d0 <otg_epin_handler.constprop.0>
 8002b12:	e6bc      	b.n	800288e <Vector1D4+0xae>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	f023 0308 	bic.w	r3, r3, #8
 8002b1a:	61bb      	str	r3, [r7, #24]
    if (usbp->state == USB_SUSPENDED) {
 8002b1c:	7833      	ldrb	r3, [r6, #0]
 8002b1e:	2b05      	cmp	r3, #5
 8002b20:	f47f ae86 	bne.w	8002830 <Vector1D4+0x50>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002b24:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002b28:	4630      	mov	r0, r6
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002b2a:	f023 0303 	bic.w	r3, r3, #3
 8002b2e:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002b32:	f7fe f8a5 	bl	8000c80 <_usb_wakeup>
    _usb_isr_invoke_sof_cb(usbp);
 8002b36:	6874      	ldr	r4, [r6, #4]
 8002b38:	e67a      	b.n	8002830 <Vector1D4+0x50>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8002b3a:	1c98      	adds	r0, r3, #2
 8002b3c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8002b46:	e9dc 4300 	ldrd	r4, r3, [ip]
 8002b4a:	eba4 0e03 	sub.w	lr, r4, r3
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8002b4e:	f8dc 4008 	ldr.w	r4, [ip, #8]
  while (i < n) {
 8002b52:	b1d2      	cbz	r2, 8002b8a <Vector1D4+0x3aa>
      w = *fifop;
 8002b54:	f501 5c80 	add.w	ip, r1, #4096	; 0x1000
  size_t i = 0;
 8002b58:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002b5a:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002b5e:	4621      	mov	r1, r4
    if ((i & 3) == 0) {
 8002b60:	d101      	bne.n	8002b66 <Vector1D4+0x386>
      w = *fifop;
 8002b62:	f8dc 8000 	ldr.w	r8, [ip]
    if (i < max) {
 8002b66:	459e      	cmp	lr, r3
    i++;
 8002b68:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002b6c:	d904      	bls.n	8002b78 <Vector1D4+0x398>
      *buf++ = (uint8_t)w;
 8002b6e:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002b72:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002b76:	460c      	mov	r4, r1
  while (i < n) {
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d1ee      	bne.n	8002b5a <Vector1D4+0x37a>
      usbp->epc[ep]->out_state->rxbuf += n;
 8002b7c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f8d3 c018 	ldr.w	ip, [r3, #24]
      usbp->epc[ep]->out_state->rxcnt += n;
 8002b86:	e9dc 3401 	ldrd	r3, r4, [ip, #4]
    if (n < max) {
 8002b8a:	4572      	cmp	r2, lr
 8002b8c:	d204      	bcs.n	8002b98 <Vector1D4+0x3b8>
      usbp->epc[ep]->out_state->rxbuf += n;
 8002b8e:	4414      	add	r4, r2
      usbp->epc[ep]->out_state->rxcnt += n;
 8002b90:	441a      	add	r2, r3
 8002b92:	e9cc 2401 	strd	r2, r4, [ip, #4]
 8002b96:	e695      	b.n	80028c4 <Vector1D4+0xe4>
      usbp->epc[ep]->out_state->rxbuf += max;
 8002b98:	4474      	add	r4, lr
      usbp->epc[ep]->out_state->rxcnt += max;
 8002b9a:	4473      	add	r3, lr
 8002b9c:	e9cc 3401 	strd	r3, r4, [ip, #4]
 8002ba0:	e690      	b.n	80028c4 <Vector1D4+0xe4>
    _usb_reset(usbp);
 8002ba2:	4805      	ldr	r0, [pc, #20]	; (8002bb8 <Vector1D4+0x3d8>)
 8002ba4:	f7fe f834 	bl	8000c10 <_usb_reset>
  OSAL_IRQ_EPILOGUE();
 8002ba8:	4804      	ldr	r0, [pc, #16]	; (8002bbc <Vector1D4+0x3dc>)
 8002baa:	f000 fec9 	bl	8003940 <__trace_isr_leave>
}
 8002bae:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002bb2:	f001 bbc5 	b.w	8004340 <__port_irq_epilogue>
 8002bb6:	bf00      	nop
 8002bb8:	24000108 	.word	0x24000108
 8002bbc:	08004900 	.word	0x08004900

08002bc0 <usb_lld_stall_out>:
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8002bc0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002bc4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002bc8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8002bcc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bd0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
	...

08002be0 <usb_lld_stall_in>:
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8002be0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002be4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002be8:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002bec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bf0:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
	...

08002c00 <usb_lld_clear_out>:
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8002c00:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002c04:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002c08:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8002c0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c10:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
	...

08002c20 <usb_lld_clear_in>:
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8002c20:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002c24:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002c28:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002c2c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c30:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
	...

08002c40 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8002c40:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002c42:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <spi_lld_configure.isra.0+0x4c>)
  spip->spi->CR1  = 0U;
 8002c44:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 8002c46:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002c48:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 8002c4a:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002c4c:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 8002c4e:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 8002c50:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 8002c52:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002c54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 8002c58:	f04f 34ff 	mov.w	r4, #4294967295
 8002c5c:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8002c5e:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 8002c60:	b142      	cbz	r2, 8002c74 <spi_lld_configure.isra.0+0x34>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002c62:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 8002c64:	bc10      	pop	{r4}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002c66:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8002c6a:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002c6c:	f240 1301 	movw	r3, #257	; 0x101
 8002c70:	600b      	str	r3, [r1, #0]
}
 8002c72:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002c74:	6982      	ldr	r2, [r0, #24]
 8002c76:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <spi_lld_configure.isra.0+0x50>)
}
 8002c78:	bc10      	pop	{r4}
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8002c80:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002c82:	f240 1301 	movw	r3, #257	; 0x101
 8002c86:	600b      	str	r3, [r1, #0]
}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	ffff3e1f 	.word	0xffff3e1f
 8002c90:	dfb9ffff 	.word	0xdfb9ffff
	...

08002ca0 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8002ca0:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 8002ca4:	b410      	push	{r4}
  if (spip->is_bdma)
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d034      	beq.n	8002d14 <spi_lld_stop_abort+0x74>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8002caa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002cac:	e9d3 4100 	ldrd	r4, r1, [r3]
 8002cb0:	680a      	ldr	r2, [r1, #0]
 8002cb2:	f022 020f 	bic.w	r2, r2, #15
 8002cb6:	600a      	str	r2, [r1, #0]
 8002cb8:	7a19      	ldrb	r1, [r3, #8]
 8002cba:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 8002cbc:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 8002cbe:	fa03 f101 	lsl.w	r1, r3, r1
 8002cc2:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8002cc4:	6854      	ldr	r4, [r2, #4]
 8002cc6:	6821      	ldr	r1, [r4, #0]
 8002cc8:	f021 010f 	bic.w	r1, r1, #15
 8002ccc:	6021      	str	r1, [r4, #0]
 8002cce:	7a11      	ldrb	r1, [r2, #8]
 8002cd0:	6812      	ldr	r2, [r2, #0]
 8002cd2:	408b      	lsls	r3, r1
 8002cd4:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8002cd6:	4b47      	ldr	r3, [pc, #284]	; (8002df4 <spi_lld_stop_abort+0x154>)
 8002cd8:	4298      	cmp	r0, r3
 8002cda:	d03a      	beq.n	8002d52 <spi_lld_stop_abort+0xb2>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 8002cdc:	4b46      	ldr	r3, [pc, #280]	; (8002df8 <spi_lld_stop_abort+0x158>)
 8002cde:	4298      	cmp	r0, r3
 8002ce0:	d04b      	beq.n	8002d7a <spi_lld_stop_abort+0xda>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8002ce2:	4b46      	ldr	r3, [pc, #280]	; (8002dfc <spi_lld_stop_abort+0x15c>)
 8002ce4:	4298      	cmp	r0, r3
 8002ce6:	d05c      	beq.n	8002da2 <spi_lld_stop_abort+0x102>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8002ce8:	4b45      	ldr	r3, [pc, #276]	; (8002e00 <spi_lld_stop_abort+0x160>)
 8002cea:	4298      	cmp	r0, r3
 8002cec:	d06d      	beq.n	8002dca <spi_lld_stop_abort+0x12a>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 8002cee:	4b45      	ldr	r3, [pc, #276]	; (8002e04 <spi_lld_stop_abort+0x164>)
 8002cf0:	4298      	cmp	r0, r3
 8002cf2:	d151      	bne.n	8002d98 <spi_lld_stop_abort+0xf8>
  RCC->APB4RSTR |= mask;
 8002cf4:	4b44      	ldr	r3, [pc, #272]	; (8002e08 <spi_lld_stop_abort+0x168>)
 8002cf6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002cfa:	f042 0220 	orr.w	r2, r2, #32
 8002cfe:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002d02:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002d06:	f022 0220 	bic.w	r2, r2, #32
 8002d0a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002d0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002d12:	e041      	b.n	8002d98 <spi_lld_stop_abort+0xf8>
    dmaStreamDisable(spip->tx.dma);
 8002d14:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002d16:	6822      	ldr	r2, [r4, #0]
 8002d18:	6813      	ldr	r3, [r2, #0]
 8002d1a:	f023 031f 	bic.w	r3, r3, #31
 8002d1e:	6013      	str	r3, [r2, #0]
 8002d20:	6813      	ldr	r3, [r2, #0]
 8002d22:	07d9      	lsls	r1, r3, #31
 8002d24:	d4fc      	bmi.n	8002d20 <spi_lld_stop_abort+0x80>
 8002d26:	7b22      	ldrb	r2, [r4, #12]
 8002d28:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 8002d2a:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 8002d2c:	4093      	lsls	r3, r2
 8002d2e:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 8002d30:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 8002d32:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 8002d34:	6813      	ldr	r3, [r2, #0]
 8002d36:	f023 031f 	bic.w	r3, r3, #31
 8002d3a:	6013      	str	r3, [r2, #0]
 8002d3c:	6813      	ldr	r3, [r2, #0]
 8002d3e:	07db      	lsls	r3, r3, #31
 8002d40:	d4fc      	bmi.n	8002d3c <spi_lld_stop_abort+0x9c>
 8002d42:	7b0c      	ldrb	r4, [r1, #12]
 8002d44:	233d      	movs	r3, #61	; 0x3d
 8002d46:	684a      	ldr	r2, [r1, #4]
 8002d48:	40a3      	lsls	r3, r4
 8002d4a:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 8002d4c:	4b29      	ldr	r3, [pc, #164]	; (8002df4 <spi_lld_stop_abort+0x154>)
 8002d4e:	4298      	cmp	r0, r3
 8002d50:	d1c4      	bne.n	8002cdc <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 8002d52:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <spi_lld_stop_abort+0x168>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8002d54:	69c1      	ldr	r1, [r0, #28]
 8002d56:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d5a:	6840      	ldr	r0, [r0, #4]
 8002d5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 8002d60:	bc10      	pop	{r4}
 8002d62:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002d66:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d6e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8002d76:	f7ff bf63 	b.w	8002c40 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8002d7a:	4b23      	ldr	r3, [pc, #140]	; (8002e08 <spi_lld_stop_abort+0x168>)
 8002d7c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002d80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002d88:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002d8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d98:	69c1      	ldr	r1, [r0, #28]
}
 8002d9a:	bc10      	pop	{r4}
  spi_lld_configure(spip);
 8002d9c:	6840      	ldr	r0, [r0, #4]
 8002d9e:	f7ff bf4f 	b.w	8002c40 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8002da2:	4b19      	ldr	r3, [pc, #100]	; (8002e08 <spi_lld_stop_abort+0x168>)
 8002da4:	69c1      	ldr	r1, [r0, #28]
 8002da6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002daa:	6840      	ldr	r0, [r0, #4]
 8002dac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 8002db0:	bc10      	pop	{r4}
 8002db2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002db6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002dba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dbe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 8002dc6:	f7ff bf3b 	b.w	8002c40 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 8002dca:	4b0f      	ldr	r3, [pc, #60]	; (8002e08 <spi_lld_stop_abort+0x168>)
 8002dcc:	69c1      	ldr	r1, [r0, #28]
 8002dce:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002dd2:	6840      	ldr	r0, [r0, #4]
 8002dd4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
}
 8002dd8:	bc10      	pop	{r4}
 8002dda:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002dde:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002de2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002de6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002dea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8002dee:	f7ff bf27 	b.w	8002c40 <spi_lld_configure.isra.0>
 8002df2:	bf00      	nop
 8002df4:	240001bc 	.word	0x240001bc
 8002df8:	240001f8 	.word	0x240001f8
 8002dfc:	24000234 	.word	0x24000234
 8002e00:	24000270 	.word	0x24000270
 8002e04:	240002ac 	.word	0x240002ac
 8002e08:	58024400 	.word	0x58024400
 8002e0c:	00000000 	.word	0x00000000

08002e10 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8002e10:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002e12:	4c16      	ldr	r4, [pc, #88]	; (8002e6c <VectorCC+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002e14:	4816      	ldr	r0, [pc, #88]	; (8002e70 <VectorCC+0x60>)
 8002e16:	f000 fd7b 	bl	8003910 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002e1a:	69e2      	ldr	r2, [r4, #28]
 8002e1c:	6953      	ldr	r3, [r2, #20]
 8002e1e:	6911      	ldr	r1, [r2, #16]
 8002e20:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002e22:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002e24:	065b      	lsls	r3, r3, #25
 8002e26:	d406      	bmi.n	8002e36 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 8002e28:	4811      	ldr	r0, [pc, #68]	; (8002e70 <VectorCC+0x60>)
 8002e2a:	f000 fd89 	bl	8003940 <__trace_isr_leave>
}
 8002e2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002e32:	f001 ba85 	b.w	8004340 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002e36:	4620      	mov	r0, r4
 8002e38:	f7ff ff32 	bl	8002ca0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002e3c:	6863      	ldr	r3, [r4, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	b10b      	cbz	r3, 8002e46 <VectorCC+0x36>
 8002e42:	4620      	mov	r0, r4
 8002e44:	4798      	blx	r3
 8002e46:	2330      	movs	r3, #48	; 0x30
 8002e48:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002e4c:	f06f 0112 	mvn.w	r1, #18
 8002e50:	4808      	ldr	r0, [pc, #32]	; (8002e74 <VectorCC+0x64>)
 8002e52:	f001 f8ed 	bl	8004030 <chThdResumeI>
 8002e56:	2300      	movs	r3, #0
 8002e58:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002e5c:	4804      	ldr	r0, [pc, #16]	; (8002e70 <VectorCC+0x60>)
 8002e5e:	f000 fd6f 	bl	8003940 <__trace_isr_leave>
}
 8002e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002e66:	f001 ba6b 	b.w	8004340 <__port_irq_epilogue>
 8002e6a:	bf00      	nop
 8002e6c:	240001bc 	.word	0x240001bc
 8002e70:	0800496c 	.word	0x0800496c
 8002e74:	240001c4 	.word	0x240001c4
	...

08002e80 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8002e80:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002e82:	4c16      	ldr	r4, [pc, #88]	; (8002edc <VectorD0+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002e84:	4816      	ldr	r0, [pc, #88]	; (8002ee0 <VectorD0+0x60>)
 8002e86:	f000 fd43 	bl	8003910 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002e8a:	69e2      	ldr	r2, [r4, #28]
 8002e8c:	6953      	ldr	r3, [r2, #20]
 8002e8e:	6911      	ldr	r1, [r2, #16]
 8002e90:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002e92:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002e94:	065b      	lsls	r3, r3, #25
 8002e96:	d406      	bmi.n	8002ea6 <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 8002e98:	4811      	ldr	r0, [pc, #68]	; (8002ee0 <VectorD0+0x60>)
 8002e9a:	f000 fd51 	bl	8003940 <__trace_isr_leave>
}
 8002e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002ea2:	f001 ba4d 	b.w	8004340 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f7ff fefa 	bl	8002ca0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002eac:	6863      	ldr	r3, [r4, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	b10b      	cbz	r3, 8002eb6 <VectorD0+0x36>
 8002eb2:	4620      	mov	r0, r4
 8002eb4:	4798      	blx	r3
 8002eb6:	2330      	movs	r3, #48	; 0x30
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f06f 0112 	mvn.w	r1, #18
 8002ec0:	4808      	ldr	r0, [pc, #32]	; (8002ee4 <VectorD0+0x64>)
 8002ec2:	f001 f8b5 	bl	8004030 <chThdResumeI>
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002ecc:	4804      	ldr	r0, [pc, #16]	; (8002ee0 <VectorD0+0x60>)
 8002ece:	f000 fd37 	bl	8003940 <__trace_isr_leave>
}
 8002ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002ed6:	f001 ba33 	b.w	8004340 <__port_irq_epilogue>
 8002eda:	bf00      	nop
 8002edc:	240001f8 	.word	0x240001f8
 8002ee0:	08004960 	.word	0x08004960
 8002ee4:	24000200 	.word	0x24000200
	...

08002ef0 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8002ef0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002ef2:	4c16      	ldr	r4, [pc, #88]	; (8002f4c <Vector10C+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002ef4:	4816      	ldr	r0, [pc, #88]	; (8002f50 <Vector10C+0x60>)
 8002ef6:	f000 fd0b 	bl	8003910 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002efa:	69e2      	ldr	r2, [r4, #28]
 8002efc:	6953      	ldr	r3, [r2, #20]
 8002efe:	6911      	ldr	r1, [r2, #16]
 8002f00:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002f02:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002f04:	065b      	lsls	r3, r3, #25
 8002f06:	d406      	bmi.n	8002f16 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 8002f08:	4811      	ldr	r0, [pc, #68]	; (8002f50 <Vector10C+0x60>)
 8002f0a:	f000 fd19 	bl	8003940 <__trace_isr_leave>
}
 8002f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002f12:	f001 ba15 	b.w	8004340 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002f16:	4620      	mov	r0, r4
 8002f18:	f7ff fec2 	bl	8002ca0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002f1c:	6863      	ldr	r3, [r4, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	b10b      	cbz	r3, 8002f26 <Vector10C+0x36>
 8002f22:	4620      	mov	r0, r4
 8002f24:	4798      	blx	r3
 8002f26:	2330      	movs	r3, #48	; 0x30
 8002f28:	f383 8811 	msr	BASEPRI, r3
 8002f2c:	f06f 0112 	mvn.w	r1, #18
 8002f30:	4808      	ldr	r0, [pc, #32]	; (8002f54 <Vector10C+0x64>)
 8002f32:	f001 f87d 	bl	8004030 <chThdResumeI>
 8002f36:	2300      	movs	r3, #0
 8002f38:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002f3c:	4804      	ldr	r0, [pc, #16]	; (8002f50 <Vector10C+0x60>)
 8002f3e:	f000 fcff 	bl	8003940 <__trace_isr_leave>
}
 8002f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002f46:	f001 b9fb 	b.w	8004340 <__port_irq_epilogue>
 8002f4a:	bf00      	nop
 8002f4c:	24000234 	.word	0x24000234
 8002f50:	08004954 	.word	0x08004954
 8002f54:	2400023c 	.word	0x2400023c
	...

08002f60 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8002f60:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002f62:	4c16      	ldr	r4, [pc, #88]	; (8002fbc <Vector194+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002f64:	4816      	ldr	r0, [pc, #88]	; (8002fc0 <Vector194+0x60>)
 8002f66:	f000 fcd3 	bl	8003910 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002f6a:	69e2      	ldr	r2, [r4, #28]
 8002f6c:	6953      	ldr	r3, [r2, #20]
 8002f6e:	6911      	ldr	r1, [r2, #16]
 8002f70:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002f72:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002f74:	065b      	lsls	r3, r3, #25
 8002f76:	d406      	bmi.n	8002f86 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8002f78:	4811      	ldr	r0, [pc, #68]	; (8002fc0 <Vector194+0x60>)
 8002f7a:	f000 fce1 	bl	8003940 <__trace_isr_leave>
}
 8002f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002f82:	f001 b9dd 	b.w	8004340 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002f86:	4620      	mov	r0, r4
 8002f88:	f7ff fe8a 	bl	8002ca0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002f8c:	6863      	ldr	r3, [r4, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	b10b      	cbz	r3, 8002f96 <Vector194+0x36>
 8002f92:	4620      	mov	r0, r4
 8002f94:	4798      	blx	r3
 8002f96:	2330      	movs	r3, #48	; 0x30
 8002f98:	f383 8811 	msr	BASEPRI, r3
 8002f9c:	f06f 0112 	mvn.w	r1, #18
 8002fa0:	4808      	ldr	r0, [pc, #32]	; (8002fc4 <Vector194+0x64>)
 8002fa2:	f001 f845 	bl	8004030 <chThdResumeI>
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8002fac:	4804      	ldr	r0, [pc, #16]	; (8002fc0 <Vector194+0x60>)
 8002fae:	f000 fcc7 	bl	8003940 <__trace_isr_leave>
}
 8002fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002fb6:	f001 b9c3 	b.w	8004340 <__port_irq_epilogue>
 8002fba:	bf00      	nop
 8002fbc:	24000270 	.word	0x24000270
 8002fc0:	08004948 	.word	0x08004948
 8002fc4:	24000278 	.word	0x24000278
	...

08002fd0 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8002fd0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002fd2:	4c16      	ldr	r4, [pc, #88]	; (800302c <Vector198+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002fd4:	4816      	ldr	r0, [pc, #88]	; (8003030 <Vector198+0x60>)
 8002fd6:	f000 fc9b 	bl	8003910 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002fda:	69e2      	ldr	r2, [r4, #28]
 8002fdc:	6953      	ldr	r3, [r2, #20]
 8002fde:	6911      	ldr	r1, [r2, #16]
 8002fe0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002fe2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002fe4:	065b      	lsls	r3, r3, #25
 8002fe6:	d406      	bmi.n	8002ff6 <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 8002fe8:	4811      	ldr	r0, [pc, #68]	; (8003030 <Vector198+0x60>)
 8002fea:	f000 fca9 	bl	8003940 <__trace_isr_leave>
}
 8002fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002ff2:	f001 b9a5 	b.w	8004340 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002ff6:	4620      	mov	r0, r4
 8002ff8:	f7ff fe52 	bl	8002ca0 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002ffc:	6863      	ldr	r3, [r4, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	b10b      	cbz	r3, 8003006 <Vector198+0x36>
 8003002:	4620      	mov	r0, r4
 8003004:	4798      	blx	r3
 8003006:	2330      	movs	r3, #48	; 0x30
 8003008:	f383 8811 	msr	BASEPRI, r3
 800300c:	f06f 0112 	mvn.w	r1, #18
 8003010:	4808      	ldr	r0, [pc, #32]	; (8003034 <Vector198+0x64>)
 8003012:	f001 f80d 	bl	8004030 <chThdResumeI>
 8003016:	2300      	movs	r3, #0
 8003018:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800301c:	4804      	ldr	r0, [pc, #16]	; (8003030 <Vector198+0x60>)
 800301e:	f000 fc8f 	bl	8003940 <__trace_isr_leave>
}
 8003022:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003026:	f001 b98b 	b.w	8004340 <__port_irq_epilogue>
 800302a:	bf00      	nop
 800302c:	240002ac 	.word	0x240002ac
 8003030:	0800493c 	.word	0x0800493c
 8003034:	240002b4 	.word	0x240002b4
	...

08003040 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8003040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8003044:	4d2d      	ldr	r5, [pc, #180]	; (80030fc <spi_lld_init+0xbc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8003046:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003048:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8003100 <spi_lld_init+0xc0>
  spiObjectInit(&SPID1);
 800304c:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 800304e:	4f2d      	ldr	r7, [pc, #180]	; (8003104 <spi_lld_init+0xc4>)
  spiObjectInit(&SPID1);
 8003050:	f7fd fdb6 	bl	8000bc0 <spiObjectInit>
  SPID1.spi       = SPI1;
 8003054:	4b2c      	ldr	r3, [pc, #176]	; (8003108 <spi_lld_init+0xc8>)
  SPID1.is_bdma   = false;
 8003056:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 800305a:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 800305c:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 800305e:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 8003060:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003062:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003064:	4e29      	ldr	r6, [pc, #164]	; (800310c <spi_lld_init+0xcc>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003066:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 800306a:	4d29      	ldr	r5, [pc, #164]	; (8003110 <spi_lld_init+0xd0>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 800306c:	f7fe fb40 	bl	80016f0 <nvicEnableVector>
  spiObjectInit(&SPID2);
 8003070:	4628      	mov	r0, r5
 8003072:	f7fd fda5 	bl	8000bc0 <spiObjectInit>
  SPID2.spi       = SPI2;
 8003076:	4b27      	ldr	r3, [pc, #156]	; (8003114 <spi_lld_init+0xd4>)
  SPID2.is_bdma   = false;
 8003078:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800307c:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 800307e:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003080:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 8003082:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003084:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003086:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 800308a:	4d23      	ldr	r5, [pc, #140]	; (8003118 <spi_lld_init+0xd8>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800308c:	f7fe fb30 	bl	80016f0 <nvicEnableVector>
  spiObjectInit(&SPID3);
 8003090:	4628      	mov	r0, r5
 8003092:	f7fd fd95 	bl	8000bc0 <spiObjectInit>
  SPID3.spi       = SPI3;
 8003096:	4b21      	ldr	r3, [pc, #132]	; (800311c <spi_lld_init+0xdc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003098:	210a      	movs	r1, #10
 800309a:	2033      	movs	r0, #51	; 0x33
  SPID3.spi       = SPI3;
 800309c:	61eb      	str	r3, [r5, #28]
  SPID3.is_bdma   = false;
 800309e:	f885 4020 	strb.w	r4, [r5, #32]
  SPID3.rx.dma    = NULL;
 80030a2:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 80030a4:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 80030a6:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 80030aa:	f7fe fb21 	bl	80016f0 <nvicEnableVector>
  spiObjectInit(&SPID5);
 80030ae:	4630      	mov	r0, r6
 80030b0:	f7fd fd86 	bl	8000bc0 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 80030b4:	4d1a      	ldr	r5, [pc, #104]	; (8003120 <spi_lld_init+0xe0>)
  SPID5.spi       = SPI5;
 80030b6:	4b1b      	ldr	r3, [pc, #108]	; (8003124 <spi_lld_init+0xe4>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 80030b8:	210a      	movs	r1, #10
 80030ba:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 80030bc:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 80030c0:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 80030c2:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 80030c4:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 80030c6:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 80030ca:	f7fe fb11 	bl	80016f0 <nvicEnableVector>
  spiObjectInit(&SPID6);
 80030ce:	4628      	mov	r0, r5
 80030d0:	f7fd fd76 	bl	8000bc0 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 80030d4:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 80030d6:	4914      	ldr	r1, [pc, #80]	; (8003128 <spi_lld_init+0xe8>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80030d8:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 80030dc:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80030e0:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 80030e4:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 80030e6:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 80030e8:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 80030ea:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80030ec:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80030ee:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 80030f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 80030f6:	f7fe bafb 	b.w	80016f0 <nvicEnableVector>
 80030fa:	bf00      	nop
 80030fc:	240001bc 	.word	0x240001bc
 8003100:	00010016 	.word	0x00010016
 8003104:	00010046 	.word	0x00010046
 8003108:	40013000 	.word	0x40013000
 800310c:	24000270 	.word	0x24000270
 8003110:	240001f8 	.word	0x240001f8
 8003114:	40003800 	.word	0x40003800
 8003118:	24000234 	.word	0x24000234
 800311c:	40003c00 	.word	0x40003c00
 8003120:	240002ac 	.word	0x240002ac
 8003124:	40015000 	.word	0x40015000
 8003128:	58001400 	.word	0x58001400
 800312c:	00000000 	.word	0x00000000

08003130 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8003130:	4a12      	ldr	r2, [pc, #72]	; (800317c <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003132:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8003136:	2100      	movs	r1, #0
 8003138:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 800313c:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8003140:	b430      	push	{r4, r5}
 8003142:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003146:	f644 651f 	movw	r5, #19999	; 0x4e1f
    RCC_C1->APB1LLPENR |= mask;
 800314a:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800314e:	4c0c      	ldr	r4, [pc, #48]	; (8003180 <st_lld_init+0x50>)
 8003150:	f040 0001 	orr.w	r0, r0, #1
 8003154:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003158:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 800315a:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800315e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003160:	4302      	orrs	r2, r0
 8003162:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003164:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003168:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800316a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 800316c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 800316e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8003170:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8003172:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003174:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8003176:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8003178:	bc30      	pop	{r4, r5}
 800317a:	4770      	bx	lr
 800317c:	58024400 	.word	0x58024400
 8003180:	5c001000 	.word	0x5c001000
	...

08003190 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8003190:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8003194:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8003196:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8003198:	68d3      	ldr	r3, [r2, #12]
 800319a:	400b      	ands	r3, r1
 800319c:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 800319e:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 80031a0:	ea6f 0101 	mvn.w	r1, r1
 80031a4:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 80031a6:	d400      	bmi.n	80031aa <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80031a8:	bd08      	pop	{r3, pc}
 80031aa:	2330      	movs	r3, #48	; 0x30
 80031ac:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 80031b0:	f000 fb26 	bl	8003800 <chSysTimerHandlerI>
 80031b4:	2300      	movs	r3, #0
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	bd08      	pop	{r3, pc}
 80031bc:	0000      	movs	r0, r0
	...

080031c0 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80031c0:	4a02      	ldr	r2, [pc, #8]	; (80031cc <notify1+0xc>)
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80031c8:	6013      	str	r3, [r2, #0]
}
 80031ca:	4770      	bx	lr
 80031cc:	40011000 	.word	0x40011000

080031d0 <notify5>:

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80031d0:	4a02      	ldr	r2, [pc, #8]	; (80031dc <notify5+0xc>)
 80031d2:	6813      	ldr	r3, [r2, #0]
 80031d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80031d8:	6013      	str	r3, [r2, #0]
}
 80031da:	4770      	bx	lr
 80031dc:	40005000 	.word	0x40005000

080031e0 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 80031e0:	b570      	push	{r4, r5, r6, lr}

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 80031e2:	4d19      	ldr	r5, [pc, #100]	; (8003248 <sd_lld_init+0x68>)
void sd_lld_init(void) {
 80031e4:	b082      	sub	sp, #8
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 80031e6:	4c19      	ldr	r4, [pc, #100]	; (800324c <sd_lld_init+0x6c>)
  sdObjectInit(&SD1);
 80031e8:	4628      	mov	r0, r5
  SD1.clock = STM32_USART1CLK;
 80031ea:	4e19      	ldr	r6, [pc, #100]	; (8003250 <sd_lld_init+0x70>)
  sdObjectInit(&SD1);
 80031ec:	f7fd fca0 	bl	8000b30 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 80031f0:	f105 000c 	add.w	r0, r5, #12
 80031f4:	2300      	movs	r3, #0
 80031f6:	2210      	movs	r2, #16
 80031f8:	4916      	ldr	r1, [pc, #88]	; (8003254 <sd_lld_init+0x74>)
 80031fa:	9500      	str	r5, [sp, #0]
 80031fc:	f7fd faf0 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8003200:	2210      	movs	r2, #16
 8003202:	4915      	ldr	r1, [pc, #84]	; (8003258 <sd_lld_init+0x78>)
 8003204:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8003208:	4b14      	ldr	r3, [pc, #80]	; (800325c <sd_lld_init+0x7c>)
 800320a:	9500      	str	r5, [sp, #0]
 800320c:	f7fd fb80 	bl	8000910 <oqObjectInit>
  SD1.usart = USART1;
 8003210:	4b13      	ldr	r3, [pc, #76]	; (8003260 <sd_lld_init+0x80>)
  sdObjectInit(&SD5);
 8003212:	4620      	mov	r0, r4
  SD1.clock = STM32_USART1CLK;
 8003214:	e9c5 3615 	strd	r3, r6, [r5, #84]	; 0x54
  sdObjectInit(&SD5);
 8003218:	f7fd fc8a 	bl	8000b30 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 800321c:	f104 000c 	add.w	r0, r4, #12
 8003220:	2300      	movs	r3, #0
 8003222:	2210      	movs	r2, #16
 8003224:	490f      	ldr	r1, [pc, #60]	; (8003264 <sd_lld_init+0x84>)
 8003226:	9400      	str	r4, [sp, #0]
 8003228:	f7fd fada 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 800322c:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <sd_lld_init+0x88>)
 800322e:	2210      	movs	r2, #16
 8003230:	490e      	ldr	r1, [pc, #56]	; (800326c <sd_lld_init+0x8c>)
 8003232:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003236:	9400      	str	r4, [sp, #0]
 8003238:	f7fd fb6a 	bl	8000910 <oqObjectInit>
  SD5.usart = UART5;
 800323c:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <sd_lld_init+0x90>)
 800323e:	e9c4 3615 	strd	r3, r6, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8003242:	b002      	add	sp, #8
 8003244:	bd70      	pop	{r4, r5, r6, pc}
 8003246:	bf00      	nop
 8003248:	240002e8 	.word	0x240002e8
 800324c:	24000348 	.word	0x24000348
 8003250:	05f5e100 	.word	0x05f5e100
 8003254:	240003a8 	.word	0x240003a8
 8003258:	240003c8 	.word	0x240003c8
 800325c:	080031c1 	.word	0x080031c1
 8003260:	40011000 	.word	0x40011000
 8003264:	240003b8 	.word	0x240003b8
 8003268:	080031d1 	.word	0x080031d1
 800326c:	240003d8 	.word	0x240003d8
 8003270:	40005000 	.word	0x40005000
	...

08003280 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 8003280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  if (config == NULL)
 8003284:	2900      	cmp	r1, #0
 8003286:	d036      	beq.n	80032f6 <sd_lld_start+0x76>
    config = &default_config;

  if (sdp->state == SD_STOP) {
 8003288:	7a03      	ldrb	r3, [r0, #8]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800328a:	f240 162d 	movw	r6, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 800328e:	e9d1 c200 	ldrd	ip, r2, [r1]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003292:	e9d1 7502 	ldrd	r7, r5, [r1, #8]
  if (sdp->state == SD_STOP) {
 8003296:	2b01      	cmp	r3, #1
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8003298:	ea46 0602 	orr.w	r6, r6, r2
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 800329c:	ea4f 035c 	mov.w	r3, ip, lsr #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80032a0:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80032a4:	f045 0501 	orr.w	r5, r5, #1
    if (config->cr1 & USART_CR1_OVER8)
 80032a8:	f402 4e00 	and.w	lr, r2, #32768	; 0x8000
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 80032ac:	f402 6180 	and.w	r1, r2, #1024	; 0x400
  if (sdp->state == SD_STOP) {
 80032b0:	d045      	beq.n	800333e <sd_lld_start+0xbe>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80032b2:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80032b4:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 80032b6:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80032b8:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 80032bc:	f1be 0f00 	cmp.w	lr, #0
 80032c0:	d005      	beq.n	80032ce <sd_lld_start+0x4e>
      brr = ((brr & ~7) * 2) | (brr & 7);
 80032c2:	f023 0c07 	bic.w	ip, r3, #7
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  u->BRR = brr;
 80032ce:	60e3      	str	r3, [r4, #12]
  u->ICR = 0xFFFFFFFFU;
 80032d0:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80032d4:	6067      	str	r7, [r4, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 80032d6:	60a5      	str	r5, [r4, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 80032d8:	6026      	str	r6, [r4, #0]
  u->ICR = 0xFFFFFFFFU;
 80032da:	6223      	str	r3, [r4, #32]
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 80032dc:	b309      	cbz	r1, 8003322 <sd_lld_start+0xa2>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 80032de:	f012 2210 	ands.w	r2, r2, #268439552	; 0x10001000
 80032e2:	d04a      	beq.n	800337a <sd_lld_start+0xfa>
 80032e4:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80032e8:	bf14      	ite	ne
 80032ea:	23ff      	movne	r3, #255	; 0xff
 80032ec:	233f      	moveq	r3, #63	; 0x3f
      sdp->rxmask = 0x7F;
 80032ee:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
}
 80032f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 80032f6:	7a05      	ldrb	r5, [r0, #8]
 80032f8:	2d01      	cmp	r5, #1
 80032fa:	d017      	beq.n	800332c <sd_lld_start+0xac>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80032fc:	6d83      	ldr	r3, [r0, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 80032fe:	2440      	movs	r4, #64	; 0x40
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003300:	492c      	ldr	r1, [pc, #176]	; (80033b4 <sd_lld_start+0x134>)
 8003302:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
  USART_TypeDef *u = sdp->usart;
 8003306:	6d42      	ldr	r2, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003308:	fba1 1303 	umull	r1, r3, r1, r3
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 800330c:	f240 112d 	movw	r1, #301	; 0x12d
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003310:	0b1b      	lsrs	r3, r3, #12
  u->BRR = brr;
 8003312:	60d3      	str	r3, [r2, #12]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003314:	2301      	movs	r3, #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8003316:	6054      	str	r4, [r2, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8003318:	6093      	str	r3, [r2, #8]
  u->ICR = 0xFFFFFFFFU;
 800331a:	f04f 33ff 	mov.w	r3, #4294967295
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 800331e:	6011      	str	r1, [r2, #0]
  u->ICR = 0xFFFFFFFFU;
 8003320:	6213      	str	r3, [r2, #32]
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8003322:	23ff      	movs	r3, #255	; 0xff
      sdp->rxmask = 0x7F;
 8003324:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (sdp->state == SD_STOP) {
 800332c:	f240 162d 	movw	r6, #301	; 0x12d
 8003330:	2740      	movs	r7, #64	; 0x40
 8003332:	468e      	mov	lr, r1
 8003334:	460a      	mov	r2, r1
 8003336:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800333a:	f44f 4c16 	mov.w	ip, #38400	; 0x9600
    if (&SD1 == sdp) {
 800333e:	4c1e      	ldr	r4, [pc, #120]	; (80033b8 <sd_lld_start+0x138>)
 8003340:	42a0      	cmp	r0, r4
 8003342:	d01f      	beq.n	8003384 <sd_lld_start+0x104>
    if (&SD5 == sdp) {
 8003344:	4c1d      	ldr	r4, [pc, #116]	; (80033bc <sd_lld_start+0x13c>)
 8003346:	42a0      	cmp	r0, r4
 8003348:	d1b3      	bne.n	80032b2 <sd_lld_start+0x32>
  RCC_C1->APB1LENR |= mask;
 800334a:	4c1d      	ldr	r4, [pc, #116]	; (80033c0 <sd_lld_start+0x140>)
 800334c:	f8d4 80e8 	ldr.w	r8, [r4, #232]	; 0xe8
 8003350:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003354:	f8c4 80e8 	str.w	r8, [r4, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003358:	f8d4 8110 	ldr.w	r8, [r4, #272]	; 0x110
 800335c:	f448 1880 	orr.w	r8, r8, #1048576	; 0x100000
 8003360:	f8c4 8110 	str.w	r8, [r4, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003364:	f8d4 4110 	ldr.w	r4, [r4, #272]	; 0x110
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8003368:	6d84      	ldr	r4, [r0, #88]	; 0x58
 800336a:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 800336c:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 800336e:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 8003372:	f1be 0f00 	cmp.w	lr, #0
 8003376:	d1a4      	bne.n	80032c2 <sd_lld_start+0x42>
 8003378:	e7a9      	b.n	80032ce <sd_lld_start+0x4e>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 800337a:	237f      	movs	r3, #127	; 0x7f
      sdp->rxmask = 0x7F;
 800337c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
}
 8003380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  RCC_C1->APB2ENR |= mask;
 8003384:	4c0e      	ldr	r4, [pc, #56]	; (80033c0 <sd_lld_start+0x140>)
 8003386:	f8d4 80f0 	ldr.w	r8, [r4, #240]	; 0xf0
 800338a:	f048 0810 	orr.w	r8, r8, #16
 800338e:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003392:	f8d4 8118 	ldr.w	r8, [r4, #280]	; 0x118
 8003396:	f048 0810 	orr.w	r8, r8, #16
 800339a:	f8c4 8118 	str.w	r8, [r4, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 800339e:	f8d4 4118 	ldr.w	r4, [r4, #280]	; 0x118
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80033a2:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80033a4:	4423      	add	r3, r4
  USART_TypeDef *u = sdp->usart;
 80033a6:	6d44      	ldr	r4, [r0, #84]	; 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 80033a8:	fbb3 f3fc 	udiv	r3, r3, ip
    if (config->cr1 & USART_CR1_OVER8)
 80033ac:	f1be 0f00 	cmp.w	lr, #0
 80033b0:	d187      	bne.n	80032c2 <sd_lld_start+0x42>
 80033b2:	e78c      	b.n	80032ce <sd_lld_start+0x4e>
 80033b4:	1b4e81b5 	.word	0x1b4e81b5
 80033b8:	240002e8 	.word	0x240002e8
 80033bc:	24000348 	.word	0x24000348
 80033c0:	58024400 	.word	0x58024400
	...

080033d0 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80033d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 80033d4:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80033d6:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 80033d8:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80033da:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 80033dc:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80033de:	d156      	bne.n	800348e <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 80033e0:	05e2      	lsls	r2, r4, #23
 80033e2:	d448      	bmi.n	8003476 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 80033e4:	06a0      	lsls	r0, r4, #26
 80033e6:	d510      	bpl.n	800340a <sd_lld_serve_interrupt+0x3a>
 80033e8:	f04f 0830 	mov.w	r8, #48	; 0x30
 80033ec:	2700      	movs	r7, #0
 80033ee:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80033f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80033f4:	4630      	mov	r0, r6
 80033f6:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 80033fa:	4019      	ands	r1, r3
 80033fc:	f7fd fbb8 	bl	8000b70 <sdIncomingDataI>
 8003400:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 8003404:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 8003406:	06a3      	lsls	r3, r4, #26
 8003408:	d4f1      	bmi.n	80033ee <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800340a:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 800340e:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8003412:	d01d      	beq.n	8003450 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 8003414:	0621      	lsls	r1, r4, #24
 8003416:	d51b      	bpl.n	8003450 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 8003418:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800341c:	2730      	movs	r7, #48	; 0x30
 800341e:	f04f 0900 	mov.w	r9, #0
 8003422:	e005      	b.n	8003430 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8003424:	62a8      	str	r0, [r5, #40]	; 0x28
 8003426:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 800342a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 800342c:	0622      	lsls	r2, r4, #24
 800342e:	d50f      	bpl.n	8003450 <sd_lld_serve_interrupt+0x80>
 8003430:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8003434:	4640      	mov	r0, r8
 8003436:	f7fd faab 	bl	8000990 <oqGetI>
      if (b < MSG_OK) {
 800343a:	2800      	cmp	r0, #0
 800343c:	daf2      	bge.n	8003424 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 800343e:	2108      	movs	r1, #8
 8003440:	1d30      	adds	r0, r6, #4
 8003442:	f000 fe75 	bl	8004130 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8003446:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800344a:	2300      	movs	r3, #0
 800344c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8003450:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003454:	d00b      	beq.n	800346e <sd_lld_serve_interrupt+0x9e>
 8003456:	0663      	lsls	r3, r4, #25
 8003458:	d509      	bpl.n	800346e <sd_lld_serve_interrupt+0x9e>
 800345a:	2330      	movs	r3, #48	; 0x30
 800345c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003460:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8003464:	429a      	cmp	r2, r3
 8003466:	d02d      	beq.n	80034c4 <sd_lld_serve_interrupt+0xf4>
 8003468:	2300      	movs	r3, #0
 800346a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800346e:	f8c5 a000 	str.w	sl, [r5]
}
 8003472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003476:	2330      	movs	r3, #48	; 0x30
 8003478:	f383 8811 	msr	BASEPRI, r3
 800347c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003480:	1d30      	adds	r0, r6, #4
 8003482:	f000 fe55 	bl	8004130 <chEvtBroadcastFlagsI>
 8003486:	2300      	movs	r3, #0
 8003488:	f383 8811 	msr	BASEPRI, r3
}
 800348c:	e7aa      	b.n	80033e4 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 800348e:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8003492:	07e3      	lsls	r3, r4, #31
 8003494:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8003498:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 800349c:	bf48      	it	mi
 800349e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 80034a2:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 80034a4:	bf48      	it	mi
 80034a6:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 80034aa:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 80034ac:	bf48      	it	mi
 80034ae:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 80034b2:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 80034b6:	1d30      	adds	r0, r6, #4
 80034b8:	f000 fe3a 	bl	8004130 <chEvtBroadcastFlagsI>
 80034bc:	2300      	movs	r3, #0
 80034be:	f383 8811 	msr	BASEPRI, r3
}
 80034c2:	e78d      	b.n	80033e0 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80034c4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0ce      	beq.n	8003468 <sd_lld_serve_interrupt+0x98>
 80034ca:	2110      	movs	r1, #16
 80034cc:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 80034ce:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 80034d2:	f000 fe2d 	bl	8004130 <chEvtBroadcastFlagsI>
 80034d6:	e7c7      	b.n	8003468 <sd_lld_serve_interrupt+0x98>
	...

080034e0 <sdram_lld_start>:
/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

void sdram_lld_start(SDRAMDriver *sdramp, const SDRAMConfig *cfgp)
{
 80034e0:	b570      	push	{r4, r5, r6, lr}
  sdramp->sdram->SDCR1 = cfgp->sdcr;
 80034e2:	6843      	ldr	r3, [r0, #4]
{
 80034e4:	460c      	mov	r4, r1
  sdramp->sdram->SDCR1 = cfgp->sdcr;
 80034e6:	6808      	ldr	r0, [r1, #0]
  sdramp->sdram->SDTR1 = cfgp->sdtr;
  sdramp->sdram->SDCR2 = cfgp->sdcr;
  sdramp->sdram->SDTR2 = cfgp->sdtr;

#if defined(STM32H743xx)
  FMC_Bank1_R->BTCR[0] |= FMC_BCR1_FMCEN;
 80034e8:	4a13      	ldr	r2, [pc, #76]	; (8003538 <sdram_lld_start+0x58>)
  sdramp->sdram->SDTR1 = cfgp->sdtr;
 80034ea:	6849      	ldr	r1, [r1, #4]
  SDRAMD1.sdram->SDCMR = FMCCM_CLK_ENABLED | command_target;
 80034ec:	4d13      	ldr	r5, [pc, #76]	; (800353c <sdram_lld_start+0x5c>)
 80034ee:	686e      	ldr	r6, [r5, #4]
  sdramp->sdram->SDCR1 = cfgp->sdcr;
 80034f0:	6018      	str	r0, [r3, #0]
  sdramp->sdram->SDTR1 = cfgp->sdtr;
 80034f2:	6099      	str	r1, [r3, #8]
  sdramp->sdram->SDCR2 = cfgp->sdcr;
 80034f4:	6058      	str	r0, [r3, #4]
  chSysPolledDelayX(cycles);
 80034f6:	f644 6020 	movw	r0, #20000	; 0x4e20
  sdramp->sdram->SDTR2 = cfgp->sdtr;
 80034fa:	60d9      	str	r1, [r3, #12]
  FMC_Bank1_R->BTCR[0] |= FMC_BCR1_FMCEN;
 80034fc:	6813      	ldr	r3, [r2, #0]
 80034fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003502:	6013      	str	r3, [r2, #0]
  SDRAMD1.sdram->SDCMR = FMCCM_CLK_ENABLED | command_target;
 8003504:	2311      	movs	r3, #17
 8003506:	6133      	str	r3, [r6, #16]
 8003508:	f000 f982 	bl	8003810 <chSysPolledDelayX>
      (cfgp->sdcmr & FMC_SDCMR_NRFS);
 800350c:	68a3      	ldr	r3, [r4, #8]
      (cfgp->sdcmr & FMC_SDCMR_MRD);
 800350e:	480c      	ldr	r0, [pc, #48]	; (8003540 <sdram_lld_start+0x60>)
  SDRAMD1.sdram->SDRTR = cfgp->sdrtr & FMC_SDRTR_COUNT;
 8003510:	68e6      	ldr	r6, [r4, #12]
      (cfgp->sdcmr & FMC_SDCMR_NRFS);
 8003512:	f403 71f0 	and.w	r1, r3, #480	; 0x1e0
      (cfgp->sdcmr & FMC_SDCMR_MRD);
 8003516:	4003      	ands	r3, r0
  SDRAMD1.sdram->SDRTR = cfgp->sdrtr & FMC_SDRTR_COUNT;
 8003518:	f643 70fe 	movw	r0, #16382	; 0x3ffe
  SDRAMD1.sdram->SDCMR = FMCCM_PALL | command_target;
 800351c:	686a      	ldr	r2, [r5, #4]
  SDRAMD1.sdram->SDCMR = FMCCM_AUTO_REFRESH | command_target |
 800351e:	f041 0113 	orr.w	r1, r1, #19
  SDRAMD1.sdram->SDCMR = FMCCM_PALL | command_target;
 8003522:	2412      	movs	r4, #18
  SDRAMD1.sdram->SDRTR = cfgp->sdrtr & FMC_SDRTR_COUNT;
 8003524:	4030      	ands	r0, r6
  SDRAMD1.sdram->SDCMR = FMCCM_LOAD_MODE | command_target |
 8003526:	f043 0314 	orr.w	r3, r3, #20
  SDRAMD1.sdram->SDCMR = FMCCM_PALL | command_target;
 800352a:	6114      	str	r4, [r2, #16]
  SDRAMD1.sdram->SDCMR = FMCCM_AUTO_REFRESH | command_target |
 800352c:	6111      	str	r1, [r2, #16]
  SDRAMD1.sdram->SDCMR = FMCCM_AUTO_REFRESH | command_target |
 800352e:	6111      	str	r1, [r2, #16]
  SDRAMD1.sdram->SDCMR = FMCCM_LOAD_MODE | command_target |
 8003530:	6113      	str	r3, [r2, #16]
  SDRAMD1.sdram->SDRTR = cfgp->sdrtr & FMC_SDRTR_COUNT;
 8003532:	6150      	str	r0, [r2, #20]
#endif

  sdram_lld_init_sequence(cfgp);
}
 8003534:	bd70      	pop	{r4, r5, r6, pc}
 8003536:	bf00      	nop
 8003538:	52004000 	.word	0x52004000
 800353c:	240003e8 	.word	0x240003e8
 8003540:	003ffe00 	.word	0x003ffe00
	...

08003550 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8003550:	4a6c      	ldr	r2, [pc, #432]	; (8003704 <__early_init+0x1b4>)
 8003552:	f240 70ff 	movw	r0, #2047	; 0x7ff
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003556:	2300      	movs	r3, #0
 8003558:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800355c:	4301      	orrs	r1, r0
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800355e:	b430      	push	{r4, r5}
 8003560:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003564:	4c68      	ldr	r4, [pc, #416]	; (8003708 <__early_init+0x1b8>)
 8003566:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  gpiop->OSPEEDR = config->ospeedr;
 800356a:	4d68      	ldr	r5, [pc, #416]	; (800370c <__early_init+0x1bc>)
 800356c:	400c      	ands	r4, r1
  gpiop->OTYPER  = config->otyper;
 800356e:	4968      	ldr	r1, [pc, #416]	; (8003710 <__early_init+0x1c0>)
 8003570:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003574:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8003578:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800357c:	4304      	orrs	r4, r0
 800357e:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 8003582:	f8d2 4108 	ldr.w	r4, [r2, #264]	; 0x108
 8003586:	4304      	orrs	r4, r0
 8003588:	4862      	ldr	r0, [pc, #392]	; (8003714 <__early_init+0x1c4>)
 800358a:	f8c2 4108 	str.w	r4, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 800358e:	2480      	movs	r4, #128	; 0x80
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8003590:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003594:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
  gpiop->OTYPER  = config->otyper;
 8003598:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800359a:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800359c:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 800359e:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 80035a0:	220a      	movs	r2, #10
 80035a2:	4d5d      	ldr	r5, [pc, #372]	; (8003718 <__early_init+0x1c8>)
 80035a4:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80035a6:	4a5d      	ldr	r2, [pc, #372]	; (800371c <__early_init+0x1cc>)
 80035a8:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80035aa:	4a5d      	ldr	r2, [pc, #372]	; (8003720 <__early_init+0x1d0>)
 80035ac:	600a      	str	r2, [r1, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80035ae:	4a5d      	ldr	r2, [pc, #372]	; (8003724 <__early_init+0x1d4>)
  gpiop->OTYPER  = config->otyper;
 80035b0:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80035b2:	6082      	str	r2, [r0, #8]
  gpiop->AFRL    = config->afrl;
 80035b4:	4a5c      	ldr	r2, [pc, #368]	; (8003728 <__early_init+0x1d8>)
  gpiop->PUPDR   = config->pupdr;
 80035b6:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 80035b8:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80035ba:	6202      	str	r2, [r0, #32]
  gpiop->AFRH    = config->afrh;
 80035bc:	4a5b      	ldr	r2, [pc, #364]	; (800372c <__early_init+0x1dc>)
 80035be:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80035c0:	4a5b      	ldr	r2, [pc, #364]	; (8003730 <__early_init+0x1e0>)
 80035c2:	6002      	str	r2, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80035c4:	485b      	ldr	r0, [pc, #364]	; (8003734 <__early_init+0x1e4>)
  gpiop->OTYPER  = config->otyper;
 80035c6:	f8c1 3804 	str.w	r3, [r1, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 80035ca:	f8c1 0808 	str.w	r0, [r1, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 80035ce:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  gpiop->OTYPER  = config->otyper;
 80035d2:	4a59      	ldr	r2, [pc, #356]	; (8003738 <__early_init+0x1e8>)
  gpiop->PUPDR   = config->pupdr;
 80035d4:	f8c1 080c 	str.w	r0, [r1, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 80035d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80035dc:	f8c1 0814 	str.w	r0, [r1, #2068]	; 0x814
  gpiop->AFRH    = config->afrh;
 80035e0:	f04f 1006 	mov.w	r0, #393222	; 0x60006
  gpiop->AFRL    = config->afrl;
 80035e4:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 80035e8:	f8c1 0824 	str.w	r0, [r1, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 80035ec:	4853      	ldr	r0, [pc, #332]	; (800373c <__early_init+0x1ec>)
 80035ee:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 80035f2:	2040      	movs	r0, #64	; 0x40
  gpiop->OSPEEDR = config->ospeedr;
 80035f4:	4952      	ldr	r1, [pc, #328]	; (8003740 <__early_init+0x1f0>)
  gpiop->OTYPER  = config->otyper;
 80035f6:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80035f8:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 80035fa:	2110      	movs	r1, #16
 80035fc:	60d1      	str	r1, [r2, #12]
  gpiop->AFRL    = config->afrl;
 80035fe:	4951      	ldr	r1, [pc, #324]	; (8003744 <__early_init+0x1f4>)
  gpiop->ODR     = config->odr;
 8003600:	6150      	str	r0, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003602:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003604:	4950      	ldr	r1, [pc, #320]	; (8003748 <__early_init+0x1f8>)
 8003606:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003608:	4950      	ldr	r1, [pc, #320]	; (800374c <__early_init+0x1fc>)
 800360a:	6011      	str	r1, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 800360c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  gpiop->OSPEEDR = config->ospeedr;
 8003610:	494f      	ldr	r1, [pc, #316]	; (8003750 <__early_init+0x200>)
  gpiop->OTYPER  = config->otyper;
 8003612:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003614:	6091      	str	r1, [r2, #8]
  gpiop->ODR     = config->odr;
 8003616:	2104      	movs	r1, #4
  gpiop->PUPDR   = config->pupdr;
 8003618:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 800361a:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800361c:	494d      	ldr	r1, [pc, #308]	; (8003754 <__early_init+0x204>)
 800361e:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003620:	f04f 31cc 	mov.w	r1, #3435973836	; 0xcccccccc
 8003624:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003626:	f101 415e 	add.w	r1, r1, #3724541952	; 0xde000000
 800362a:	f5a1 1108 	sub.w	r1, r1, #2228224	; 0x220000
 800362e:	f6a1 41f2 	subw	r1, r1, #3314	; 0xcf2
 8003632:	6011      	str	r1, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003634:	4948      	ldr	r1, [pc, #288]	; (8003758 <__early_init+0x208>)
  gpiop->OTYPER  = config->otyper;
 8003636:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 800363a:	f8c2 1408 	str.w	r1, [r2, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 800363e:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 8003642:	f8c2 0414 	str.w	r0, [r2, #1044]	; 0x414
  gpiop->AFRH    = config->afrh;
 8003646:	4845      	ldr	r0, [pc, #276]	; (800375c <__early_init+0x20c>)
  gpiop->AFRL    = config->afrl;
 8003648:	f8c2 5420 	str.w	r5, [r2, #1056]	; 0x420
  gpiop->MODER   = config->moder;
 800364c:	f46f 75d5 	mvn.w	r5, #426	; 0x1aa
  gpiop->AFRH    = config->afrh;
 8003650:	f8c2 0424 	str.w	r0, [r2, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 8003654:	f1a0 5009 	sub.w	r0, r0, #574619648	; 0x22400000
  gpiop->OTYPER  = config->otyper;
 8003658:	4941      	ldr	r1, [pc, #260]	; (8003760 <__early_init+0x210>)
  gpiop->MODER   = config->moder;
 800365a:	f5a0 3009 	sub.w	r0, r0, #140288	; 0x22400
 800365e:	4428      	add	r0, r5
  gpiop->OSPEEDR = config->ospeedr;
 8003660:	f644 45f0 	movw	r5, #19696	; 0x4cf0
  gpiop->MODER   = config->moder;
 8003664:	f8c2 0400 	str.w	r0, [r2, #1024]	; 0x400
  gpiop->OTYPER  = config->otyper;
 8003668:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
  gpiop->OSPEEDR = config->ospeedr;
 800366c:	483d      	ldr	r0, [pc, #244]	; (8003764 <__early_init+0x214>)
  gpiop->OTYPER  = config->otyper;
 800366e:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003670:	6088      	str	r0, [r1, #8]
  gpiop->ODR     = config->odr;
 8003672:	f44f 6080 	mov.w	r0, #1024	; 0x400
  gpiop->PUPDR   = config->pupdr;
 8003676:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8003678:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 800367a:	483b      	ldr	r0, [pc, #236]	; (8003768 <__early_init+0x218>)
 800367c:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 800367e:	483b      	ldr	r0, [pc, #236]	; (800376c <__early_init+0x21c>)
 8003680:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003682:	f1a0 50d5 	sub.w	r0, r0, #446693376	; 0x1aa00000
 8003686:	f5a0 10d4 	sub.w	r0, r0, #1736704	; 0x1a8000
 800368a:	f2a0 5072 	subw	r0, r0, #1394	; 0x572
 800368e:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8003690:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003692:	6095      	str	r5, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003694:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003696:	6154      	str	r4, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003698:	4c35      	ldr	r4, [pc, #212]	; (8003770 <__early_init+0x220>)
  gpiop->OTYPER  = config->otyper;
 800369a:	4836      	ldr	r0, [pc, #216]	; (8003774 <__early_init+0x224>)
  gpiop->AFRL    = config->afrl;
 800369c:	6214      	str	r4, [r2, #32]
  gpiop->OSPEEDR = config->ospeedr;
 800369e:	4d36      	ldr	r5, [pc, #216]	; (8003778 <__early_init+0x228>)
  gpiop->MODER   = config->moder;
 80036a0:	4c36      	ldr	r4, [pc, #216]	; (800377c <__early_init+0x22c>)
  gpiop->AFRH    = config->afrh;
 80036a2:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80036a4:	6014      	str	r4, [r2, #0]
 80036a6:	f04f 34ff 	mov.w	r4, #4294967295
  gpiop->OTYPER  = config->otyper;
 80036aa:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80036ac:	6085      	str	r5, [r0, #8]
  gpiop->AFRL    = config->afrl;
 80036ae:	f1a5 45ab 	sub.w	r5, r5, #1434451968	; 0x55800000
  gpiop->PUPDR   = config->pupdr;
 80036b2:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 80036b4:	f5a5 15dd 	sub.w	r5, r5, #1810432	; 0x1ba000
  gpiop->ODR     = config->odr;
 80036b8:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80036ba:	f6a5 757c 	subw	r5, r5, #3964	; 0xf7c
 80036be:	6205      	str	r5, [r0, #32]
  gpiop->MODER   = config->moder;
 80036c0:	4d2f      	ldr	r5, [pc, #188]	; (8003780 <__early_init+0x230>)
  gpiop->AFRH    = config->afrh;
 80036c2:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80036c4:	6005      	str	r5, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 80036c6:	f8c1 3c04 	str.w	r3, [r1, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 80036ca:	f8c1 3c08 	str.w	r3, [r1, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 80036ce:	f8c1 3c0c 	str.w	r3, [r1, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 80036d2:	f8c1 3c14 	str.w	r3, [r1, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 80036d6:	f8c1 3c20 	str.w	r3, [r1, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 80036da:	f8c1 3c24 	str.w	r3, [r1, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 80036de:	f8c1 4c00 	str.w	r4, [r1, #3072]	; 0xc00
  gpiop->OTYPER  = config->otyper;
 80036e2:	f8c2 3c04 	str.w	r3, [r2, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 80036e6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 80036ea:	f8c2 3c0c 	str.w	r3, [r2, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 80036ee:	f8c2 3c14 	str.w	r3, [r2, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 80036f2:	f8c2 3c20 	str.w	r3, [r2, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 80036f6:	f8c2 3c24 	str.w	r3, [r2, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 80036fa:	f8c2 4c00 	str.w	r4, [r2, #3072]	; 0xc00

  stm32_gpio_init();
  stm32_clock_init();
}
 80036fe:	bc30      	pop	{r4, r5}
  stm32_clock_init();
 8003700:	f7fe b8de 	b.w	80018c0 <stm32_clock_init>
 8003704:	58024400 	.word	0x58024400
 8003708:	fffff800 	.word	0xfffff800
 800370c:	3ffd1417 	.word	0x3ffd1417
 8003710:	58020000 	.word	0x58020000
 8003714:	58020400 	.word	0x58020400
 8003718:	50cccccc 	.word	0x50cccccc
 800371c:	000aa770 	.word	0x000aa770
 8003720:	eaa8d7d6 	.word	0xeaa8d7d6
 8003724:	ff004fc0 	.word	0xff004fc0
 8003728:	00666000 	.word	0x00666000
 800372c:	cc880000 	.word	0xcc880000
 8003730:	aaff7abf 	.word	0xaaff7abf
 8003734:	07430000 	.word	0x07430000
 8003738:	58020c00 	.word	0x58020c00
 800373c:	f27effff 	.word	0xf27effff
 8003740:	f07fd03f 	.word	0xf07fd03f
 8003744:	500006cc 	.word	0x500006cc
 8003748:	cc000ccc 	.word	0xcc000ccc
 800374c:	af6a9fea 	.word	0xaf6a9fea
 8003750:	ffffc01f 	.word	0xffffc01f
 8003754:	c00000cc 	.word	0xc00000cc
 8003758:	ffdfdfff 	.word	0xffdfdfff
 800375c:	ccccc055 	.word	0xccccc055
 8003760:	58021800 	.word	0x58021800
 8003764:	ffdf1f3f 	.word	0xffdf1f3f
 8003768:	00cc0ccc 	.word	0x00cc0ccc
 800376c:	c555505c 	.word	0xc555505c
 8003770:	00c0cc00 	.word	0x00c0cc00
 8003774:	58022000 	.word	0x58022000
 8003778:	0045ffcc 	.word	0x0045ffcc
 800377c:	ffff7baf 	.word	0xffff7baf
 8003780:	ff71aabb 	.word	0xff71aabb
	...

08003790 <boardInit>:
/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
}
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
	...

080037a0 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 80037a0:	b530      	push	{r4, r5, lr}
 80037a2:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 80037a4:	4d11      	ldr	r5, [pc, #68]	; (80037ec <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 80037a6:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 80037a8:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 80037aa:	4668      	mov	r0, sp
 80037ac:	2404      	movs	r4, #4
 80037ae:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 80037b0:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 80037b4:	f000 fc74 	bl	80040a0 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 80037b8:	4668      	mov	r0, sp
 80037ba:	f000 fc81 	bl	80040c0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 80037be:	4668      	mov	r0, sp
 80037c0:	f000 fc86 	bl	80040d0 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 80037c4:	3c01      	subs	r4, #1
 80037c6:	d1f7      	bne.n	80037b8 <chSysInit+0x18>
  tcp->offset = tm.best;
 80037c8:	9b00      	ldr	r3, [sp, #0]
 80037ca:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 80037cc:	f000 fce0 	bl	8004190 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 80037d0:	f000 fd26 	bl	8004220 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 80037d4:	f000 fd44 	bl	8004260 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 80037d8:	4905      	ldr	r1, [pc, #20]	; (80037f0 <chSysInit+0x50>)
 80037da:	4806      	ldr	r0, [pc, #24]	; (80037f4 <chSysInit+0x54>)
 80037dc:	f000 fb28 	bl	8003e30 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 80037e0:	2302      	movs	r3, #2
 80037e2:	702b      	strb	r3, [r5, #0]
 80037e4:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 80037e8:	b007      	add	sp, #28
 80037ea:	bd30      	pop	{r4, r5, pc}
 80037ec:	24000db0 	.word	0x24000db0
 80037f0:	0800497c 	.word	0x0800497c
 80037f4:	240003f0 	.word	0x240003f0
	...

08003800 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8003800:	f000 b996 	b.w	8003b30 <chVTDoTickI>
	...

08003810 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8003810:	4a03      	ldr	r2, [pc, #12]	; (8003820 <chSysPolledDelayX+0x10>)
 8003812:	6851      	ldr	r1, [r2, #4]
 8003814:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8003816:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8003818:	4298      	cmp	r0, r3
 800381a:	d8fb      	bhi.n	8003814 <chSysPolledDelayX+0x4>
  }
}
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	e0001000 	.word	0xe0001000
	...

08003830 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8003830:	4a02      	ldr	r2, [pc, #8]	; (800383c <chRFCUCollectFaultsI+0xc>)
 8003832:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003834:	4303      	orrs	r3, r0
 8003836:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	240003f0 	.word	0x240003f0

08003840 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8003840:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8003842:	4c0c      	ldr	r4, [pc, #48]	; (8003874 <trace_next.constprop.0+0x34>)
 8003844:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 8003848:	f7fc ff42 	bl	80006d0 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 800384c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8003850:	f504 6109 	add.w	r1, r4, #2192	; 0x890
 8003854:	4a08      	ldr	r2, [pc, #32]	; (8003878 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8003856:	6068      	str	r0, [r5, #4]
 8003858:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	f360 221f 	bfi	r2, r0, #8, #24
 8003860:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8003864:	f104 0290 	add.w	r2, r4, #144	; 0x90
 8003868:	428b      	cmp	r3, r1
 800386a:	bf28      	it	cs
 800386c:	4613      	movcs	r3, r2
 800386e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  }
}
 8003872:	bd38      	pop	{r3, r4, r5, pc}
 8003874:	240003f0 	.word	0x240003f0
 8003878:	e0001000 	.word	0xe0001000
 800387c:	00000000 	.word	0x00000000

08003880 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8003880:	4602      	mov	r2, r0
 8003882:	4907      	ldr	r1, [pc, #28]	; (80038a0 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003884:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8003886:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 800388a:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 800388c:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003890:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003892:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003894:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003896:	f36f 0102 	bfc	r1, #0, #3
 800389a:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 800389c:	d1f6      	bne.n	800388c <__trace_object_init+0xc>
  }
}
 800389e:	4770      	bx	lr
 80038a0:	0080ffff 	.word	0x0080ffff
	...

080038b0 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 80038b0:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <__trace_ready+0x28>)
 80038b2:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 80038b6:	07d2      	lsls	r2, r2, #31
 80038b8:	d500      	bpl.n	80038bc <__trace_ready+0xc>
 80038ba:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 80038bc:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
void __trace_ready(thread_t *tp, msg_t msg) {
 80038c0:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 80038c2:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80038c6:	00d3      	lsls	r3, r2, #3
 80038c8:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 80038cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 80038d0:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 80038d2:	bc10      	pop	{r4}
    trace_next(oip);
 80038d4:	f7ff bfb4 	b.w	8003840 <trace_next.constprop.0>
 80038d8:	240003f0 	.word	0x240003f0
 80038dc:	00000000 	.word	0x00000000

080038e0 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 80038e0:	4b0a      	ldr	r3, [pc, #40]	; (800390c <__trace_switch+0x2c>)
 80038e2:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 80038e6:	0792      	lsls	r2, r2, #30
 80038e8:	d500      	bpl.n	80038ec <__trace_switch+0xc>
 80038ea:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 80038ec:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80038ee:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 80038f2:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 80038f6:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 80038f8:	6a89      	ldr	r1, [r1, #40]	; 0x28
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 80038fa:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 80038fe:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003902:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003904:	bc10      	pop	{r4}
    trace_next(oip);
 8003906:	f7ff bf9b 	b.w	8003840 <trace_next.constprop.0>
 800390a:	bf00      	nop
 800390c:	240003f0 	.word	0x240003f0

08003910 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003910:	4a0a      	ldr	r2, [pc, #40]	; (800393c <__trace_isr_enter+0x2c>)
 8003912:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_enter(const char *isr) {
 8003916:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003918:	f013 0404 	ands.w	r4, r3, #4
 800391c:	d000      	beq.n	8003920 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800391e:	bd10      	pop	{r4, pc}
 8003920:	2330      	movs	r3, #48	; 0x30
 8003922:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8003926:	2103      	movs	r1, #3
 8003928:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800392c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800392e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8003930:	f7ff ff86 	bl	8003840 <trace_next.constprop.0>
 8003934:	f384 8811 	msr	BASEPRI, r4
}
 8003938:	bd10      	pop	{r4, pc}
 800393a:	bf00      	nop
 800393c:	240003f0 	.word	0x240003f0

08003940 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003940:	4a0a      	ldr	r2, [pc, #40]	; (800396c <__trace_isr_leave+0x2c>)
 8003942:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_leave(const char *isr) {
 8003946:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003948:	f013 0404 	ands.w	r4, r3, #4
 800394c:	d000      	beq.n	8003950 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800394e:	bd10      	pop	{r4, pc}
 8003950:	2330      	movs	r3, #48	; 0x30
 8003952:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8003956:	2104      	movs	r1, #4
 8003958:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800395c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800395e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8003960:	f7ff ff6e 	bl	8003840 <trace_next.constprop.0>
 8003964:	f384 8811 	msr	BASEPRI, r4
}
 8003968:	bd10      	pop	{r4, pc}
 800396a:	bf00      	nop
 800396c:	240003f0 	.word	0x240003f0

08003970 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8003970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003972:	4614      	mov	r4, r2
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8003974:	4d14      	ldr	r5, [pc, #80]	; (80039c8 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8003976:	4603      	mov	r3, r0
 8003978:	460e      	mov	r6, r1
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 800397a:	f105 0210 	add.w	r2, r5, #16
 800397e:	2c02      	cmp	r4, #2
  vtlp->lasttime = now;
 8003980:	61e9      	str	r1, [r5, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8003982:	f04f 0702 	mov.w	r7, #2
  dlp->delta      = delta;
 8003986:	6084      	str	r4, [r0, #8]
  dlp->prev       = dlhp;
 8003988:	bf38      	it	cc
 800398a:	2402      	movcc	r4, #2
 800398c:	6042      	str	r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 800398e:	692a      	ldr	r2, [r5, #16]
 8003990:	6002      	str	r2, [r0, #0]
  dlp->next->prev = dlp;
 8003992:	6050      	str	r0, [r2, #4]
  stStartAlarm(time);
 8003994:	1908      	adds	r0, r1, r4
  dlhp->next      = dlp;
 8003996:	612b      	str	r3, [r5, #16]
 8003998:	f7fc fea2 	bl	80006e0 <stStartAlarm>
  return stGetCounter();
 800399c:	f7fc fe98 	bl	80006d0 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 80039a0:	1b82      	subs	r2, r0, r6
 80039a2:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 80039a4:	42a2      	cmp	r2, r4
 80039a6:	d207      	bcs.n	80039b8 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80039a8:	2f02      	cmp	r7, #2
 80039aa:	d800      	bhi.n	80039ae <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 80039ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80039ae:	2001      	movs	r0, #1
}
 80039b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80039b4:	f7ff bf3c 	b.w	8003830 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 80039b8:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 80039ba:	1930      	adds	r0, r6, r4
 80039bc:	4627      	mov	r7, r4
    now = newnow;
 80039be:	461e      	mov	r6, r3
 80039c0:	f7fc fe9e 	bl	8000700 <stSetAlarm>
  while (true) {
 80039c4:	e7ea      	b.n	800399c <vt_insert_first.constprop.0+0x2c>
 80039c6:	bf00      	nop
 80039c8:	240003f0 	.word	0x240003f0
 80039cc:	00000000 	.word	0x00000000

080039d0 <vt_enqueue.constprop.0>:
#endif /* CH_CFG_ST_TIMEDELTA > 0 */

/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 80039d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 80039d4:	f8df 909c 	ldr.w	r9, [pc, #156]	; 8003a74 <vt_enqueue.constprop.0+0xa4>
 80039d8:	4607      	mov	r7, r0
 80039da:	460e      	mov	r6, r1
  return stGetCounter();
 80039dc:	f7fc fe78 	bl	80006d0 <stGetCounter>
 80039e0:	464b      	mov	r3, r9
 80039e2:	4680      	mov	r8, r0
 80039e4:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80039e8:	429d      	cmp	r5, r3
 80039ea:	d037      	beq.n	8003a5c <vt_enqueue.constprop.0+0x8c>
 80039ec:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 80039f0:	68ab      	ldr	r3, [r5, #8]
 80039f2:	1b04      	subs	r4, r0, r4
      delta = delay;
 80039f4:	1934      	adds	r4, r6, r4
 80039f6:	bf28      	it	cs
 80039f8:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 80039fa:	42a3      	cmp	r3, r4
 80039fc:	d815      	bhi.n	8003a2a <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 80039fe:	429c      	cmp	r4, r3
 8003a00:	d904      	bls.n	8003a0c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8003a02:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8003a04:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8003a06:	68ab      	ldr	r3, [r5, #8]
 8003a08:	42a3      	cmp	r3, r4
 8003a0a:	d3fa      	bcc.n	8003a02 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 8003a0c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8003a0e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8003a12:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8003a14:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8003a18:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 8003a1a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 8003a1c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 8003a1e:	1b1b      	subs	r3, r3, r4
 8003a20:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 8003a22:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 8003a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (delay < currdelta) {
 8003a2a:	2e02      	cmp	r6, #2
    if (delta < vtlp->dlist.next->delta) {
 8003a2c:	f04f 0502 	mov.w	r5, #2
 8003a30:	bf38      	it	cc
 8003a32:	2602      	movcc	r6, #2
  stSetAlarm(time);
 8003a34:	eb08 0006 	add.w	r0, r8, r6
 8003a38:	f7fc fe62 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8003a3c:	f7fc fe48 	bl	80006d0 <stGetCounter>
 8003a40:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 8003a44:	4546      	cmp	r6, r8
 8003a46:	d910      	bls.n	8003a6a <vt_enqueue.constprop.0+0x9a>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8003a48:	2d02      	cmp	r5, #2
 8003a4a:	d803      	bhi.n	8003a54 <vt_enqueue.constprop.0+0x84>
  dlp = dlhp->next;
 8003a4c:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 8003a50:	68ab      	ldr	r3, [r5, #8]
 8003a52:	e7d4      	b.n	80039fe <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003a54:	2001      	movs	r0, #1
 8003a56:	f7ff feeb 	bl	8003830 <chRFCUCollectFaultsI>
 8003a5a:	e7f7      	b.n	8003a4c <vt_enqueue.constprop.0+0x7c>
      vt_insert_first(vtlp, vtp, now, delay);
 8003a5c:	4632      	mov	r2, r6
 8003a5e:	4601      	mov	r1, r0
 8003a60:	4638      	mov	r0, r7
}
 8003a62:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 8003a66:	f7ff bf83 	b.w	8003970 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 8003a6a:	3501      	adds	r5, #1
    now = newnow;
 8003a6c:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 8003a6e:	462e      	mov	r6, r5
  while (true) {
 8003a70:	e7e0      	b.n	8003a34 <vt_enqueue.constprop.0+0x64>
 8003a72:	bf00      	nop
 8003a74:	240003f0 	.word	0x240003f0
	...

08003a80 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8003a80:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 8003a82:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 8003a84:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 8003a86:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8003a88:	f7ff bfa2 	b.w	80039d0 <vt_enqueue.constprop.0>
 8003a8c:	0000      	movs	r0, r0
	...

08003a90 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8003a90:	b570      	push	{r4, r5, r6, lr}
  return (bool)(dlhp->next == dlp);
 8003a92:	4c23      	ldr	r4, [pc, #140]	; (8003b20 <chVTDoResetI+0x90>)
 8003a94:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8003a96:	4298      	cmp	r0, r3
 8003a98:	d00d      	beq.n	8003ab6 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 8003a9a:	6803      	ldr	r3, [r0, #0]
 8003a9c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8003aa0:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8003aa2:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8003aa8:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 8003aaa:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8003aac:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8003ab0:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8003ab2:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8003ab4:	bd70      	pop	{r4, r5, r6, pc}
  dlhp->next       = dlp->next;
 8003ab6:	6802      	ldr	r2, [r0, #0]
 8003ab8:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 8003aba:	2100      	movs	r1, #0
 8003abc:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8003ac0:	6053      	str	r3, [r2, #4]
 8003ac2:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8003ac4:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d021      	beq.n	8003b0e <chVTDoResetI+0x7e>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8003aca:	6893      	ldr	r3, [r2, #8]
 8003acc:	6881      	ldr	r1, [r0, #8]
 8003ace:	440b      	add	r3, r1
 8003ad0:	6093      	str	r3, [r2, #8]
 8003ad2:	f7fc fdfd 	bl	80006d0 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8003ad6:	69e5      	ldr	r5, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8003ad8:	6923      	ldr	r3, [r4, #16]
 8003ada:	4604      	mov	r4, r0
 8003adc:	1b42      	subs	r2, r0, r5
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d9e7      	bls.n	8003ab4 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8003ae4:	441d      	add	r5, r3
 8003ae6:	2602      	movs	r6, #2
 8003ae8:	1a2d      	subs	r5, r5, r0
 8003aea:	42b5      	cmp	r5, r6
 8003aec:	bf38      	it	cc
 8003aee:	4635      	movcc	r5, r6
  stSetAlarm(time);
 8003af0:	1960      	adds	r0, r4, r5
 8003af2:	f7fc fe05 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8003af6:	f7fc fdeb 	bl	80006d0 <stGetCounter>
 8003afa:	1b04      	subs	r4, r0, r4
    if (likely(nowdelta < delay)) {
 8003afc:	42a5      	cmp	r5, r4
 8003afe:	d90a      	bls.n	8003b16 <chVTDoResetI+0x86>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8003b00:	2e02      	cmp	r6, #2
 8003b02:	d9d7      	bls.n	8003ab4 <chVTDoResetI+0x24>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003b04:	2001      	movs	r0, #1
}
 8003b06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003b0a:	f7ff be91 	b.w	8003830 <chRFCUCollectFaultsI>
}
 8003b0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  stStopAlarm();
 8003b12:	f7fc bded 	b.w	80006f0 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8003b16:	3601      	adds	r6, #1
    now = newnow;
 8003b18:	4604      	mov	r4, r0
    currdelta += (sysinterval_t)1;
 8003b1a:	4635      	mov	r5, r6
  while (true) {
 8003b1c:	e7e8      	b.n	8003af0 <chVTDoResetI+0x60>
 8003b1e:	bf00      	nop
 8003b20:	240003f0 	.word	0x240003f0
	...

08003b30 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8003b30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b34:	4e3c      	ldr	r6, [pc, #240]	; (8003c28 <chVTDoTickI+0xf8>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 8003b36:	2700      	movs	r7, #0
 8003b38:	f04f 0930 	mov.w	r9, #48	; 0x30
 8003b3c:	f106 0810 	add.w	r8, r6, #16
 8003b40:	e009      	b.n	8003b56 <chVTDoTickI+0x26>
 8003b42:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 8003b46:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8003b4a:	4620      	mov	r0, r4
 8003b4c:	4798      	blx	r3
 8003b4e:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8003b52:	6963      	ldr	r3, [r4, #20]
 8003b54:	b9ab      	cbnz	r3, 8003b82 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8003b56:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 8003b58:	f7fc fdba 	bl	80006d0 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8003b5c:	69f3      	ldr	r3, [r6, #28]
 8003b5e:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 8003b60:	68a2      	ldr	r2, [r4, #8]
 8003b62:	1ac1      	subs	r1, r0, r3
 8003b64:	428a      	cmp	r2, r1
 8003b66:	d82c      	bhi.n	8003bc2 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 8003b68:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 8003b6a:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 8003b6e:	61f5      	str	r5, [r6, #28]
 8003b70:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 8003b72:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 8003b74:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8003b76:	6933      	ldr	r3, [r6, #16]
 8003b78:	4543      	cmp	r3, r8
 8003b7a:	d1e2      	bne.n	8003b42 <chVTDoTickI+0x12>
  stStopAlarm();
 8003b7c:	f7fc fdb8 	bl	80006f0 <stStopAlarm>
}
 8003b80:	e7df      	b.n	8003b42 <chVTDoTickI+0x12>
  return stGetCounter();
 8003b82:	f7fc fda5 	bl	80006d0 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8003b86:	6963      	ldr	r3, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 8003b88:	eba0 0b05 	sub.w	fp, r0, r5
 8003b8c:	4682      	mov	sl, r0
 8003b8e:	455b      	cmp	r3, fp
 8003b90:	d32f      	bcc.n	8003bf2 <chVTDoTickI+0xc2>
  return (bool)(dlhp == dlhp->next);
 8003b92:	6931      	ldr	r1, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8003b94:	4541      	cmp	r1, r8
 8003b96:	d03d      	beq.n	8003c14 <chVTDoTickI+0xe4>
  while (likely(dlp->delta < delta)) {
 8003b98:	688a      	ldr	r2, [r1, #8]
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d904      	bls.n	8003ba8 <chVTDoTickI+0x78>
    dlp = dlp->next;
 8003b9e:	6809      	ldr	r1, [r1, #0]
    delta -= dlp->delta;
 8003ba0:	1a9b      	subs	r3, r3, r2
  while (likely(dlp->delta < delta)) {
 8003ba2:	688a      	ldr	r2, [r1, #8]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d3fa      	bcc.n	8003b9e <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8003ba8:	684a      	ldr	r2, [r1, #4]
  dlp->delta      = delta;
 8003baa:	60a3      	str	r3, [r4, #8]
  dlp->prev       = dlp->next->prev;
 8003bac:	e9c4 1200 	strd	r1, r2, [r4]
  dlp->prev->next = dlp;
 8003bb0:	6014      	str	r4, [r2, #0]
  dlp->delta -= delta;
 8003bb2:	688a      	ldr	r2, [r1, #8]
  dlhp->prev      = dlp;
 8003bb4:	604c      	str	r4, [r1, #4]
  dlp->delta -= delta;
 8003bb6:	1ad2      	subs	r2, r2, r3
  dlhp->delta = (sysinterval_t)-1;
 8003bb8:	f04f 33ff 	mov.w	r3, #4294967295
  dlp->delta -= delta;
 8003bbc:	608a      	str	r2, [r1, #8]
  dlhp->delta = (sysinterval_t)-1;
 8003bbe:	61b3      	str	r3, [r6, #24]
}
 8003bc0:	e7c9      	b.n	8003b56 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8003bc2:	6931      	ldr	r1, [r6, #16]
 8003bc4:	4541      	cmp	r1, r8
 8003bc6:	d012      	beq.n	8003bee <chVTDoTickI+0xbe>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8003bc8:	4413      	add	r3, r2
 8003bca:	2702      	movs	r7, #2
  vtlp->lasttime += nowdelta;
 8003bcc:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 8003bce:	1a1b      	subs	r3, r3, r0
 8003bd0:	42bb      	cmp	r3, r7
 8003bd2:	461e      	mov	r6, r3
 8003bd4:	60a3      	str	r3, [r4, #8]
 8003bd6:	bf38      	it	cc
 8003bd8:	463e      	movcc	r6, r7
  stSetAlarm(time);
 8003bda:	19a8      	adds	r0, r5, r6
 8003bdc:	f7fc fd90 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8003be0:	f7fc fd76 	bl	80006d0 <stGetCounter>
 8003be4:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8003be6:	42ae      	cmp	r6, r5
 8003be8:	d910      	bls.n	8003c0c <chVTDoTickI+0xdc>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8003bea:	2f02      	cmp	r7, #2
 8003bec:	d809      	bhi.n	8003c02 <chVTDoTickI+0xd2>

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8003bee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8003bf2:	2002      	movs	r0, #2
 8003bf4:	f7ff fe1c 	bl	8003830 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 8003bf8:	6931      	ldr	r1, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8003bfa:	4541      	cmp	r1, r8
 8003bfc:	d012      	beq.n	8003c24 <chVTDoTickI+0xf4>
 8003bfe:	465b      	mov	r3, fp
 8003c00:	e7ca      	b.n	8003b98 <chVTDoTickI+0x68>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003c02:	2001      	movs	r0, #1
}
 8003c04:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003c08:	f7ff be12 	b.w	8003830 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8003c0c:	3701      	adds	r7, #1
    now = newnow;
 8003c0e:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8003c10:	463e      	mov	r6, r7
  while (true) {
 8003c12:	e7e2      	b.n	8003bda <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8003c14:	442b      	add	r3, r5
 8003c16:	1a1a      	subs	r2, r3, r0
        vt_insert_first(vtlp, vtp, now, delay);
 8003c18:	4651      	mov	r1, sl
 8003c1a:	4620      	mov	r0, r4
}
 8003c1c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8003c20:	f7ff bea6 	b.w	8003970 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 8003c24:	2200      	movs	r2, #0
 8003c26:	e7f7      	b.n	8003c18 <chVTDoTickI+0xe8>
 8003c28:	240003f0 	.word	0x240003f0
 8003c2c:	00000000 	.word	0x00000000

08003c30 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8003c30:	b510      	push	{r4, lr}
 8003c32:	2330      	movs	r3, #48	; 0x30
 8003c34:	460c      	mov	r4, r1
 8003c36:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 8003c3a:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8003c3e:	2b0c      	cmp	r3, #12
 8003c40:	d810      	bhi.n	8003c64 <__sch_wakeup+0x34>
 8003c42:	e8df f003 	tbb	[pc, r3]
 8003c46:	0f2b      	.short	0x0f2b
 8003c48:	070b270f 	.word	0x070b270f
 8003c4c:	0f0f0b0f 	.word	0x0f0f0b0f
 8003c50:	0f0f      	.short	0x0f0f
 8003c52:	0b          	.byte	0x0b
 8003c53:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8003c54:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8003c56:	6893      	ldr	r3, [r2, #8]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 8003c5c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8003c60:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003c62:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8003c64:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 8003c68:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 8003c6a:	62a1      	str	r1, [r4, #40]	; 0x28
  __trace_ready(tp, tp->u.rdymsg);
 8003c6c:	f7ff fe20 	bl	80038b0 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003c70:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8003c72:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8003c74:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003c76:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8003c7a:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	428a      	cmp	r2, r1
 8003c80:	d2fb      	bcs.n	8003c7a <__sch_wakeup+0x4a>
  p->prev       = pqp->prev;
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	2100      	movs	r1, #0
  p->next       = pqp;
 8003c86:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8003c88:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8003c8a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8003c8c:	605c      	str	r4, [r3, #4]
 8003c8e:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8003c92:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8003c94:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
    break;
 8003c9a:	e7e3      	b.n	8003c64 <__sch_wakeup+0x34>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	f383 8811 	msr	BASEPRI, r3
}
 8003ca2:	bd10      	pop	{r4, pc}
	...

08003cb0 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8003cb0:	b510      	push	{r4, lr}
 8003cb2:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8003cb4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003cb6:	f7ff fdfb 	bl	80038b0 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003cba:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8003cbc:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8003cbe:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003cc0:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8003cc4:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	428a      	cmp	r2, r1
 8003cca:	d2fb      	bcs.n	8003cc4 <chSchReadyI+0x14>
  p->prev       = pqp->prev;
 8003ccc:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 8003cce:	4620      	mov	r0, r4
  p->next       = pqp;
 8003cd0:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8003cd2:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8003cd4:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8003cd6:	605c      	str	r4, [r3, #4]
 8003cd8:	bd10      	pop	{r4, pc}
 8003cda:	bf00      	nop
 8003cdc:	0000      	movs	r0, r0
	...

08003ce0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8003ce0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8003ce2:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <chSchGoSleepS+0x30>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8003ce4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8003ce6:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8003ce8:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 8003cea:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8003cee:	4620      	mov	r0, r4
  pqp->next       = p->next;
 8003cf0:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8003cf2:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8003cf4:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8003cf6:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8003cfa:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 8003cfc:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 8003cfe:	f7ff fdef 	bl	80038e0 <__trace_switch>
 8003d02:	4629      	mov	r1, r5
 8003d04:	4620      	mov	r0, r4
}
 8003d06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8003d0a:	f7fc bb59 	b.w	80003c0 <__port_switch>
 8003d0e:	bf00      	nop
 8003d10:	240003f0 	.word	0x240003f0
	...

08003d20 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003d20:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8003d22:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8003d24:	4c1c      	ldr	r4, [pc, #112]	; (8003d98 <chSchGoSleepTimeoutS+0x78>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003d26:	b087      	sub	sp, #28
 8003d28:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 8003d2a:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 8003d2c:	d01f      	beq.n	8003d6e <chSchGoSleepTimeoutS+0x4e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8003d2e:	4633      	mov	r3, r6
 8003d30:	4a1a      	ldr	r2, [pc, #104]	; (8003d9c <chSchGoSleepTimeoutS+0x7c>)
 8003d32:	4668      	mov	r0, sp
 8003d34:	f7ff fea4 	bl	8003a80 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 8003d38:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 8003d3a:	2201      	movs	r2, #1
  otp->state = newstate;
 8003d3c:	f887 5024 	strb.w	r5, [r7, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8003d40:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 8003d42:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 8003d44:	682b      	ldr	r3, [r5, #0]
 8003d46:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 8003d48:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8003d4a:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
  pqp->next       = p->next;
 8003d4e:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8003d50:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 8003d52:	f7ff fdc5 	bl	80038e0 <__trace_switch>
 8003d56:	4639      	mov	r1, r7
 8003d58:	4628      	mov	r0, r5
 8003d5a:	f7fc fb31 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 8003d5e:	9b00      	ldr	r3, [sp, #0]
 8003d60:	b113      	cbz	r3, 8003d68 <chSchGoSleepTimeoutS+0x48>
      chVTDoResetI(&vt);
 8003d62:	4668      	mov	r0, sp
 8003d64:	f7ff fe94 	bl	8003a90 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8003d68:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8003d6a:	b007      	add	sp, #28
 8003d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 8003d6e:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 8003d70:	2201      	movs	r2, #1
  otp->state = newstate;
 8003d72:	f886 0024 	strb.w	r0, [r6, #36]	; 0x24
  chSysSwitch(ntp, otp);
 8003d76:	4631      	mov	r1, r6
  pqp->next       = p->next;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 8003d7c:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8003d7e:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
  pqp->next       = p->next;
 8003d82:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8003d84:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 8003d86:	f7ff fdab 	bl	80038e0 <__trace_switch>
 8003d8a:	4638      	mov	r0, r7
 8003d8c:	4631      	mov	r1, r6
 8003d8e:	f7fc fb17 	bl	80003c0 <__port_switch>
}
 8003d92:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8003d94:	b007      	add	sp, #28
 8003d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d98:	240003f0 	.word	0x240003f0
 8003d9c:	08003c31 	.word	0x08003c31

08003da0 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003da0:	4b04      	ldr	r3, [pc, #16]	; (8003db4 <chSchIsPreemptionRequired+0x14>)
 8003da2:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003da4:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8003da6:	6890      	ldr	r0, [r2, #8]
 8003da8:	689b      	ldr	r3, [r3, #8]
#endif
}
 8003daa:	4298      	cmp	r0, r3
 8003dac:	bf94      	ite	ls
 8003dae:	2000      	movls	r0, #0
 8003db0:	2001      	movhi	r0, #1
 8003db2:	4770      	bx	lr
 8003db4:	240003f0 	.word	0x240003f0
	...

08003dc0 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8003dc0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8003dc2:	4b13      	ldr	r3, [pc, #76]	; (8003e10 <chSchDoPreemption+0x50>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8003dc4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8003dc6:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8003dc8:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 8003dca:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 8003dcc:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 8003dce:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8003dd0:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8003dd2:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  __trace_ready(tp, tp->u.rdymsg);
 8003dd6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __instance_set_currthread(oip, ntp);
 8003dd8:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 8003dda:	f7ff fd69 	bl	80038b0 <__trace_ready>
  tp->state = CH_STATE_READY;
 8003dde:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8003de0:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 8003de2:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003de4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8003de8:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	428a      	cmp	r2, r1
 8003dee:	d8fb      	bhi.n	8003de8 <chSchDoPreemption+0x28>
  p->prev       = pqp->prev;
 8003df0:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8003df2:	4621      	mov	r1, r4
  p->next       = pqp;
 8003df4:	6023      	str	r3, [r4, #0]
 8003df6:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 8003df8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8003dfa:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8003dfc:	605c      	str	r4, [r3, #4]
 8003dfe:	f7ff fd6f 	bl	80038e0 <__trace_switch>
 8003e02:	4621      	mov	r1, r4
 8003e04:	4628      	mov	r0, r5
}
 8003e06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8003e0a:	f7fc bad9 	b.w	80003c0 <__port_switch>
 8003e0e:	bf00      	nop
 8003e10:	240003f0 	.word	0x240003f0
	...

08003e20 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8003e20:	e7fe      	b.n	8003e20 <__idle_thread>
 8003e22:	bf00      	nop
	...

08003e30 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8003e30:	b570      	push	{r4, r5, r6, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8003e32:	4b21      	ldr	r3, [pc, #132]	; (8003eb8 <chInstanceObjectInit+0x88>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8003e34:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 8003e36:	4604      	mov	r4, r0
 8003e38:	b086      	sub	sp, #24

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8003e3a:	6381      	str	r1, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 8003e3c:	460e      	mov	r6, r1
  oip->core_id = core_id;
 8003e3e:	6305      	str	r5, [r0, #48]	; 0x30
  ch_system.instances[core_id] = oip;
 8003e40:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 8003e42:	f000 fa4d 	bl	80042e0 <port_init>
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {

  ch_dlist_init(&vtlp->dlist);
 8003e46:	f104 0310 	add.w	r3, r4, #16
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 8003e4a:	f104 0228 	add.w	r2, r4, #40	; 0x28
  pqp->prio = (tprio_t)0;
 8003e4e:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 8003e50:	6365      	str	r5, [r4, #52]	; 0x34
  dlhp->prev  = dlhp;
 8003e52:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 8003e56:	f04f 33ff 	mov.w	r3, #4294967295
  qp->prev = qp;
 8003e5a:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 8003e5e:	e9c4 3506 	strd	r3, r5, [r4, #24]
  pqp->prev = pqp;
 8003e62:	e9c4 4400 	strd	r4, r4, [r4]
 8003e66:	f7fc fc33 	bl	80006d0 <stGetCounter>
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8003e6a:	462b      	mov	r3, r5
 8003e6c:	4602      	mov	r2, r0
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8003e6e:	f104 0088 	add.w	r0, r4, #136	; 0x88
 8003e72:	e9c4 2308 	strd	r2, r3, [r4, #32]
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 8003e76:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 8003e7a:	f7ff fd01 	bl	8003880 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8003e7e:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8003e82:	2380      	movs	r3, #128	; 0x80
 8003e84:	4a0d      	ldr	r2, [pc, #52]	; (8003ebc <chInstanceObjectInit+0x8c>)
 8003e86:	4620      	mov	r0, r4
 8003e88:	f000 f822 	bl	8003ed0 <__thd_object_init>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8003e8c:	2201      	movs	r2, #1
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8003e8e:	4603      	mov	r3, r0
  oip->rlist.current->wabase = oicp->mainthread_base;
 8003e90:	6871      	ldr	r1, [r6, #4]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8003e92:	9203      	str	r2, [sp, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8003e94:	4668      	mov	r0, sp
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8003e96:	60e3      	str	r3, [r4, #12]
  oip->rlist.current->state = CH_STATE_CURRENT;
 8003e98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    thread_descriptor_t idle_descriptor = {
 8003e9c:	4a08      	ldr	r2, [pc, #32]	; (8003ec0 <chInstanceObjectInit+0x90>)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8003e9e:	6219      	str	r1, [r3, #32]
    thread_descriptor_t idle_descriptor = {
 8003ea0:	9200      	str	r2, [sp, #0]
 8003ea2:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <chInstanceObjectInit+0x94>)
 8003ea4:	9505      	str	r5, [sp, #20]
 8003ea6:	9304      	str	r3, [sp, #16]
 8003ea8:	e9d6 1203 	ldrd	r1, r2, [r6, #12]
 8003eac:	e9cd 1201 	strd	r1, r2, [sp, #4]
    (void) chThdCreateI(&idle_descriptor);
 8003eb0:	f000 f876 	bl	8003fa0 <chThdCreateI>
  }
#endif
}
 8003eb4:	b006      	add	sp, #24
 8003eb6:	bd70      	pop	{r4, r5, r6, pc}
 8003eb8:	24000db0 	.word	0x24000db0
 8003ebc:	08004998 	.word	0x08004998
 8003ec0:	08004990 	.word	0x08004990
 8003ec4:	08003e21 	.word	0x08003e21
	...

08003ed0 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8003ed0:	b410      	push	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
  tp->mtxlist           = NULL;
 8003ed2:	2400      	movs	r4, #0
  tp->hdr.pqueue.prio   = prio;
 8003ed4:	608b      	str	r3, [r1, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
  tp->name              = name;
 8003ed6:	61ca      	str	r2, [r1, #28]
  REG_INSERT(oip, tp);
 8003ed8:	f101 0210 	add.w	r2, r1, #16
  tp->epending          = (eventmask_t)0;
 8003edc:	638c      	str	r4, [r1, #56]	; 0x38
  tp->owner             = oip;
 8003ede:	6188      	str	r0, [r1, #24]
  tp->mtxlist           = NULL;
 8003ee0:	e9c1 430f 	strd	r4, r3, [r1, #60]	; 0x3c
  tp->state             = CH_STATE_WTSTART;
 8003ee4:	2402      	movs	r4, #2
  tp->refs              = (trefs_t)1;
 8003ee6:	2301      	movs	r3, #1
  tp->state             = CH_STATE_WTSTART;
 8003ee8:	848c      	strh	r4, [r1, #36]	; 0x24
  REG_INSERT(oip, tp);
 8003eea:	f100 0428 	add.w	r4, r0, #40	; 0x28
  tp->refs              = (trefs_t)1;
 8003eee:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
  p->prev       = qp->prev;
 8003ef2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003ef4:	e9c1 4304 	strd	r4, r3, [r1, #16]
  p->prev->next = p;
 8003ef8:	601a      	str	r2, [r3, #0]
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8003efa:	f101 042c 	add.w	r4, r1, #44	; 0x2c
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8003efe:	f101 0330 	add.w	r3, r1, #48	; 0x30
  qp->prev      = p;
 8003f02:	62c2      	str	r2, [r0, #44]	; 0x2c
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8003f04:	4608      	mov	r0, r1
  qp->prev = qp;
 8003f06:	634b      	str	r3, [r1, #52]	; 0x34
  qp->next = qp;
 8003f08:	e9c1 430b 	strd	r4, r3, [r1, #44]	; 0x2c
 8003f0c:	bc10      	pop	{r4}
 8003f0e:	4770      	bx	lr

08003f10 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8003f10:	b570      	push	{r4, r5, r6, lr}
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8003f12:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
  tp->wabase = tdp->wbase;
 8003f16:	6845      	ldr	r5, [r0, #4]
  tp->flags             = CH_FLAG_MODE_STATIC;
 8003f18:	2100      	movs	r1, #0
  tp->owner             = oip;
 8003f1a:	4a1d      	ldr	r2, [pc, #116]	; (8003f90 <chThdCreateSuspendedI+0x80>)
  tp->state             = CH_STATE_WTSTART;
 8003f1c:	f04f 0e02 	mov.w	lr, #2
  tp->wabase = tdp->wbase;
 8003f20:	f843 5c28 	str.w	r5, [r3, #-40]
  tp->refs              = (trefs_t)1;
 8003f24:	f04f 0c01 	mov.w	ip, #1
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8003f28:	6905      	ldr	r5, [r0, #16]
 8003f2a:	4e1a      	ldr	r6, [pc, #104]	; (8003f94 <chThdCreateSuspendedI+0x84>)
 8003f2c:	f843 5c6c 	str.w	r5, [r3, #-108]
 8003f30:	6945      	ldr	r5, [r0, #20]
 8003f32:	f843 6c4c 	str.w	r6, [r3, #-76]
 8003f36:	f843 5c68 	str.w	r5, [r3, #-104]
  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8003f3a:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(oip, tp);
 8003f3c:	f1a3 0038 	sub.w	r0, r3, #56	; 0x38
  tp->flags             = CH_FLAG_MODE_STATIC;
 8003f40:	f803 1c23 	strb.w	r1, [r3, #-35]
  tp->state             = CH_STATE_WTSTART;
 8003f44:	f803 ec24 	strb.w	lr, [r3, #-36]
  tp->refs              = (trefs_t)1;
 8003f48:	f803 cc22 	strb.w	ip, [r3, #-34]
  tp->hdr.pqueue.prio   = prio;
 8003f4c:	f843 4c40 	str.w	r4, [r3, #-64]
  tp->realprio          = prio;
 8003f50:	f843 4c08 	str.w	r4, [r3, #-8]
  p->prev       = qp->prev;
 8003f54:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  tp->name              = name;
 8003f56:	f843 5c2c 	str.w	r5, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8003f5a:	f1a3 056c 	sub.w	r5, r3, #108	; 0x6c
 8003f5e:	f843 4c34 	str.w	r4, [r3, #-52]
 8003f62:	f843 5c3c 	str.w	r5, [r3, #-60]
  p->next       = qp;
 8003f66:	f102 0528 	add.w	r5, r2, #40	; 0x28
  tp->owner             = oip;
 8003f6a:	f843 2c30 	str.w	r2, [r3, #-48]
 8003f6e:	f843 5c38 	str.w	r5, [r3, #-56]
  tp->epending          = (eventmask_t)0;
 8003f72:	e943 1104 	strd	r1, r1, [r3, #-16]
  p->prev->next = p;
 8003f76:	6020      	str	r0, [r4, #0]
  ch_queue_init(&tp->msgqueue);
 8003f78:	f1a3 0118 	sub.w	r1, r3, #24
  ch_list_init(&tp->waiting);
 8003f7c:	f1a3 041c 	sub.w	r4, r3, #28
  qp->prev      = p;
 8003f80:	62d0      	str	r0, [r2, #44]	; 0x2c
}
 8003f82:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  qp->prev = qp;
 8003f86:	f843 1c14 	str.w	r1, [r3, #-20]
  lp->next = lp;
 8003f8a:	e943 4107 	strd	r4, r1, [r3, #-28]
 8003f8e:	bd70      	pop	{r4, r5, r6, pc}
 8003f90:	240003f0 	.word	0x240003f0
 8003f94:	080003d1 	.word	0x080003d1
	...

08003fa0 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8003fa0:	b508      	push	{r3, lr}

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8003fa2:	f7ff ffb5 	bl	8003f10 <chThdCreateSuspendedI>
}
 8003fa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8003faa:	f7ff be81 	b.w	8003cb0 <chSchReadyI>
 8003fae:	bf00      	nop

08003fb0 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8003fb0:	b538      	push	{r3, r4, r5, lr}
 8003fb2:	2330      	movs	r3, #48	; 0x30
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8003fb8:	4b12      	ldr	r3, [pc, #72]	; (8004004 <chThdExit+0x54>)
 8003fba:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003fbc:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  return (bool)(lp->next != lp);
 8003fc0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  currtp->u.exitcode = msg;
 8003fc2:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003fc4:	429d      	cmp	r5, r3
 8003fc6:	d107      	bne.n	8003fd8 <chThdExit+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8003fc8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8003fcc:	b183      	cbz	r3, 8003ff0 <chThdExit+0x40>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8003fce:	200f      	movs	r0, #15
}
 8003fd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8003fd4:	f7ff be84 	b.w	8003ce0 <chSchGoSleepS>
  lp->next = p->next;
 8003fd8:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8003fda:	4618      	mov	r0, r3
 8003fdc:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003fde:	f7ff fe67 	bl	8003cb0 <chSchReadyI>
  return (bool)(lp->next != lp);
 8003fe2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003fe4:	42ab      	cmp	r3, r5
 8003fe6:	d1f7      	bne.n	8003fd8 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8003fe8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1ee      	bne.n	8003fce <chThdExit+0x1e>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8003ff0:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8003ff4:	079b      	lsls	r3, r3, #30
 8003ff6:	d1ea      	bne.n	8003fce <chThdExit+0x1e>
  p->prev->next = p->next;
 8003ff8:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8003ffc:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003ffe:	605a      	str	r2, [r3, #4]
  return p;
 8004000:	e7e5      	b.n	8003fce <chThdExit+0x1e>
 8004002:	bf00      	nop
 8004004:	240003f0 	.word	0x240003f0
	...

08004010 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8004010:	b508      	push	{r3, lr}
 8004012:	4601      	mov	r1, r0
 8004014:	2330      	movs	r3, #48	; 0x30
 8004016:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 800401a:	2008      	movs	r0, #8
 800401c:	f7ff fe80 	bl	8003d20 <chSchGoSleepTimeoutS>
 8004020:	2300      	movs	r3, #0
 8004022:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8004026:	bd08      	pop	{r3, pc}
	...

08004030 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8004030:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8004032:	6800      	ldr	r0, [r0, #0]
 8004034:	b120      	cbz	r0, 8004040 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800403a:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 800403c:	f7ff be38 	b.w	8003cb0 <chSchReadyI>
  }
}
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
	...

08004050 <chThdEnqueueTimeoutS>:
  return __sch_get_currthread();
 8004050:	4a08      	ldr	r2, [pc, #32]	; (8004074 <chThdEnqueueTimeoutS+0x24>)
 8004052:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004054:	b151      	cbz	r1, 800406c <chThdEnqueueTimeoutS+0x1c>
 8004056:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8004058:	b410      	push	{r4}
  p->prev       = qp->prev;
 800405a:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 800405c:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800405e:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8004060:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 8004062:	6022      	str	r2, [r4, #0]
}
 8004064:	bc10      	pop	{r4}
  qp->prev      = p;
 8004066:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004068:	f7ff be5a 	b.w	8003d20 <chSchGoSleepTimeoutS>
}
 800406c:	f04f 30ff 	mov.w	r0, #4294967295
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	240003f0 	.word	0x240003f0
	...

08004080 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8004080:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8004082:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8004084:	4283      	cmp	r3, r0
 8004086:	d005      	beq.n	8004094 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8004088:	6802      	ldr	r2, [r0, #0]
 800408a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 800408c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800408e:	6281      	str	r1, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8004090:	f7ff be0e 	b.w	8003cb0 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
	...

080040a0 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 80040a0:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 80040a2:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 80040a4:	2400      	movs	r4, #0
 80040a6:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 80040a8:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 80040ac:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 80040b0:	e9c0 2300 	strd	r2, r3, [r0]
}
 80040b4:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 80040b6:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 80040ba:	4770      	bx	lr
 80040bc:	0000      	movs	r0, r0
	...

080040c0 <chTMStartMeasurementX>:
 80040c0:	4b01      	ldr	r3, [pc, #4]	; (80040c8 <chTMStartMeasurementX+0x8>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 80040c4:	6083      	str	r3, [r0, #8]
}
 80040c6:	4770      	bx	lr
 80040c8:	e0001000 	.word	0xe0001000
 80040cc:	00000000 	.word	0x00000000

080040d0 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80040d0:	4a0e      	ldr	r2, [pc, #56]	; (800410c <chTMStopMeasurementX+0x3c>)
 80040d2:	4b0f      	ldr	r3, [pc, #60]	; (8004110 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 80040d4:	6881      	ldr	r1, [r0, #8]
 80040d6:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 80040d8:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80040da:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 80040dc:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 80040de:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 80040e0:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 80040e2:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 80040e4:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 80040e6:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 80040e8:	18d2      	adds	r2, r2, r3
 80040ea:	6102      	str	r2, [r0, #16]
 80040ec:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 80040f0:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 80040f2:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 80040f4:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 80040f6:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 80040f8:	bf88      	it	hi
 80040fa:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 80040fc:	4293      	cmp	r3, r2
  tmp->n++;
 80040fe:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8004102:	bf38      	it	cc
 8004104:	6003      	strcc	r3, [r0, #0]
}
 8004106:	bc10      	pop	{r4}
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	24000db0 	.word	0x24000db0
 8004110:	e0001000 	.word	0xe0001000
	...

08004120 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8004120:	2300      	movs	r3, #0
  qp->prev = qp;
 8004122:	e9c0 0000 	strd	r0, r0, [r0]
 8004126:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	0000      	movs	r0, r0
	...

08004130 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8004130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8004132:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8004134:	42a0      	cmp	r0, r4
 8004136:	d021      	beq.n	800417c <chEvtBroadcastFlagsI+0x4c>
 8004138:	4607      	mov	r7, r0
 800413a:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 800413c:	2600      	movs	r6, #0
 800413e:	e004      	b.n	800414a <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004140:	2a0b      	cmp	r2, #11
 8004142:	d01c      	beq.n	800417e <chEvtBroadcastFlagsI+0x4e>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8004144:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004146:	42a7      	cmp	r7, r4
 8004148:	d018      	beq.n	800417c <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 800414a:	68e3      	ldr	r3, [r4, #12]
 800414c:	432b      	orrs	r3, r5
 800414e:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8004150:	b115      	cbz	r5, 8004158 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8004152:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 8004154:	421d      	tst	r5, r3
 8004156:	d0f5      	beq.n	8004144 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8004158:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 800415c:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 800415e:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
  tp->epending |= events;
 8004162:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004164:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 8004166:	6383      	str	r3, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004168:	d1ea      	bne.n	8004140 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800416a:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (((tp->state == CH_STATE_WTOREVT) &&
 800416c:	4213      	tst	r3, r2
 800416e:	d0e9      	beq.n	8004144 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8004170:	6286      	str	r6, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004172:	f7ff fd9d 	bl	8003cb0 <chSchReadyI>
    elp = elp->next;
 8004176:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004178:	42a7      	cmp	r7, r4
 800417a:	d1e6      	bne.n	800414a <chEvtBroadcastFlagsI+0x1a>
  }
}
 800417c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800417e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8004180:	439a      	bics	r2, r3
 8004182:	d1df      	bne.n	8004144 <chEvtBroadcastFlagsI+0x14>
 8004184:	e7f4      	b.n	8004170 <chEvtBroadcastFlagsI+0x40>
 8004186:	bf00      	nop
	...

08004190 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8004190:	4b02      	ldr	r3, [pc, #8]	; (800419c <__core_init+0xc>)
 8004192:	4903      	ldr	r1, [pc, #12]	; (80041a0 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 8004194:	4a03      	ldr	r2, [pc, #12]	; (80041a4 <__core_init+0x14>)
 8004196:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 800419a:	4770      	bx	lr
 800419c:	24000dbc 	.word	0x24000dbc
 80041a0:	24000e28 	.word	0x24000e28
 80041a4:	24080000 	.word	0x24080000
	...

080041b0 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80041b0:	4b08      	ldr	r3, [pc, #32]	; (80041d4 <chCoreAllocFromTopI+0x24>)
 80041b2:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 80041b4:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80041b6:	685c      	ldr	r4, [r3, #4]
 80041b8:	1a20      	subs	r0, r4, r0
 80041ba:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80041bc:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 80041be:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80041c0:	428a      	cmp	r2, r1
 80041c2:	d304      	bcc.n	80041ce <chCoreAllocFromTopI+0x1e>
 80041c4:	42a2      	cmp	r2, r4
 80041c6:	d802      	bhi.n	80041ce <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 80041c8:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 80041ca:	605a      	str	r2, [r3, #4]
}
 80041cc:	4770      	bx	lr
    return NULL;
 80041ce:	2000      	movs	r0, #0
}
 80041d0:	bc10      	pop	{r4}
 80041d2:	4770      	bx	lr
 80041d4:	24000dbc 	.word	0x24000dbc
	...

080041e0 <chCoreAllocFromTop>:
 80041e0:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80041e2:	b410      	push	{r4}
 80041e4:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80041e8:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <chCoreAllocFromTop+0x38>)
 80041ea:	4249      	negs	r1, r1
 80041ec:	685c      	ldr	r4, [r3, #4]
 80041ee:	1a20      	subs	r0, r4, r0
 80041f0:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80041f2:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 80041f4:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80041f6:	428a      	cmp	r2, r1
 80041f8:	d307      	bcc.n	800420a <chCoreAllocFromTop+0x2a>
 80041fa:	4294      	cmp	r4, r2
 80041fc:	d305      	bcc.n	800420a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 80041fe:	605a      	str	r2, [r3, #4]
 8004200:	2300      	movs	r3, #0
 8004202:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8004206:	bc10      	pop	{r4}
 8004208:	4770      	bx	lr
    return NULL;
 800420a:	2000      	movs	r0, #0
 800420c:	2300      	movs	r3, #0
 800420e:	f383 8811 	msr	BASEPRI, r3
}
 8004212:	bc10      	pop	{r4}
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	24000dbc 	.word	0x24000dbc
 800421c:	00000000 	.word	0x00000000

08004220 <__heap_init>:
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004220:	4b04      	ldr	r3, [pc, #16]	; (8004234 <__heap_init+0x14>)
  H_NEXT(&default_heap.header) = NULL;
 8004222:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004224:	4904      	ldr	r1, [pc, #16]	; (8004238 <__heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8004226:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 800422a:	609a      	str	r2, [r3, #8]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 800422c:	e9c3 1200 	strd	r1, r2, [r3]
  chMtxObjectInit(&default_heap.mtx);
 8004230:	f7ff bf76 	b.w	8004120 <chMtxObjectInit>
 8004234:	24000dc4 	.word	0x24000dc4
 8004238:	080041e1 	.word	0x080041e1
 800423c:	00000000 	.word	0x00000000

08004240 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8004240:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8004242:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 8004244:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 8004248:	e9c0 4100 	strd	r4, r1, [r0]
}
 800424c:	bc10      	pop	{r4}
 800424e:	4770      	bx	lr

08004250 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8004250:	2200      	movs	r2, #0
 8004252:	f7ff bfad 	b.w	80041b0 <chCoreAllocFromTopI>
 8004256:	bf00      	nop
	...

08004260 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8004260:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8004262:	4c12      	ldr	r4, [pc, #72]	; (80042ac <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8004264:	4d12      	ldr	r5, [pc, #72]	; (80042b0 <__factory_init+0x50>)
 8004266:	4620      	mov	r0, r4
 8004268:	f7ff ff5a 	bl	8004120 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 800426c:	f104 0110 	add.w	r1, r4, #16
 8004270:	462b      	mov	r3, r5
 8004272:	2204      	movs	r2, #4
 8004274:	6121      	str	r1, [r4, #16]
 8004276:	2114      	movs	r1, #20
 8004278:	1860      	adds	r0, r4, r1
 800427a:	f7ff ffe1 	bl	8004240 <chPoolObjectInitAligned>
 800427e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004282:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004286:	462b      	mov	r3, r5
 8004288:	2204      	movs	r2, #4
 800428a:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 800428e:	211c      	movs	r1, #28
 8004290:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8004294:	f7ff ffd4 	bl	8004240 <chPoolObjectInitAligned>
 8004298:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800429c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 80042a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042a4:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 80042a8:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 80042aa:	bd38      	pop	{r3, r4, r5, pc}
 80042ac:	24000de0 	.word	0x24000de0
 80042b0:	08004251 	.word	0x08004251
	...

080042c0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80042c0:	f3ef 8309 	mrs	r3, PSP
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 80042c4:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80042c6:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80042ca:	2300      	movs	r3, #0
 80042cc:	f383 8811 	msr	BASEPRI, r3
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
	...

080042e0 <port_init>:
 80042e0:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 80042e4:	b500      	push	{lr}
 80042e6:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 80042ea:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042ec:	4b0e      	ldr	r3, [pc, #56]	; (8004328 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ee:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 80042f2:	490e      	ldr	r1, [pc, #56]	; (800432c <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042f4:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 80042f6:	4a0e      	ldr	r2, [pc, #56]	; (8004330 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042f8:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 80042fc:	4301      	orrs	r1, r0
 80042fe:	480d      	ldr	r0, [pc, #52]	; (8004334 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8004300:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004302:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8004306:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800430a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 800430e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004312:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004314:	6811      	ldr	r1, [r2, #0]
 8004316:	f041 0101 	orr.w	r1, r1, #1
 800431a:	6011      	str	r1, [r2, #0]
 800431c:	77d8      	strb	r0, [r3, #31]
 800431e:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8004322:	f85d fb04 	ldr.w	pc, [sp], #4
 8004326:	bf00      	nop
 8004328:	e000ed00 	.word	0xe000ed00
 800432c:	05fa0300 	.word	0x05fa0300
 8004330:	e0001000 	.word	0xe0001000
 8004334:	c5acce55 	.word	0xc5acce55
	...

08004340 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004340:	2330      	movs	r3, #48	; 0x30
 8004342:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8004346:	4b0d      	ldr	r3, [pc, #52]	; (800437c <__port_irq_epilogue+0x3c>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800434e:	d102      	bne.n	8004356 <__port_irq_epilogue+0x16>
 8004350:	f383 8811 	msr	BASEPRI, r3
 8004354:	4770      	bx	lr
void __port_irq_epilogue(void) {
 8004356:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004358:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800435c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 8004360:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 8004362:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004364:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8004368:	f7ff fd1a 	bl	8003da0 <chSchIsPreemptionRequired>
 800436c:	b110      	cbz	r0, 8004374 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800436e:	4b04      	ldr	r3, [pc, #16]	; (8004380 <__port_irq_epilogue+0x40>)
 8004370:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8004372:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004374:	4b03      	ldr	r3, [pc, #12]	; (8004384 <__port_irq_epilogue+0x44>)
 8004376:	61a3      	str	r3, [r4, #24]
}
 8004378:	bd10      	pop	{r4, pc}
 800437a:	bf00      	nop
 800437c:	e000ed00 	.word	0xe000ed00
 8004380:	080003e3 	.word	0x080003e3
 8004384:	080003e6 	.word	0x080003e6
	...

08004390 <main>:
  0,
  USART_CR2_STOP1_BITS,
  0
};

int main(void) {
 8004390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004394:	b086      	sub	sp, #24
  chprintf(chp, "Init SDRAM...\r\n");
  sdram_ext_init();
  chprintf(chp, "SDRAM init done\r\n");

  /* Valeurs de test */
  uint32_t values[] = {
 8004396:	4d23      	ldr	r5, [pc, #140]	; (8004424 <main+0x94>)
  halInit();
 8004398:	f7fc f97a 	bl	8000690 <halInit>
    0xA5A5A5A5,
    0x5A5A5A5A
  };

  /* On teste plusieurs index */
  for (uint32_t idx = 0; idx < 8; idx++) {
 800439c:	2600      	movs	r6, #0
  chSysInit();
 800439e:	f7ff f9ff 	bl	80037a0 <chSysInit>
  sdStart(&SD1, &uart_cfg);
 80043a2:	4921      	ldr	r1, [pc, #132]	; (8004428 <main+0x98>)
 80043a4:	4821      	ldr	r0, [pc, #132]	; (800442c <main+0x9c>)
  uint32_t values[] = {
 80043a6:	ac01      	add	r4, sp, #4
  sdStart(&SD1, &uart_cfg);
 80043a8:	f7fc fbd2 	bl	8000b50 <sdStart>
  chprintf(chp, "\r\n=== SDRAM RAW OBSERVATION TEST ===\r\n");
 80043ac:	4920      	ldr	r1, [pc, #128]	; (8004430 <main+0xa0>)
 80043ae:	481f      	ldr	r0, [pc, #124]	; (800442c <main+0x9c>)
 80043b0:	f7fd f98e 	bl	80016d0 <chprintf>
  chprintf(chp, "Init SDRAM...\r\n");
 80043b4:	491f      	ldr	r1, [pc, #124]	; (8004434 <main+0xa4>)
 80043b6:	481d      	ldr	r0, [pc, #116]	; (800442c <main+0x9c>)
 80043b8:	f7fd f98a 	bl	80016d0 <chprintf>

    chprintf(chp, "\r\n-- INDEX %lu --\r\n", idx);
 80043bc:	f8df a078 	ldr.w	sl, [pc, #120]	; 8004438 <main+0xa8>
  sdram_ext_init();
 80043c0:	f000 f846 	bl	8004450 <sdram_ext_init>
  chprintf(chp, "SDRAM init done\r\n");
 80043c4:	491d      	ldr	r1, [pc, #116]	; (800443c <main+0xac>)
 80043c6:	4819      	ldr	r0, [pc, #100]	; (800442c <main+0x9c>)
 80043c8:	f7fd f982 	bl	80016d0 <chprintf>
    chprintf(chp, "\r\n-- INDEX %lu --\r\n", idx);
 80043cc:	4f17      	ldr	r7, [pc, #92]	; (800442c <main+0x9c>)
      uint32_t read_val  = 0;

      sdram_ext_write32(idx, write_val);
      read_val = sdram_ext_read32(idx);

      chprintf(
 80043ce:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8004440 <main+0xb0>
  uint32_t values[] = {
 80043d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043d6:	682b      	ldr	r3, [r5, #0]
 80043d8:	6023      	str	r3, [r4, #0]
    chprintf(chp, "\r\n-- INDEX %lu --\r\n", idx);
 80043da:	4632      	mov	r2, r6
 80043dc:	4651      	mov	r1, sl
 80043de:	4638      	mov	r0, r7
 80043e0:	ac01      	add	r4, sp, #4
 80043e2:	f10d 0818 	add.w	r8, sp, #24
 80043e6:	f7fd f973 	bl	80016d0 <chprintf>
      uint32_t write_val = values[v];
 80043ea:	f854 5b04 	ldr.w	r5, [r4], #4
      sdram_ext_write32(idx, write_val);
 80043ee:	4630      	mov	r0, r6
 80043f0:	4629      	mov	r1, r5
 80043f2:	f000 f83d 	bl	8004470 <sdram_ext_write32>
      read_val = sdram_ext_read32(idx);
 80043f6:	4630      	mov	r0, r6
 80043f8:	f000 f842 	bl	8004480 <sdram_ext_read32>
      chprintf(
 80043fc:	462a      	mov	r2, r5
      read_val = sdram_ext_read32(idx);
 80043fe:	4603      	mov	r3, r0
      chprintf(
 8004400:	4649      	mov	r1, r9
 8004402:	4638      	mov	r0, r7
 8004404:	f7fd f964 	bl	80016d0 <chprintf>
    for (uint32_t v = 0; v < (sizeof(values)/sizeof(values[0])); v++) {
 8004408:	4544      	cmp	r4, r8
 800440a:	d1ee      	bne.n	80043ea <main+0x5a>
  for (uint32_t idx = 0; idx < 8; idx++) {
 800440c:	3601      	adds	r6, #1
 800440e:	2e08      	cmp	r6, #8
 8004410:	d1e3      	bne.n	80043da <main+0x4a>
        read_val
      );
    }
  }

  chprintf(chp, "\r\n=== END OF TEST ===\r\n");
 8004412:	490c      	ldr	r1, [pc, #48]	; (8004444 <main+0xb4>)
 8004414:	4805      	ldr	r0, [pc, #20]	; (800442c <main+0x9c>)
 8004416:	f7fd f95b 	bl	80016d0 <chprintf>

  while (true) {
    chThdSleepMilliseconds(1000);
 800441a:	f242 7010 	movw	r0, #10000	; 0x2710
 800441e:	f7ff fdf7 	bl	8004010 <chThdSleep>
  while (true) {
 8004422:	e7fa      	b.n	800441a <main+0x8a>
 8004424:	08004534 	.word	0x08004534
 8004428:	08004a58 	.word	0x08004a58
 800442c:	240002e8 	.word	0x240002e8
 8004430:	080049c4 	.word	0x080049c4
 8004434:	080049ec 	.word	0x080049ec
 8004438:	08004a10 	.word	0x08004a10
 800443c:	080049fc 	.word	0x080049fc
 8004440:	08004a24 	.word	0x08004a24
 8004444:	08004a40 	.word	0x08004a40
	...

08004450 <sdram_ext_init>:

/* =========================================================
 * PUBLIC API
 * ========================================================= */

void sdram_ext_init(void) {
 8004450:	b508      	push	{r3, lr}

  /* Initialize SDRAM subsystem */
  sdramInit();
 8004452:	f7fc fee5 	bl	8001220 <sdramInit>

  /* Start SDRAM with fixed configuration */
  sdramStart(&SDRAMD1, &sdram_cfg);
 8004456:	4903      	ldr	r1, [pc, #12]	; (8004464 <sdram_ext_init+0x14>)
 8004458:	4803      	ldr	r0, [pc, #12]	; (8004468 <sdram_ext_init+0x18>)
}
 800445a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sdramStart(&SDRAMD1, &sdram_cfg);
 800445e:	f7fc beef 	b.w	8001240 <sdramStart>
 8004462:	bf00      	nop
 8004464:	08004a68 	.word	0x08004a68
 8004468:	240003e8 	.word	0x240003e8
 800446c:	00000000 	.word	0x00000000

08004470 <sdram_ext_write32>:
void sdram_ext_write32(uint32_t index, uint32_t value) {

  volatile uint32_t *mem = (uint32_t *)SDRAM_EXT_BASE;

  /* Write with halfword swap */
  mem[index] = swap16(value);
 8004470:	0080      	lsls	r0, r0, #2
  return (v >> 16) | (v << 16);
 8004472:	ea4f 4131 	mov.w	r1, r1, ror #16
  mem[index] = swap16(value);
 8004476:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 800447a:	6001      	str	r1, [r0, #0]
}
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop

08004480 <sdram_ext_read32>:
uint32_t sdram_ext_read32(uint32_t index) {

  volatile uint32_t *mem = (uint32_t *)SDRAM_EXT_BASE;

  /* Read and unswap */
  return swap16(mem[index]);
 8004480:	0080      	lsls	r0, r0, #2
 8004482:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 8004486:	6800      	ldr	r0, [r0, #0]
}
 8004488:	ea4f 4030 	mov.w	r0, r0, ror #16
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop

08004490 <memset>:
 8004490:	0783      	lsls	r3, r0, #30
 8004492:	b530      	push	{r4, r5, lr}
 8004494:	d048      	beq.n	8004528 <memset+0x98>
 8004496:	1e54      	subs	r4, r2, #1
 8004498:	2a00      	cmp	r2, #0
 800449a:	d03f      	beq.n	800451c <memset+0x8c>
 800449c:	b2ca      	uxtb	r2, r1
 800449e:	4603      	mov	r3, r0
 80044a0:	e001      	b.n	80044a6 <memset+0x16>
 80044a2:	3c01      	subs	r4, #1
 80044a4:	d33a      	bcc.n	800451c <memset+0x8c>
 80044a6:	f803 2b01 	strb.w	r2, [r3], #1
 80044aa:	079d      	lsls	r5, r3, #30
 80044ac:	d1f9      	bne.n	80044a2 <memset+0x12>
 80044ae:	2c03      	cmp	r4, #3
 80044b0:	d92d      	bls.n	800450e <memset+0x7e>
 80044b2:	b2cd      	uxtb	r5, r1
 80044b4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80044b8:	2c0f      	cmp	r4, #15
 80044ba:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80044be:	d936      	bls.n	800452e <memset+0x9e>
 80044c0:	f1a4 0210 	sub.w	r2, r4, #16
 80044c4:	f022 0c0f 	bic.w	ip, r2, #15
 80044c8:	f103 0e20 	add.w	lr, r3, #32
 80044cc:	44e6      	add	lr, ip
 80044ce:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 80044d2:	f103 0210 	add.w	r2, r3, #16
 80044d6:	e942 5504 	strd	r5, r5, [r2, #-16]
 80044da:	e942 5502 	strd	r5, r5, [r2, #-8]
 80044de:	3210      	adds	r2, #16
 80044e0:	4572      	cmp	r2, lr
 80044e2:	d1f8      	bne.n	80044d6 <memset+0x46>
 80044e4:	f10c 0201 	add.w	r2, ip, #1
 80044e8:	f014 0f0c 	tst.w	r4, #12
 80044ec:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80044f0:	f004 0c0f 	and.w	ip, r4, #15
 80044f4:	d013      	beq.n	800451e <memset+0x8e>
 80044f6:	f1ac 0304 	sub.w	r3, ip, #4
 80044fa:	f023 0303 	bic.w	r3, r3, #3
 80044fe:	3304      	adds	r3, #4
 8004500:	4413      	add	r3, r2
 8004502:	f842 5b04 	str.w	r5, [r2], #4
 8004506:	4293      	cmp	r3, r2
 8004508:	d1fb      	bne.n	8004502 <memset+0x72>
 800450a:	f00c 0403 	and.w	r4, ip, #3
 800450e:	b12c      	cbz	r4, 800451c <memset+0x8c>
 8004510:	b2c9      	uxtb	r1, r1
 8004512:	441c      	add	r4, r3
 8004514:	f803 1b01 	strb.w	r1, [r3], #1
 8004518:	429c      	cmp	r4, r3
 800451a:	d1fb      	bne.n	8004514 <memset+0x84>
 800451c:	bd30      	pop	{r4, r5, pc}
 800451e:	4664      	mov	r4, ip
 8004520:	4613      	mov	r3, r2
 8004522:	2c00      	cmp	r4, #0
 8004524:	d1f4      	bne.n	8004510 <memset+0x80>
 8004526:	e7f9      	b.n	800451c <memset+0x8c>
 8004528:	4603      	mov	r3, r0
 800452a:	4614      	mov	r4, r2
 800452c:	e7bf      	b.n	80044ae <memset+0x1e>
 800452e:	461a      	mov	r2, r3
 8004530:	46a4      	mov	ip, r4
 8004532:	e7e0      	b.n	80044f6 <memset+0x66>
