---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v2, ((v0, v1), (), (), ())"
      - "  tget &v3, v2, 0"
      - "  tget &v4, v3, 0"
      - "  tget &v5, v2, 0"
      - "  tget &v6, v5, 1"
      - "  retn (v4, v6)"
      - "decl f1: <7>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <8>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <9>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <10>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <11>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <12>"
      - "  retn false"
      - "decl f7: <13>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <14>"
      - "  retn false"
      - "decl f9: <15>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <16>"
      - "  retn 'a'"
      - "decl f11: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <18>"
      - "  retn 'a'"
      - "decl f13: <19>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <20>"
      - "  retn []"
      - "decl f15: <21>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <22>"
      - "  retn []"
      - "decl f17: <23>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <24>"
      - "  retn []group"
      - "decl f19: <25>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <26>"
      - "  retn []group"
      - "decl f21: <27>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <28>"
      - "  retn 0"
      - "decl f23: <29>"
      - "  retn [0]"
      - "decl f24: <30>"
      - "  retn 0"
      - "decl f25: <31>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <32>"
      - "  retn 0"
      - "decl f27: <33>"
      - "  retn [0, 0]"
      - "decl f28: <34>"
      - "  retn 0"
      - "decl f29: <35>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <36>"
      - "  retn 0"
      - "decl f31: <37>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <38>"
      - "  retn 0"
      - "decl f33: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <40>"
      - "  retn 0"
      - "decl f35: <41>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <42>"
      - "  retn 0"
      - "decl f37: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <44>"
      - "  retn 0"
      - "decl f39: <45>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <46>"
      - "  retn 0"
      - "decl f41: <47>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <48>"
      - "  retn 0"
      - "decl f43: <49>"
      - "  retn [0]"
      - "decl f44: <50>"
      - "  retn 0"
      - "decl f45: <51>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <52>"
      - "  retn 0"
      - "decl f47: <53>"
      - "  retn [0, 0]"
      - "decl f48: <54>"
      - "  retn 0"
      - "decl f49: <55>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <56>"
      - "  retn 0"
      - "decl f51: <57>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <58>"
      - "  retn 0"
      - "decl f53: <59>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <60>"
      - "  retn 0"
      - "decl f55: <61>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <62>"
      - "  retn 0"
      - "decl f57: <63>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <64>"
      - "  retn 0"
      - "decl f59: <65>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <66>"
      - "  retn 0"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
            r1:
              type: bool
              value: "true"
    initial_ast: 9c1cc1a1963a1e56eeecc73d459ce0e874c3fb7befa62ea89933b4651fc47990
    imports_resolved_ast: 8616aecc4cd7e265b9015d854155d28ccad13a5fa76426ea587c5ec82fb94594
    canonicalized_ast: 8616aecc4cd7e265b9015d854155d28ccad13a5fa76426ea587c5ec82fb94594
    type_inferenced_ast: cef4232f783bf330ca5975ce04b106b1d6d5d5ec9308898cb1e21331e51f668f
