Info Session started: Sun Nov 12 23:00:10 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vb
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sun Nov 12 23:00:10 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00006904 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000d2c 0x00000d2c R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00004904 0x00004904 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80005390
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80005790
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80005390 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80005390
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80005790
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80005390 bytes 1 0xef
Info (ICV_FN) Finishing coverage at 0x80000d10
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW32_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vb
Info   Threshold             : 1
Info   Instructions counted  : 224
Info   Unique instructions   : 4/48 :   8.33%
Info   Coverage points hit   : 180/3762 :   4.78%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
513d27ef
640f6551
91a8d5fd
bd8f6c65
0466250f
e31ffa64
c737ad3a
e54c8c1e
0f65fd51
04663a64
e31ffa64
c737ad3a
e54c8c1e
7ca660db
0692dadf
2c63c847
c73aad3a
e54c8c1e
7ca660db
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
0692db1e
2c63c847
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
d9f4d4d1
c53e92c0
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
3eddc0d9
b02daec5
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
ddaec53e
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88dd
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
5b08677f
a87821a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
7821a2a5
4ff052a8
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32aa852
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b561a1b
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
fb864204
3d56522c
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6523dfb
73b3d456
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
84d43d56
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc9d684
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f6752
1905e915
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
cce91592
445de319
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
dde319e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
c47cb3dd
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
f0d51c66
914fe1bf
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfe1bfe1
3be04d91
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
5d4d914f
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
4c45fb5d
fde223d8
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
4e80f60c
45a28d4e
63b91dcd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
a273cd4e
355ea845
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 826
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.04 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sun Nov 12 23:00:10 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sun Nov 12 23:00:10 2023

