// Seed: 3279941400
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    output wire id_6,
    output wire id_7,
    input wire id_8,
    output tri0 id_9,
    output tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input uwire id_16,
    output wor id_17,
    output uwire id_18,
    input wor id_19,
    output supply0 id_20,
    output tri0 id_21,
    output supply0 id_22,
    input wor id_23,
    input tri1 id_24
);
  wire id_26;
  ;
  logic [-1 'b0 : 1] id_27;
  ;
  always @(posedge id_12 or 1) id_27[-1] += {-1'b0, id_23};
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3
    , id_8,
    input tri1 _id_4,
    input tri1 id_5,
    input supply0 id_6
);
  logic id_9;
  ;
  logic [id_4 : -1 'b0] id_10;
  assign id_10 = id_2;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_5,
      id_0,
      id_3,
      id_2,
      id_5,
      id_1,
      id_1,
      id_6,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
