
module test_bench(   );
reg  a,b;
wire x,y,z;

Comparator_1_bit uut (.a(a), .b(b), .x(x), .y(y), .z(z));

initial begin 
      $monitor("a =%b | b=%b | x=%b | y=%b | z=%b", a,b,x,y,z);
      a=0; b=0; #10;
      a=0; b=1; #10;
      a=1; b=0; #10;
      a=1; b=1; #10;
      $finish;
      end
      
  
endmodule
