
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 400 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-3477B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3672596 heartbeat IPC: 2.72287 cumulative IPC: 2.72287 (Simulation time: 0 hr 10 min 51 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3672597 (Simulation time: 0 hr 10 min 51 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 16231677 heartbeat IPC: 0.796237 cumulative IPC: 0.796237 (Simulation time: 0 hr 22 min 33 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 28716536 heartbeat IPC: 0.80097 cumulative IPC: 0.798596 (Simulation time: 0 hr 34 min 27 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 41172483 heartbeat IPC: 0.80283 cumulative IPC: 0.800002 (Simulation time: 0 hr 46 min 46 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53938271 heartbeat IPC: 0.783344 cumulative IPC: 0.795772 (Simulation time: 0 hr 58 min 33 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 66337356 heartbeat IPC: 0.806511 cumulative IPC: 0.797897 (Simulation time: 1 hr 8 min 9 sec) 
Finished CPU 0 instructions: 50000001 cycles: 62664760 cumulative IPC: 0.797897 (Simulation time: 1 hr 8 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.797897 instructions: 50000001 cycles: 62664760
ITLB TOTAL     ACCESS:    7014466  HIT:    7014458  MISS:          8  HIT %:    99.9999  MISS %: 0.00011405   MPKI: 0.00016
ITLB LOAD TRANSLATION ACCESS:    7014466  HIT:    7014458  MISS:          8  HIT %:    99.9999  MISS %: 0.00011405   MPKI: 0.00016
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 376.625 cycles
ITLB RQ	ACCESS:    8579059	FORWARD:          0	MERGED:    1564593	TO_CACHE:    7014466

DTLB TOTAL     ACCESS:   14997567  HIT:   13104825  MISS:    1892742  HIT %:    87.3797  MISS %:    12.6203   MPKI: 37.8548
DTLB LOAD TRANSLATION ACCESS:   14997567  HIT:   13104825  MISS:    1892742  HIT %:    87.3797  MISS %:    12.6203   MPKI: 37.8548
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.1096 cycles
DTLB RQ	ACCESS:   19687308	FORWARD:          0	MERGED:    4496468	TO_CACHE:   15190840

STLB TOTAL     ACCESS:    1892750  HIT:    1890548  MISS:       2202  HIT %:    99.8837  MISS %:   0.116339   MPKI: 0.04404
STLB LOAD TRANSLATION ACCESS:    1892750  HIT:    1890548  MISS:       2202  HIT %:    99.8837  MISS %:   0.116339   MPKI: 0.04404
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 628.1 cycles
STLB RQ	ACCESS:    1892750	FORWARD:          0	MERGED:          0	TO_CACHE:    1892750

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   19585223  HIT:   15922772  MISS:    3662451  HIT %:    81.2999  MISS %:    18.7001   MPKI: 73.249
L1D LOAD      ACCESS:   15632901  HIT:   12271781  MISS:    3361120  HIT %:    78.4997  MISS %:    21.5003   MPKI: 67.2224
L1D RFO       ACCESS:    3952322  HIT:    3650991  MISS:     301331  HIT %:    92.3758  MISS %:    7.62415   MPKI: 6.02662
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 37.334 cycles
L1D RQ	ACCESS:   19343294	FORWARD:          0	MERGED:    3617265	TO_CACHE:   15710485
L1D WQ	ACCESS:    4003959	FORWARD:      15544	MERGED:      27136	TO_CACHE:    3976823

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    7849168  HIT:    6403044  MISS:    1446124  HIT %:    81.5761  MISS %:    18.4239   MPKI: 28.9225
L1I LOAD      ACCESS:    7849168  HIT:    6403044  MISS:    1446124  HIT %:    81.5761  MISS %:    18.4239   MPKI: 28.9225
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.123 cycles
L1I RQ	ACCESS:   11964031	FORWARD:          0	MERGED:    3384972	TO_CACHE:    8579059

BTB TOTAL     ACCESS:     298748  HIT:     280450  MISS:      18298  HIT %:    93.8751  MISS %:    6.12489   MPKI: 0.36596
BTB BRANCH_DIRECT_JUMP	ACCESS:      54418  HIT:      54387  MISS:         31
BTB BRANCH_INDIRECT	ACCESS:       9044  HIT:       9042  MISS:          2
BTB BRANCH_CONDITIONAL	ACCESS:     126692  HIT:     126606  MISS:         86
BTB BRANCH_DIRECT_CALL	ACCESS:      54297  HIT:      54253  MISS:         44
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:      54297  HIT:      36162  MISS:      18135
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5435938  HIT:    5160463  MISS:     275475  HIT %:    94.9323  MISS %:    5.06766   MPKI: 5.5095
L2C LOAD      ACCESS:    4806780  HIT:    4563702  MISS:     243078  HIT %:     94.943  MISS %:    5.05698   MPKI: 4.86156
L2C DATA LOAD MPKI: 4.85376
L2C INSTRUCTION LOAD MPKI: 0.0078
L2C RFO       ACCESS:     301119  HIT:     271807  MISS:      29312  HIT %:    90.2656  MISS %:    9.73436   MPKI: 0.58624
L2C WRITEBACK ACCESS:     324783  HIT:     324733  MISS:         50  HIT %:    99.9846  MISS %:  0.0153949   MPKI: 0.001
L2C LOAD TRANSLATION ACCESS:       3256  HIT:        221  MISS:       3035  HIT %:    6.78747  MISS %:    93.2125   MPKI: 0.0607
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 290.835 cycles
L2C RQ	ACCESS:    5111831	FORWARD:          0	MERGED:          0	TO_CACHE:    5111155
L2C WQ	ACCESS:     324783	FORWARD:        676	MERGED:          0	TO_CACHE:     324783

L2C Instructions Evicting Data 387
L2C Translations Evicting Data 2985
L2C Data Evicting Data 268616
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 8
L2C Data Evicting Instructions 382
L2C Instructions Evicting Translations 3
L2C Translations Evicting Translations 42
L2C Data Evicting Translations 3002
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       2202  HIT:       2202  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       2202  HIT:       2202  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       2202  HIT:       2202  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       2202  HIT:       2202  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       2202  HIT:       2199  MISS:          3  HIT %:    99.8638  MISS %:    0.13624   MPKI: 6e-05
PSCL3 LOAD TRANSLATION ACCESS:       2202  HIT:       2199  MISS:          3  HIT %:    99.8638  MISS %:    0.13624   MPKI: 6e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       2202  HIT:       1150  MISS:       1052  HIT %:    52.2252  MISS %:    47.7748   MPKI: 0.02104
PSCL2 LOAD TRANSLATION ACCESS:       2202  HIT:       1150  MISS:       1052  HIT %:    52.2252  MISS %:    47.7748   MPKI: 0.02104
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     304705  HIT:     168789  MISS:     135916  HIT %:    55.3942  MISS %:    44.6058   MPKI: 2.71832
LLC LOAD      ACCESS:     243078  HIT:     136785  MISS:     106293  HIT %:    56.2721  MISS %:    43.7279   MPKI: 2.12586
LLC RFO       ACCESS:      29312  HIT:          0  MISS:      29312  HIT %:          0  MISS %:        100   MPKI: 0.58624
LLC WRITEBACK ACCESS:      29280  HIT:      29262  MISS:         18  HIT %:    99.9385  MISS %:  0.0614754   MPKI: 0.00036
LLC LOAD TRANSLATION ACCESS:       3035  HIT:       2742  MISS:        293  HIT %:     90.346  MISS %:    9.65404   MPKI: 0.00586
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 527.726 cycles
LLC RQ	ACCESS:     275425	FORWARD:          0	MERGED:          0	TO_CACHE:     275425
LLC WQ	ACCESS:      29280	FORWARD:          0	MERGED:          0	TO_CACHE:      29280

LLC Dense regions hint to LLC: 0

RAW hits: 113579
Loads Generated: 19456873
Loads sent to L1D: 19343294
Stores Generated: 4004030
Stores sent to L1D: 4004028
Major fault: 0 Minor fault: 2913
Allocated PAGES: 2913

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      73021  ROW_BUFFER_MISS:      62877
 DBUS_CONGESTED:     119734
 WQ ROW_BUFFER_HIT:      12983  ROW_BUFFER_MISS:      15493  FULL:          0

 AVG_CONGESTED_CYCLE: 51
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 45666360
0banks busy for write cycles: 11504
1banks busy for read cycles: 7990764
1banks busy for write cycles: 2198020
2banks busy for read cycles: 1983298
2banks busy for write cycles: 643388
3banks busy for read cycles: 981860
3banks busy for write cycles: 647105
4banks busy for read cycles: 802645
4banks busy for write cycles: 400311
5banks busy for read cycles: 541169
5banks busy for write cycles: 266442
6banks busy for read cycles: 165311
6banks busy for write cycles: 189362
7banks busy for read cycles: 56136
7banks busy for write cycles: 99441
8banks busy for read cycles: 992
8banks busy for write cycles: 20653

CPU 0 Branch Prediction Accuracy: 99.8501% MPKI: 0.01334 Average ROB Occupancy at Mispredict: 12.081
Branch types
NOT_BRANCH: 49554649 99.1093%
BRANCH_DIRECT_JUMP: 54418 0.108836%
BRANCH_INDIRECT: 9044 0.018088%
BRANCH_CONDITIONAL: 272973 0.545946%
BRANCH_DIRECT_CALL: 54297 0.108594%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 54297 0.108594%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 2913
