#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun 24 20:10:17 2018
# Process ID: 21584
# Current directory: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29032 C:\Users\Patrick\Documents\TCNJ\senior_project_prep\vga_counter\vga_counter.xpr
# Log file: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vivado.log
# Journal file: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 721.504 ; gain = 18.563
update_compile_order -fileset sources_1
close [ open C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v w ]
add_files C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 776.422 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/xsim.dir/tb_vga_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/xsim.dir/tb_vga_counter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 24 20:21:36 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxVivado/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 24 20:21:36 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 776.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vga_counter_behav -key {Behavioral:sim_1:Functional:tb_vga_counter} -tclbatch {tb_vga_counter.tcl} -view {C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg
source tb_vga_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 960000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 788.934 ; gain = 12.512
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vga_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 960000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 788.934 ; gain = 12.512
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 800.008 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 800.008 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 800.070 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 801.410 ; gain = 0.027
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 802.094 ; gain = 0.711
save_wave_config {C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 806.934 ; gain = 3.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_vga_counter_behav -key {Behavioral:sim_1:Functional:tb_vga_counter} -tclbatch {tb_vga_counter.tcl} -view {C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg
source tb_vga_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 960000ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 811.598 ; gain = 0.215
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 811.598 ; gain = 3.719
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_vga_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 960000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 811.598 ; gain = 3.719
add_files -fileset constrs_1 -norecurse C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk25 on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:36]
ERROR: [VRFC 10-426] cannot find port blue on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:35]
ERROR: [VRFC 10-426] cannot find port green on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:34]
ERROR: [VRFC 10-426] cannot find port red on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:33]
ERROR: [VRFC 10-426] cannot find port h_counter on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:32]
ERROR: [VRFC 10-426] cannot find port v_counter on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:31]
ERROR: [VRFC 10-426] cannot find port h_sync on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:28]
ERROR: [VRFC 10-426] cannot find port v_sync on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:27]
ERROR: [VRFC 10-2063] Module <clock_div> not found while processing module instance <cd> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:22]
ERROR: [VRFC 10-2063] Module <h_counter> not found while processing module instance <hc> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:26]
ERROR: [VRFC 10-2063] Module <v_counter> not found while processing module instance <vc> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:27]
ERROR: [VRFC 10-2063] Module <colors> not found while processing module instance <cl> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk25 on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:36]
ERROR: [VRFC 10-426] cannot find port blue on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:35]
ERROR: [VRFC 10-426] cannot find port green on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:34]
ERROR: [VRFC 10-426] cannot find port red on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:33]
ERROR: [VRFC 10-426] cannot find port h_sync on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:28]
ERROR: [VRFC 10-426] cannot find port v_sync on this module [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:27]
ERROR: [VRFC 10-2063] Module <clock_div> not found while processing module instance <cd> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:22]
ERROR: [VRFC 10-2063] Module <h_counter> not found while processing module instance <hc> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:26]
ERROR: [VRFC 10-2063] Module <v_counter> not found while processing module instance <vc> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:27]
ERROR: [VRFC 10-2063] Module <colors> not found while processing module instance <cl> [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] h_counter expects 5 arguments [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:26]
ERROR: [VRFC 10-29] v_counter expects 5 arguments [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 821.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 821.488 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 822.090 ; gain = 0.602
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 822.438 ; gain = 0.285
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 827.609 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 827.609 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_vga_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vga_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module colors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vga_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54b5f0f711c346e283d0aaadd3b90e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vga_counter_behav xil_defaultlib.tb_vga_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.colors
Compiling module xil_defaultlib.vga_counter
Compiling module xil_defaultlib.tb_vga_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vga_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 827.609 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/XilinxVivado/Vivado/2017.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/tb_vga_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/v_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/h_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/colors.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/vga_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.srcs/sources_1/new/clock_div.v:]
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
WARNING: [Project 1-153] The current project part 'xc7k70tfbv676-1' does not match with the 'DIGILENTINC.COM:NEXYS4_DDR:PART0:1.1' board part settings. The project part will be reset to 'DIGILENTINC.COM:NEXYS4_DDR:PART0:1.1' board part.
INFO: [Project 1-152] Project part set to artix7 (xc7a100tcsg324-1)
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
set_property top vga_counter [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Jun 24 21:08:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.runs/synth_1/runme.log
save_wave_config {C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/tb_vga_counter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L12P_T1_MRCC_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:6]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L21P_T3_DQS_14"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:9]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L19N_T3_A09_D25_VREF_14"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:12]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L8N_T1_AD14N_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:15]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L7N_T1_AD6N_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:16]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L1N_T0_AD4N_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:17]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L8P_T1_AD14P_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:18]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L1P_T0_AD4P_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:20]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L3N_T0_DQS_AD5N_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:21]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L2N_T0_AD12N_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:22]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L3P_T0_DQS_AD5P_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:23]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L2P_T0_AD12P_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:25]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L4N_T0_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:26]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L6N_T0_VREF_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:27]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L4P_T0_35"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:28]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L4P_T0_15"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:30]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "IO_L3N_T0_DQS_AD1N_15"
 [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc:31]
Finished Parsing XDC File [C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1223.422 ; gain = 380.891
startgroup
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs synth_1]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs synth_1]
set_property config_mode SPIx4 [current_design]
endgroup
set_property target_constrs_file C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_constraints.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1819.277 ; gain = 1.105
[Sun Jun 24 21:11:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Jun 24 21:16:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.runs/synth_1/runme.log
[Sun Jun 24 21:16:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/Patrick/Documents/TCNJ/senior_project_prep/vga_counter/vga_counter.runs/impl_1/runme.log
