Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May 12 10:49:59 2023
| Host         : COJTHW108 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (183)
5. checking no_input_delay (19)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (183)
--------------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  205          inf        0.000                      0                  205           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           205 Endpoints
Min Delay           205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 almostFULL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            almostFULL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 3.275ns (57.051%)  route 2.466ns (42.949%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  almostFULL_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  almostFULL_reg/Q
                         net (fo=1, routed)           2.466     2.922    almostFULL_OBUF
    W12                  OBUF (Prop_obuf_I_O)         2.819     5.741 r  almostFULL_OBUF_inst/O
                         net (fo=0)                   0.000     5.741    almostFULL
    W12                                                               r  almostFULL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UNDER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UNDER
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 3.421ns (59.743%)  route 2.305ns (40.257%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  UNDER_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  UNDER_reg/Q
                         net (fo=1, routed)           2.305     2.783    UNDER_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.943     5.726 r  UNDER_OBUF_inst/O
                         net (fo=0)                   0.000     5.726    UNDER
    U11                                                               r  UNDER (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.610ns  (logic 3.340ns (59.531%)  route 2.270ns (40.469%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  DOUT_reg[12]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DOUT_reg[12]/Q
                         net (fo=1, routed)           2.270     2.748    DOUT_OBUF[12]
    AB10                 OBUF (Prop_obuf_I_O)         2.862     5.610 r  DOUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.610    DOUT[12]
    AB10                                                              r  DOUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VALID_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 3.221ns (58.082%)  route 2.324ns (41.918%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  VALID_reg/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VALID_reg/Q
                         net (fo=1, routed)           2.324     2.780    VALID_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.765     5.545 r  VALID_OBUF_inst/O
                         net (fo=0)                   0.000     5.545    VALID
    U12                                                               r  VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EMPTY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EMPTY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.543ns  (logic 3.218ns (58.054%)  route 2.325ns (41.946%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  EMPTY_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  EMPTY_reg/Q
                         net (fo=7, routed)           2.325     2.843    EMPTY_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         2.700     5.543 r  EMPTY_OBUF_inst/O
                         net (fo=0)                   0.000     5.543    EMPTY
    AA12                                                              r  EMPTY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.505ns  (logic 3.363ns (61.093%)  route 2.142ns (38.907%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  DOUT_reg[14]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  DOUT_reg[14]/Q
                         net (fo=1, routed)           2.142     2.620    DOUT_OBUF[14]
    AA11                 OBUF (Prop_obuf_I_O)         2.885     5.505 r  DOUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.505    DOUT[14]
    AA11                                                              r  DOUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.495ns  (logic 3.231ns (58.801%)  route 2.264ns (41.199%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  DOUT_reg[13]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DOUT_reg[13]/Q
                         net (fo=1, routed)           2.264     2.782    DOUT_OBUF[13]
    AB11                 OBUF (Prop_obuf_I_O)         2.713     5.495 r  DOUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.495    DOUT[13]
    AB11                                                              r  DOUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OVER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OVER
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.424ns  (logic 3.150ns (58.085%)  route 2.273ns (41.915%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  OVER_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OVER_reg/Q
                         net (fo=1, routed)           2.273     2.791    OVER_OBUF
    U10                  OBUF (Prop_obuf_I_O)         2.632     5.424 r  OVER_OBUF_inst/O
                         net (fo=0)                   0.000     5.424    OVER
    U10                                                               r  OVER (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOUT_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 3.210ns (60.008%)  route 2.139ns (39.992%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  DOUT_reg[15]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DOUT_reg[15]/Q
                         net (fo=1, routed)           2.139     2.657    DOUT_OBUF[15]
    AB12                 OBUF (Prop_obuf_I_O)         2.692     5.349 r  DOUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.349    DOUT[15]
    AB12                                                              r  DOUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FULL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FULL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.292ns  (logic 3.134ns (59.220%)  route 2.158ns (40.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  FULL_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FULL_reg/Q
                         net (fo=7, routed)           2.158     2.676    FULL_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.616     5.292 r  FULL_OBUF_inst/O
                         net (fo=0)                   0.000     5.292    FULL
    U9                                                                r  FULL (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMA/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  MEM_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMA_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  MEM_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMB/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  MEM_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMB_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  MEM_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMC/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  MEM_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMC_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  MEM_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMD/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMS32                                       r  MEM_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WPTR_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_reg_0_7_0_5/RAMD_D1/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.148ns (40.287%)  route 0.219ns (59.713%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  WPTR_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  WPTR_reg[2]/Q
                         net (fo=29, routed)          0.219     0.367    MEM_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMS32                                       r  MEM_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DOUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          RAMD32                       0.000     0.000 r  MEM_reg_0_7_6_11/RAMC_D1/CLK
    SLICE_X2Y20          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  MEM_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.386    MEM_reg_0_7_6_11_n_4
    SLICE_X2Y20          FDRE                                         r  DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            DOUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          RAMD32                       0.000     0.000 r  MEM_reg_0_7_0_5/RAMC_D1/CLK
    SLICE_X2Y19          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  MEM_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.386    MEM_reg_0_7_0_5_n_4
    SLICE_X2Y19          FDRE                                         r  DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------





