<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 19th International Symposium on High-Performance Computer Architecture</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/hpca.png" alt="Proceedings of the 19th International Symposium on High-Performance Computer Architecture" title="Proceedings of the 19th International Symposium on High-Performance Computer Architecture" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2013\HPCA-2013.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the 19th International Symposium on High-Performance Computer Architecture</em><br/>HPCA, 2013.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/hpca/2013">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+19th+International+Symposium+on+High-Performance+Computer+Architecture%22">Scholar</a><hr/><a href="http://www.computer.org/csdl/proceedings/hpca/2013/5585/00/index.html">CSDL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 19th International Symposium on High-Performance Computer Architecture':'HPCA');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{HPCA-2013,
	address       = "Shenzhen, China",
<span class="uri">	ee            = "<a href="http://www.computer.org/csdl/proceedings/hpca/2013/5585/00/index.html">http://www.computer.org/csdl/proceedings/hpca/2013/5585/00/index.html</a>",
</span><span id="isbn">	isbn          = "978-1-4673-5585-8",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the 19th International Symposium on High-Performance Computer Architecture</span>}",
	year          = 2013,
}</pre>
</div>
<hr/>
<h3>Contents (55 items)</h3><dl class="toc"><div class="rbox"><span class="tag">13 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">9 ×<a href="tag/memory management.html">#memory management</a></span><br/><span class="tag">8 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">7 ×<a href="tag/energy.html">#energy</a></span><br/><span class="tag">5 ×<a href="tag/manycore.html">#manycore</a></span><br/><span class="tag">5 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">4 ×<a href="tag/latency.html">#latency</a></span><br/><span class="tag">4 ×<a href="tag/parallel.html">#parallel</a></span><br/><span class="tag">4 ×<a href="tag/predict.html">#predict</a></span><br/></div><dt><a href="HPCA-2013-BlemMS.html">HPCA-2013-BlemMS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures (<abbr title="Emily R. Blem">ERB</abbr>, <abbr title="Jaikrishnan Menon">JM</abbr>, <abbr title="Karthikeyan Sankaralingam">KS</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ZhuR.html">HPCA-2013-ZhuR</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>High-performance and energy-efficient mobile web browsing on big/little systems (<abbr title="Yuhao Zhu">YZ</abbr>, <abbr title="Vijay Janapa Reddi">VJR</abbr>), pp. 13–24.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-LeeKH0.html">HPCA-2013-LeeKH0</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Skinflint DRAM system: Minimizing DRAM chip writes for low power (<abbr title="Yebin Lee">YL</abbr>, <abbr title="Soontae Kim">SK</abbr>, <abbr title="Seokin Hong">SH</abbr>, <abbr title="Jongmin Lee">JL</abbr>), pp. 25–34.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2013-LiZL.html">HPCA-2013-LiZL</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Enabling distributed generation powered sustainable high-performance data center (<abbr title="Chao Li">CL</abbr>, <abbr title="Ruijin Zhou">RZ</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 35–46.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-AframZG.html">HPCA-2013-AframZG</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A group-commit mechanism for ROB-based processors implementing the X86 ISA (<abbr title="Furat Afram">FA</abbr>, <abbr title="Hui Zeng">HZ</abbr>, <abbr title="Kanad Ghose">KG</abbr>), pp. 47–58.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-FarooqKJ.html">HPCA-2013-FarooqKJ</a> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches (<abbr title="Muhammad Umar Farooq">MUF</abbr>, <abbr title="Khubaib">K</abbr>, <abbr title="Lizy K. John">LKJ</abbr>), pp. 59–70.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-BonannoCLMPS.html">HPCA-2013-BonannoCLMPS</a> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Two level bulk preload branch prediction (<abbr title="James Bonanno">JB</abbr>, <abbr title="Adam Collura">AC</abbr>, <abbr title="Daniel Lipetz">DL</abbr>, <abbr title="Ulrich Mayer">UM</abbr>, <abbr title="Brian Prasky">BP</abbr>, <abbr title="Anthony Saporito">AS</abbr>), pp. 71–82.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ZebchukCTSM.html">HPCA-2013-ZebchukCTSM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>RECAP: A region-based cure for the common cold (cache) (<abbr title="Jason Zebchuk">JZ</abbr>, <abbr title="Harold W. Cain">HWC</abbr>, <abbr title="Xin Tong">XT</abbr>, <abbr title="Vijayalakshmi Srinivasan">VS</abbr>, <abbr title="Andreas Moshovos">AM</abbr>), pp. 83–94.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-GuevaraLL.html">HPCA-2013-GuevaraLL</a> <span class="tag"><a href="tag/navigation.html" title="navigation">#navigation</a></span></dt><dd>Navigating heterogeneous processors with market mechanisms (<abbr title="Marisabel Guevara">MG</abbr>, <abbr title="Benjamin Lubin">BL</abbr>, <abbr title="Benjamin C. Lee">BCL</abbr>), pp. 95–106.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-DasAMKA.html">HPCA-2013-DasAMKA</a> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/policy.html" title="policy">#policy</a></span></dt><dd>Application-to-core mapping policies to reduce memory system interference in multi-core systems (<abbr title="Reetuparna Das">RD</abbr>, <abbr title="Rachata Ausavarungnirun">RA</abbr>, <abbr title="Onur Mutlu">OM</abbr>, <abbr title="Akhilesh Kumar">AK</abbr>, <abbr title="Mani Azimi">MA</abbr>), pp. 107–118.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-KhanAWKJ.html">HPCA-2013-KhanAWKJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improving multi-core performance using mixed-cell cache architecture (<abbr title="Samira Manabi Khan">SMK</abbr>, <abbr title="Alaa R. Alameldeen">ARA</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Jaydeep Kulkarni">JK</abbr>, <abbr title="Daniel A. Jiménez">DAJ</abbr>), pp. 119–130.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-BaekLNLK.html">HPCA-2013-BaekLNLK</a> <span class="tag"><a href="tag/capacity.html" title="capacity">#capacity</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ECM: Effective Capacity Maximizer for high-performance compressed caching (<abbr title="Seungcheol Baek">SB</abbr>, <abbr title="Hyung Gyu Lee">HGL</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Junghee Lee">JL</abbr>, <abbr title="Jongman Kim">JK</abbr>), pp. 131–142.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ChangRLJ.html">HPCA-2013-ChangRLJ</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM (<abbr title="Mu-Tien Chang">MTC</abbr>, <abbr title="Paul Rosenfeld">PR</abbr>, <abbr title="Shih-Lien Lu">SLL</abbr>, <abbr title="Bruce Jacob">BJ</abbr>), pp. 143–154.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-SandbergSHB.html">HPCA-2013-SandbergSHB</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Modeling performance variation due to cache sharing (<abbr title="Andreas Sandberg">AS</abbr>, <abbr title="Andreas Sembrant">AS</abbr>, <abbr title="Erik Hagersten">EH</abbr>, <abbr title="David Black-Schaffer">DBS</abbr>), pp. 155–166.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-SudanBLXMLB.html">HPCA-2013-SudanBLXMLB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O (<abbr title="Kshitij Sudan">KS</abbr>, <abbr title="Saisanthosh Balakrishnan">SB</abbr>, <abbr title="Sean Lie">SL</abbr>, <abbr title="Min Xu">MX</abbr>, <abbr title="Dhiraj Mallick">DM</abbr>, <abbr title="Gary Lauterbach">GL</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>), pp. 167–178.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-HouJZQDWGZ.html">HPCA-2013-HouJZQDWGZ</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Cost effective data center servers (<abbr title="Rui Hou">RH</abbr>, <abbr title="Tao Jiang">TJ</abbr>, <abbr title="Liuhang Zhang">LZ</abbr>, <abbr title="Pengfei Qi">PQ</abbr>, <abbr title="Jianbo Dong">JD</abbr>, <abbr title="Haibin Wang">HW</abbr>, <abbr title="Xiongli Gu">XG</abbr>, <abbr title="Shujie Zhang">SZ</abbr>), pp. 179–187.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-2013-TangMZHHT.html">HPCA-2013-TangMZHHT</a> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Google’s warehouse scale computers: The NUMA experience (<abbr title="Lingjia Tang">LT</abbr>, <abbr title="Jason Mars">JM</abbr>, <abbr title="Xiao Zhang">XZ</abbr>, <abbr title="Robert Hagmann">RH</abbr>, <abbr title="Robert Hundt">RH</abbr>, <abbr title="Eric Tune">ET</abbr>), pp. 188–197.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2013-CarterABCDDFGGKLMMPTTVVX.html">HPCA-2013-CarterABCDDFGGKLMMPTTVVX</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/ubiquitous.html" title="ubiquitous">#ubiquitous</a></span></dt><dd>Runnemede: An architecture for Ubiquitous High-Performance Computing (<abbr title="Nicholas P. Carter">NPC</abbr>, <abbr title="Aditya Agrawal">AA</abbr>, <abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Romain Cledat">RC</abbr>, <abbr title="Howard David">HD</abbr>, <abbr title="Dave Dunning">DD</abbr>, <abbr title="Joshua B. Fryman">JBF</abbr>, <abbr title="Ivan Ganev">IG</abbr>, <abbr title="Roger A. Golliver">RAG</abbr>, <abbr title="Rob C. Knauerhase">RCK</abbr>, <abbr title="Richard Lethin">RL</abbr>, <abbr title="Benoît Meister">BM</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Wilfred R. Pinfold">WRP</abbr>, <abbr title="Justin Teller">JT</abbr>, <abbr title="Josep Torrellas">JT</abbr>, <abbr title="Nicolas Vasilache">NV</abbr>, <abbr title="Ganesh Venkatesh">GV</abbr>, <abbr title="Jianping Xu">JX</abbr>), pp. 198–209.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-LiZL13a.html">HPCA-2013-LiZL13a</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Exploring high-performance and energy proportional interface for phase change memory systems (<abbr title="Zhongqi Li">ZL</abbr>, <abbr title="Ruijin Zhou">RZ</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 210–221.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-JacobvitzCS.html">HPCA-2013-JacobvitzCS</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Coset coding to extend the lifetime of memory (<abbr title="Adam N. Jacobvitz">ANJ</abbr>, <abbr title="A. Robert Calderbank">ARC</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 222–233.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-WangDXJ.html">HPCA-2013-WangDXJ</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations (<abbr title="Jue Wang">JW</abbr>, <abbr title="Xiangyu Dong">XD</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 234–245.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-XiaLC.html">HPCA-2013-XiaLC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks (<abbr title="Yubin Xia">YX</abbr>, <abbr title="Yutao Liu">YL</abbr>, <abbr title="Haibo Chen">HC</abbr>), pp. 246–257.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-KayaalpSNPA.html">HPCA-2013-KayaalpSNPA</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>SCRAP: Architecture for signature-based protection from Code Reuse Attacks (<abbr title="Mehmet Kayaalp">MK</abbr>, <abbr title="Timothy Schmitt">TS</abbr>, <abbr title="Junaid Nomani">JN</abbr>, <abbr title="Dmitry Ponomarev">DP</abbr>, <abbr title="Nael B. Abu-Ghazaleh">NBAG</abbr>), pp. 258–269.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-JianK.html">HPCA-2013-JianK</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Adaptive Reliability Chipkill Correct (ARCC) (<abbr title="Xun Jian">XJ</abbr>, <abbr title="Rakesh Kumar">RK</abbr>), pp. 270–281.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-YueZ.html">HPCA-2013-YueZ</a> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Accelerating write by exploiting PCM asymmetries (<abbr title="Jianhui Yue">JY</abbr>, <abbr title="Yifeng Zhu">YZ</abbr>), pp. 282–293.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-CragoALP.html">HPCA-2013-CragoALP</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors (<abbr title="Neal Clayton Crago">NCC</abbr>, <abbr title="Omid Azizi">OA</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), pp. 294–305.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-RaoWZX.html">HPCA-2013-RaoWZX</a> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Optimizing virtual machine scheduling in NUMA multicore systems (<abbr title="Jia Rao">JR</abbr>, <abbr title="Kun Wang">KW</abbr>, <abbr title="Xiaobo Zhou">XZ</abbr>, <abbr title="Cheng-Zhong Xu">CZX</abbr>), pp. 306–317.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-SampsonYWCW.html">HPCA-2013-SampsonYWCW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound (<abbr title="Richard Sampson">RS</abbr>, <abbr title="Ming Yang">MY</abbr>, <abbr title="Siyuan Wei">SW</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>, <abbr title="Thomas F. Wenisch">TFW</abbr>), pp. 318–329.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-GilaniKS.html">HPCA-2013-GilaniKS</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient computing for compute-intensive GPGPU applications (<abbr title="Syed Zohaib Gilani">SZG</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>, <abbr title="Michael J. Schulte">MJS</abbr>), pp. 330–341.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-GoswamiCL.html">HPCA-2013-GoswamiCL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Power-performance co-optimization of throughput core architecture using resistive memory (<abbr title="Nilanjan Goswami">NG</abbr>, <abbr title="Bingyi Cao">BC</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 342–353.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-LustigM.html">HPCA-2013-LustigM</a> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Reducing GPU offload latency via fine-grained CPU-GPU synchronization (<abbr title="Daniel Lustig">DL</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 354–365.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ChenP.html">HPCA-2013-ChenP</a></dt><dd>Worm-Bubble Flow Control (<abbr title="Lizhong Chen">LC</abbr>, <abbr title="Timothy Mark Pinkston">TMP</abbr>), pp. 366–377.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-KrishnaCKP.html">HPCA-2013-KrishnaCKP</a> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Breaking the on-chip latency barrier using SMART (<abbr title="Tushar Krishna">TK</abbr>, <abbr title="Chia-Hsin Owen Chen">CHOC</abbr>, <abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 378–389.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ChangHPNXK.html">HPCA-2013-ChangHPNXK</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network (<abbr title="Yuan-Ying Chang">YYC</abbr>, <abbr title="Yoshi Shih-Chieh Huang">YSCH</abbr>, <abbr title="Matthew Poremba">MP</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Chung-Ta King">CTK</abbr>), pp. 390–399.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2013-AgrawalJAT.html">HPCA-2013-AgrawalJAT</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies (<abbr title="Aditya Agrawal">AA</abbr>, <abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Amin Ansari">AA</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 400–411.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-Abdel-MajeedA.html">HPCA-2013-Abdel-MajeedA</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Warped register file: A power efficient register file for GPGPUs (<abbr title="Mohammad Abdel-Majeed">MAM</abbr>, <abbr title="Murali Annavaram">MA</abbr>), pp. 412–423.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-HamCXL.html">HPCA-2013-HamCXL</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Disintegrated control for energy-efficient and heterogeneous memory systems (<abbr title="Tae Jun Ham">TJH</abbr>, <abbr title="Bharath K. Chelepalli">BKC</abbr>, <abbr title="Neng Xue">NX</abbr>, <abbr title="Benjamin C. Lee">BCL</abbr>), pp. 424–435.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-AnsariFGTM.html">HPCA-2013-AnsariFGTM</a> <span class="tag"><a href="tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Illusionist: Transforming lightweight cores into aggressive cores on demand (<abbr title="Amin Ansari">AA</abbr>, <abbr title="Shuguang Feng">SF</abbr>, <abbr title="Shantanu Gupta">SG</abbr>, <abbr title="Josep Torrellas">JT</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 436–447.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ArdestaniR.html">HPCA-2013-ArdestaniR</a> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>ESESC: A fast multicore simulator using Time-Based Sampling (<abbr title="Ehsan K. Ardestani">EKA</abbr>, <abbr title="Jose Renau">JR</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-RobatmiliLEGSPBK.html">HPCA-2013-RobatmiliLEGSPBK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>How to implement effective prediction and forwarding for fusable dynamic multicore architectures (<abbr title="Behnam Robatmili">BR</abbr>, <abbr title="Dong Li">DL</abbr>, <abbr title="Hadi Esmaeilzadeh">HE</abbr>, <abbr title="Madhu Saravana Sibi Govindan">MSSG</abbr>, <abbr title="Aaron Smith">AS</abbr>, <abbr title="Andrew Putnam">AP</abbr>, <abbr title="Doug Burger">DB</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>), pp. 460–471.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-NereHLT.html">HPCA-2013-NereHLT</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="tag/semantic%20gap.html" title="semantic gap">#semantic gap</a></span></dt><dd>Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons (<abbr title="Andrew Nere">AN</abbr>, <abbr title="Atif Hashmi">AH</abbr>, <abbr title="Mikko H. Lipasti">MHL</abbr>, <abbr title="Giulio Tononi">GT</abbr>), pp. 472–483.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-KoibuchiFMC.html">HPCA-2013-KoibuchiFMC</a> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Layout-conscious random topologies for HPC off-chip interconnects (<abbr title="Michihiro Koibuchi">MK</abbr>, <abbr title="Ikki Fujiwara">IF</abbr>, <abbr title="Hiroki Matsutani">HM</abbr>, <abbr title="Henri Casanova">HC</abbr>), pp. 484–495.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-AbeyratneDLSGDBM.html">HPCA-2013-AbeyratneDLSGDBM</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Scaling towards kilo-core processors with asymmetric high-radix topologies (<abbr title="Nilmini Abeyratne">NA</abbr>, <abbr title="Reetuparna Das">RD</abbr>, <abbr title="Qingkun Li">QL</abbr>, <abbr title="Korey Sewell">KS</abbr>, <abbr title="Bharan Giridhar">BG</abbr>, <abbr title="Ronald G. Dreslinski">RGD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 496–507.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-SamihWKMTS.html">HPCA-2013-SamihWKMTS</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-efficient interconnect via Router Parking (<abbr title="Ahmad Samih">AS</abbr>, <abbr title="Ren Wang">RW</abbr>, <abbr title="Anil Krishna">AK</abbr>, <abbr title="Christian Maciocco">CM</abbr>, <abbr title="Tsung-Yuan Charlie Tai">TYCT</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 508–519.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-ZhaoCCD.html">HPCA-2013-ZhaoCCD</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>In-network traffic regulation for Transactional Memory (<abbr title="Lihang Zhao">LZ</abbr>, <abbr title="Woojin Choi">WC</abbr>, <abbr title="Lizhong Chen">LC</abbr>, <abbr title="Jeffrey T. Draper">JTD</abbr>), pp. 520–531.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-MahmoodKH.html">HPCA-2013-MahmoodKH</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling (<abbr title="Tayyeb Mahmood">TM</abbr>, <abbr title="Soontae Kim">SK</abbr>, <abbr title="Seokin Hong">SH</abbr>), pp. 532–541.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2013-KarpuzcuSKT.html">HPCA-2013-KarpuzcuSKT</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing (<abbr title="Ulya R. Karpuzcu">URK</abbr>, <abbr title="Abhishek A. Sinkar">AAS</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>, <abbr title="Josep Torrellas">JT</abbr>), pp. 542–553.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-QianHSQ.html">HPCA-2013-QianHSQ</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model (<abbr title="Xuehai Qian">XQ</abbr>, <abbr title="He Huang">HH</abbr>, <abbr title="Benjamin Sahelices">BS</abbr>, <abbr title="Depei Qian">DQ</abbr>), pp. 554–565.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-BeuPHC.html">HPCA-2013-BeuPHC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>High-speed formal verification of heterogeneous coherence hierarchies (<abbr title="Jesse G. Beu">JGB</abbr>, <abbr title="Jason A. Poovey">JAP</abbr>, <abbr title="Eric R. Hein">ERH</abbr>, <abbr title="Thomas M. Conte">TMC</abbr>), pp. 566–577.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-SinghSFOA.html">HPCA-2013-SinghSFOA</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/gpu.html" title="gpu">#gpu</a></span></dt><dd>Cache coherence for GPU architectures (<abbr title="Inderpreet Singh">IS</abbr>, <abbr title="Arrvindh Shriraman">AS</abbr>, <abbr title="Wilson W. L. Fung">WWLF</abbr>, <abbr title="Mike O'Connor">MO</abbr>, <abbr title="Tor M. Aamodt">TMA</abbr>), pp. 578–590.</dd> <div class="pagevis" style="width:12px"></div>
<dt><a href="HPCA-2013-RhuE.html">HPCA-2013-RhuE</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>The dual-path execution model for efficient GPU control flow (<abbr title="Minsoo Rhu">MR</abbr>, <abbr title="Mattan Erez">ME</abbr>), pp. 591–602.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-WangCWMZLN.html">HPCA-2013-WangCWMZLN</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments (<abbr title="Yaohua Wang">YW</abbr>, <abbr title="Shuming Chen">SC</abbr>, <abbr title="Jianghua Wan">JW</abbr>, <abbr title="Jiayuan Meng">JM</abbr>, <abbr title="Kai Zhang">KZ</abbr>, <abbr title="Wei Liu">WL</abbr>, <abbr title="Xi Ning">XN</abbr>), pp. 603–614.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-LeeKSLSM.html">HPCA-2013-LeeKSLSM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Tiered-latency DRAM: A low latency and low cost DRAM architecture (<abbr title="Donghyuk Lee">DL</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Vivek Seshadri">VS</abbr>, <abbr title="Jamie Liu">JL</abbr>, <abbr title="Lavanya Subramanian">LS</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 615–626.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-NairCQ.html">HPCA-2013-NairCQ</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A case for Refresh Pausing in DRAM memory systems (<abbr title="Prashant J. Nair">PJN</abbr>, <abbr title="Chia-Chen Chou">CCC</abbr>, <abbr title="Moinuddin K. Qureshi">MKQ</abbr>), pp. 627–638.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2013-SubramanianSKJM.html">HPCA-2013-SubramanianSKJM</a> <span class="tag"><a href="tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>MISE: Providing performance predictability and improving fairness in shared main memory systems (<abbr title="Lavanya Subramanian">LS</abbr>, <abbr title="Vivek Seshadri">VS</abbr>, <abbr title="Yoongu Kim">YK</abbr>, <abbr title="Ben Jaiyen">BJ</abbr>, <abbr title="Onur Mutlu">OM</abbr>), pp. 639–650.</dd> <div class="pagevis" style="width:11px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>