// Seed: 3511845475
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1 ? id_1 & 1'b0 : 1 ? 1 - 1 : id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wand id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  wand id_5,
    input  wand id_6
);
  wire id_8;
  wor  id_9;
  id_10 :
  assert property (@(posedge 1) 1)
  else $display(id_10, id_3, id_9);
  wand  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  =  1  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      if (id_14) begin : LABEL_0
        id_27 = id_1;
      end else id_0 = 1;
    end
  end
endmodule
