{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_64.v@51:61@HdlIdDef", "    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@98:108", "reg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@90:100", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@49:59", "     */\n    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@53:63", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@97:107", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@50:60", "    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@89:99", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\nwire crc_valid0 = crc_next0 == ~32'h2144df1c;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@106:116", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@88:98", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@99:109", "\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@108:118", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@95:105", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@89:99", "reg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next7;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@109:119", "reg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@54:64", "reg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_64.v@56:66", "reg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\nwire [31:0] crc_next4;\nwire [31:0] crc_next5;\nwire [31:0] crc_next6;\nwire [31:0] crc_next7;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@93:103", "\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"]], "Diff Content": {"Delete": [[56, "reg fcs_valid_reg = 0;\n"]], "Add": [[56, "reg [31:0] fcs_reg = 32'h00000000;\n"], [56, "reg fcs_valid_reg = 1'b0;\n"]]}}