//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 mf2915@EEWS104A-015 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Wed May 04 16:07:34 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\mf2915\AppData\Local\Temp\log62424cb158.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/ProgramData/Microsoft/Windows/Start Menu/Programs/Catapult 2011a.126' not writable, using C:/Users/mf2915/AppData/Local/Temp
project load C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult.ccs
# Moving session transcript to file "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v19' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(55): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v19': elapsed time 1.11 seconds, memory usage 304240kB, peak memory usage 371724kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v20' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(132): $PROJECT_HOME/../markers_source/blur.c(132): identifier "deltax_blue" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(132): $PROJECT_HOME/../markers_source/blur.c(132): identifier "deltay_blue" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(55): $PROJECT_HOME/../markers_source/blur.c(55): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(58): $PROJECT_HOME/../markers_source/blur.c(58): initialization with "{...}" is not allowed for object of type "ac_int<10, false>" (CRD-285)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(57): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v20': elapsed time 1.11 seconds, memory usage 320076kB, peak memory usage 381724kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v20' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(58): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(58): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(58): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(75): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(79): Instantiating global variable 'red_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(98): Instantiating global variable 'blue_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'red_xy_previous' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(58): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(58): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(58): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(58): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 77, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 77, Vars = 80) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 77, Vars = 80) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 77, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 77, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 77, Vars = 80) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 263, Real ops = 63, Vars = 55) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 263, Real ops = 63, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 263, Real ops = 63, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 257, Real ops = 63, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 296, Real ops = 61, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 296, Real ops = 61, Vars = 43) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 296, Real ops = 61, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 296, Real ops = 61, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 296, Real ops = 61, Vars = 43) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 296, Real ops = 61, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 296, Real ops = 61, Vars = 43) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 296, Real ops = 61, Vars = 43) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 296, Real ops = 61, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 295, Real ops = 62, Vars = 62) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 245, Real ops = 62, Vars = 52) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 236, Real ops = 62, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 236, Real ops = 62, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 236, Real ops = 62, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 236, Real ops = 62, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 236, Real ops = 62, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 236, Real ops = 62, Vars = 37) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v47': elapsed time 14.17 seconds, memory usage 319032kB, peak memory usage 381724kB (SOL-9)
go allocate
# Info: Starting transformation 'architect' on solution 'markers.v47' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(58): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(58): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(58): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 238, Real ops = 63, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 238, Real ops = 63, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 238, Real ops = 63, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 238, Real ops = 63, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 221, Real ops = 63, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 221, Real ops = 63, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 221, Real ops = 63, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 713, Real ops = 150, Vars = 340) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 318, Real ops = 112, Vars = 72) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 314, Real ops = 112, Vars = 72) (SOL-10)
# Design 'markers' contains '117' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v47': elapsed time 32.50 seconds, memory usage 319356kB, peak memory usage 381724kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v47' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(58): Prescheduled LOOP 'main' (7 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(58): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(58): Prescheduled SEQUENTIAL 'core' (total length 7 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 6, Area (Datapath, Register, Total) = 416.57, 0.00, 416.57 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 6, Area (Datapath, Register, Total) = 414.15, 0.00, 414.15 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 6, Area (Datapath, Register, Total) = 414.15, 0.00, 414.15 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v47': elapsed time 8.03 seconds, memory usage 319940kB, peak memory usage 381724kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'markers.v47' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 515, Real ops = 118, Vars = 156) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 503, Real ops = 117, Vars = 146) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 496, Real ops = 117, Vars = 139) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 377, Real ops = 110, Vars = 120) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 374, Real ops = 110, Vars = 117) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 389, Real ops = 110, Vars = 132) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 379, Real ops = 110, Vars = 123) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 373, Real ops = 110, Vars = 117) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 389, Real ops = 110, Vars = 131) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 379, Real ops = 110, Vars = 123) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v47': elapsed time 4.82 seconds, memory usage 330836kB, peak memory usage 381724kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v47' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 769, Real ops = 285, Vars = 617) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 759, Real ops = 285, Vars = 609) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 632, Real ops = 230, Vars = 108) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 622, Real ops = 230, Vars = 100) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 407, Real ops = 193, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 397, Real ops = 193, Vars = 96) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 409, Real ops = 195, Vars = 103) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 399, Real ops = 195, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 409, Real ops = 195, Vars = 103) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 399, Real ops = 195, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 409, Real ops = 195, Vars = 103) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 399, Real ops = 195, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 399, Real ops = 195, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 409, Real ops = 195, Vars = 103) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 409, Real ops = 195, Vars = 103) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 399, Real ops = 195, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 411, Real ops = 195, Vars = 105) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 401, Real ops = 195, Vars = 97) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 409, Real ops = 195, Vars = 103) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 399, Real ops = 195, Vars = 95) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v47': elapsed time 7.43 seconds, memory usage 331216kB, peak memory usage 381724kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v47' (SOL-8)
# Warning: Reassigned operation if:acc#7:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 439, Real ops = 209, Vars = 436) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 429, Real ops = 209, Vars = 428) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 372, Real ops = 174, Vars = 98) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 362, Real ops = 174, Vars = 90) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 372, Real ops = 174, Vars = 96) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 362, Real ops = 174, Vars = 88) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 364, Real ops = 174, Vars = 90) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 362, Real ops = 174, Vars = 88) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 372, Real ops = 174, Vars = 96) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 372, Real ops = 174, Vars = 96) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 362, Real ops = 174, Vars = 88) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 372, Real ops = 174, Vars = 96) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 362, Real ops = 174, Vars = 88) (SOL-10)
# Warning: Reassigned operation if#10:and#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4) (ASG-1)
# Warning: Reassigned operation and#3:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,3) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 406, Real ops = 185, Vars = 403) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 396, Real ops = 185, Vars = 395) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 410, Real ops = 185, Vars = 403) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 400, Real ops = 185, Vars = 395) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 410, Real ops = 185, Vars = 403) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 400, Real ops = 185, Vars = 395) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 365, Real ops = 174, Vars = 98) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 355, Real ops = 174, Vars = 90) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 359, Real ops = 170, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 349, Real ops = 170, Vars = 87) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 359, Real ops = 170, Vars = 95) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 349, Real ops = 170, Vars = 87) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v47/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v47': elapsed time 17.49 seconds, memory usage 331216kB, peak memory usage 381724kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v20' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(134): $PROJECT_HOME/../markers_source/blur.c(134): "deltax_blue" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(135): $PROJECT_HOME/../markers_source/blur.c(135): "deltay_blue" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(134): $PROJECT_HOME/../markers_source/blur.c(134): "deltax_blue" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(135): $PROJECT_HOME/../markers_source/blur.c(135): "deltay_blue" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(57): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v20': elapsed time 1.08 seconds, memory usage 343464kB, peak memory usage 400336kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v21' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v21' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(57): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v21': elapsed time 1.08 seconds, memory usage 343736kB, peak memory usage 400836kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v22' at state 'new' (PRJ-2)
project save
# Saving project file 'C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult.ccs'. (PRJ-5)
quit -f
