#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 26 13:08:46 2023
# Process ID: 10692
# Current directory: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7308 C:\Users\xbegan00\Documents\xbegan00\digital-electronics-1\labs\xx-project_UART\project_UART\uart1\uart1.xpr
# Log file: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/vivado.log
# Journal file: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 999.352 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/shift_register.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/shift_register.vhd
export_ip_user_files -of_objects  [get_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/d_ff_rst.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/d_ff_rst.vhd
add_files -norecurse C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd' cannot be added to the project because it already exists in the project, skipping this file
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.926 ; gain = 252.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.922 ; gain = 327.043
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1358.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.922 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1369.426 ; gain = 10.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.426 ; gain = 10.504
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1373.711 ; gain = 4.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:95]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1373.711 ; gain = 4.285
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1374.820 ; gain = 1.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:95]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1374.820 ; gain = 1.109
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1376.301 ; gain = 1.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-561] range expression could not be resolved to a constant [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1376.301 ; gain = 1.480
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1378.152 ; gain = 1.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 4221.926 ; gain = 2845.625
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4221.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
15 Infos, 11 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 4924.992 ; gain = 703.066
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index -1 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4924.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:93]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Common 17-344] 'source' was cancelled
15 Infos, 11 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 4946.855 ; gain = 21.863
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 11 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (6#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4946.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4946.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4946.855 ; gain = 0.000
19 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4946.855 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
ERROR: [Synth 8-97] array index 9 out of range [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:60]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:61]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:62]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (6#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4946.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4946.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4946.855 ; gain = 0.000
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 26 14:40:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/synth_1/runme.log
[Wed Apr 26 14:40:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 26 14:43:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/synth_1/runme.log
[Wed Apr 26 14:43:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 26 14:46:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/synth_1/runme.log
[Wed Apr 26 14:46:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 26 14:48:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/synth_1/runme.log
[Wed Apr 26 14:48:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 26 14:50:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/synth_1/runme.log
[Wed Apr 26 14:50:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 14:53:34 2023...
