Warning (10268): Verilog HDL information at FSM.sv(20): always construct contains both blocking and non-blocking assignments File: C:/Users/Jose Rivera/Documents/VGA-Controller/FSM.sv Line: 20
