-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_dataflow_parent_loop_proc16 is
port (
    ctrl2_reg_load_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    c_fft_row_op_st_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    c_fft_row_op_st_empty_n : IN STD_LOGIC;
    c_fft_row_op_st_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    c_fft_col_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_fft_col_op_st_full_n : IN STD_LOGIC;
    c_fft_col_op_st_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ctrl2_reg_load_cast_ap_vld : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of fwd_fft_dataflow_parent_loop_proc16 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal dataflow_parent_loop_proc15_U0_c_fft_row_op_st_read : STD_LOGIC;
    signal dataflow_parent_loop_proc15_U0_c_fft_col_op_st_din : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_parent_loop_proc15_U0_c_fft_col_op_st_write : STD_LOGIC;
    signal dataflow_parent_loop_proc15_U0_ap_start : STD_LOGIC;
    signal dataflow_parent_loop_proc15_U0_ap_done : STD_LOGIC;
    signal dataflow_parent_loop_proc15_U0_ap_ready : STD_LOGIC;
    signal dataflow_parent_loop_proc15_U0_ap_idle : STD_LOGIC;
    signal dataflow_parent_loop_proc15_U0_ap_continue : STD_LOGIC;
    signal loop_dataflow_input_count : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal loop_dataflow_output_count : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal bound_minus_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_dataflow_parent_loop_proc15 IS
    port (
        ctrl2_reg_load_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        c_fft_row_op_st_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        c_fft_row_op_st_empty_n : IN STD_LOGIC;
        c_fft_row_op_st_read : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        c_fft_col_op_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_fft_col_op_st_full_n : IN STD_LOGIC;
        c_fft_col_op_st_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dataflow_parent_loop_proc15_U0 : component fwd_fft_dataflow_parent_loop_proc15
    port map (
        ctrl2_reg_load_cast => ctrl2_reg_load_cast,
        c_fft_row_op_st_dout => c_fft_row_op_st_dout,
        c_fft_row_op_st_empty_n => c_fft_row_op_st_empty_n,
        c_fft_row_op_st_read => dataflow_parent_loop_proc15_U0_c_fft_row_op_st_read,
        p_read => p_read,
        c_fft_col_op_st_din => dataflow_parent_loop_proc15_U0_c_fft_col_op_st_din,
        c_fft_col_op_st_full_n => c_fft_col_op_st_full_n,
        c_fft_col_op_st_write => dataflow_parent_loop_proc15_U0_c_fft_col_op_st_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read_ap_vld => p_read_ap_vld,
        ap_start => dataflow_parent_loop_proc15_U0_ap_start,
        ap_done => dataflow_parent_loop_proc15_U0_ap_done,
        ap_ready => dataflow_parent_loop_proc15_U0_ap_ready,
        ap_idle => dataflow_parent_loop_proc15_U0_ap_idle,
        ap_continue => dataflow_parent_loop_proc15_U0_ap_continue);





    loop_dataflow_input_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_input_count <= ap_const_lv8_0;
            else
                if ((not((loop_dataflow_input_count = bound_minus_1)) and (ap_start = ap_const_logic_1) and (dataflow_parent_loop_proc15_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= std_logic_vector(unsigned(loop_dataflow_input_count) + unsigned(ap_const_lv8_1));
                elsif (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_parent_loop_proc15_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= ap_const_lv8_0;
                end if; 
            end if;
        end if;
    end process;


    loop_dataflow_output_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_output_count <= ap_const_lv8_0;
            else
                if ((not((loop_dataflow_output_count = bound_minus_1)) and (dataflow_parent_loop_proc15_U0_ap_continue = ap_const_logic_1) and (dataflow_parent_loop_proc15_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= std_logic_vector(unsigned(loop_dataflow_output_count) + unsigned(ap_const_lv8_1));
                elsif (((loop_dataflow_output_count = bound_minus_1) and (dataflow_parent_loop_proc15_U0_ap_continue = ap_const_logic_1) and (dataflow_parent_loop_proc15_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= ap_const_lv8_0;
                end if; 
            end if;
        end if;
    end process;


    ap_done_assign_proc : process(dataflow_parent_loop_proc15_U0_ap_done, loop_dataflow_output_count, bound_minus_1)
    begin
        if (((loop_dataflow_output_count = bound_minus_1) and (dataflow_parent_loop_proc15_U0_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(dataflow_parent_loop_proc15_U0_ap_idle, ap_start, loop_dataflow_output_count)
    begin
        if (((loop_dataflow_output_count = ap_const_lv8_0) and (ap_start = ap_const_logic_0) and (dataflow_parent_loop_proc15_U0_ap_idle = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(dataflow_parent_loop_proc15_U0_ap_ready, ap_start, loop_dataflow_input_count, bound_minus_1)
    begin
        if (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_parent_loop_proc15_U0_ap_ready = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_minus_1 <= std_logic_vector(unsigned(ctrl2_reg_load_cast) - unsigned(ap_const_lv8_1));
    c_fft_col_op_st_din <= dataflow_parent_loop_proc15_U0_c_fft_col_op_st_din;
    c_fft_col_op_st_write <= dataflow_parent_loop_proc15_U0_c_fft_col_op_st_write;
    c_fft_row_op_st_read <= dataflow_parent_loop_proc15_U0_c_fft_row_op_st_read;

    dataflow_parent_loop_proc15_U0_ap_continue_assign_proc : process(ap_continue, loop_dataflow_output_count, bound_minus_1)
    begin
        if ((not((loop_dataflow_output_count = bound_minus_1)) or (ap_continue = ap_const_logic_1))) then 
            dataflow_parent_loop_proc15_U0_ap_continue <= ap_const_logic_1;
        else 
            dataflow_parent_loop_proc15_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    dataflow_parent_loop_proc15_U0_ap_start <= ap_start;
end behav;
