#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 20 23:31:16 2022
# Process ID: 14852
# Current directory: C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth/sim/verilog/xsim.log
# Journal file: C:/9m/HLS/labb/project1/fir128/baseline/loop_fusion_pipeline_bitwidth/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
source fir.tcl
