{
  "design": {
    "design_info": {
      "boundary_crc": "0x8BABCABDB52C1A20",
      "device": "xc7z020clg400-1",
      "name": "UART",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_divider_0": "",
      "rx_mod_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "UART2PWM_clk_0"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sin": {
        "direction": "I"
      },
      "data_out": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "intr": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "clk_divider_0": {
        "vlnv": "xilinx.com:module_ref:clk_divider:1.0",
        "xci_name": "UART_clk_divider_0_0",
        "xci_path": "ip/UART_clk_divider_0_0/UART_clk_divider_0_0.xci",
        "inst_hier_path": "clk_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "UART2PWM_clk_0",
                "value_src": "user_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "rx_mod_0": {
        "vlnv": "xilinx.com:module_ref:rx_mod:1.0",
        "xci_name": "UART_rx_mod_0_0",
        "xci_path": "ip/UART_rx_mod_0_0/UART_rx_mod_0_0.xci",
        "inst_hier_path": "rx_mod_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rx_mod",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sin": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "intr": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "nets": {
      "clk_divider_0_clk_div": {
        "ports": [
          "clk_divider_0/clk_div",
          "rx_mod_0/clk"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_divider_0/clk"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "clk_divider_0/rst",
          "rx_mod_0/rst"
        ]
      },
      "sin_1": {
        "ports": [
          "sin",
          "rx_mod_0/sin"
        ]
      },
      "rx_mod_0_data_out": {
        "ports": [
          "rx_mod_0/data_out",
          "data_out"
        ]
      },
      "rx_mod_0_intr": {
        "ports": [
          "rx_mod_0/intr",
          "intr"
        ]
      }
    }
  }
}