Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Fri Oct 26 17:54:47 2018
| Host              : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design            : top
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    1 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    1 |         2 |         0 |
| BUFR  |    1 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+------------------------------+-----------------------------------------+--------------+-------+
|       |                              |                                         |   Num Loads  |       |
+-------+------------------------------+-----------------------------------------+------+-------+-------+
| Index | BUFG Cell                    | Net Name                                | BELs | Sites | Fixed |
+-------+------------------------------+-----------------------------------------+------+-------+-------+
|     1 | clk_wiz_0_i/inst/clkin1_bufg | clk_wiz_0_i/inst/clk_i_clk_wiz_0        |    1 |     1 |    no |
|     2 | clk_wiz_0_i/inst/clkf_buf    | clk_wiz_0_i/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |    no |
|     3 | clk_wiz_0_i/inst/clkout1_buf | clk_wiz_0_i/inst/clk_o                  |  162 |    52 |    no |
+-------+------------------------------+-----------------------------------------+------+-------+-------+


+-------+------------------------------------------------+----------------------------------------------------+--------------+-------+
|       |                                                |                                                    |   Num Loads  |       |
+-------+------------------------------------------------+----------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                      | Net Name                                           | BELs | Sites | Fixed |
+-------+------------------------------------------------+----------------------------------------------------+------+-------+-------+
|     1 | dvi2rgb_0_i/U0/TMDS_ClockingX/DVI_ClkGenerator | dvi2rgb_0_i/U0/TMDS_ClockingX/CLKFBIN              |    1 |     1 |    no |
|     2 | dvi2rgb_0_i/U0/TMDS_ClockingX/DVI_ClkGenerator | dvi2rgb_0_i/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4 |    2 |     2 |    no |
+-------+------------------------------------------------+----------------------------------------------------+------+-------+-------+


+-------+---------------------------------+-------------------------------------+--------------+-------+
|       |                                 |                                     |   Num Loads  |       |
+-------+---------------------------------+-------------------------------------+------+-------+-------+
| Index | PLL Cell                        | Net Name                            | BELs | Sites | Fixed |
+-------+---------------------------------+-------------------------------------+------+-------+-------+
|     1 | clk_wiz_0_i/inst/plle2_adv_inst | clk_wiz_0_i/inst/clk_o_clk_wiz_0    |    1 |     1 |    no |
|     2 | clk_wiz_0_i/inst/plle2_adv_inst | clk_wiz_0_i/inst/clkfbout_clk_wiz_0 |    1 |     1 |    no |
+-------+---------------------------------+-------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

+-------+----------------------------------------------+----------------------------------------+--------------+-------+
|       |                                              |                                        |   Num Loads  |       |
+-------+----------------------------------------------+----------------------------------------+------+-------+-------+
| Index | BUFR Cell                                    | Net Name                               | BELs | Sites | Fixed |
+-------+----------------------------------------------+----------------------------------------+------+-------+-------+
|     1 | dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClkBuffer | dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk |  420 |   111 |    no |
+-------+----------------------------------------------+----------------------------------------+------+-------+-------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

+-------+-----------------------------------------------+---------------------------------------------+--------------+-------+
|       |                                               |                                             |   Num Loads  |       |
+-------+-----------------------------------------------+---------------------------------------------+------+-------+-------+
| Index | BUFIO Cell                                    | Net Name                                    | BELs | Sites | Fixed |
+-------+-----------------------------------------------+---------------------------------------------+------+-------+-------+
|     1 | dvi2rgb_0_i/U0/TMDS_ClockingX/SerialClkBuffer | dvi2rgb_0_i/U0/TMDS_ClockingX/pDataQ_reg[8] |    6 |    12 |    no |
+-------+-----------------------------------------------+---------------------------------------------+------+-------+-------+


6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------+--------------------------------------+--------------+-------+
|       |                                           |                                      |   Num Loads  |       |
+-------+-------------------------------------------+--------------------------------------+------+-------+-------+
| Index | Local Clk Src                             | Net Name                             | BELs | Sites | Fixed |
+-------+-------------------------------------------+--------------------------------------+------+-------+-------+
|     1 | dvi2rgb_0_i/U0/TMDS_ClockingX/InputBuffer | dvi2rgb_0_i/U0/TMDS_ClockingX/CLKIN1 |    1 |     1 |   yes |
+-------+-------------------------------------------+--------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    1 |     4 |    0 |     2 |    1 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    6 |    50 |    0 |    50 |  524 |  8800 |   48 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |              Clock Net Name             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+
| BUFG        | BUFHCE_X1Y1 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_wiz_0_i/inst/clk_i_clk_wiz_0        |
| BUFG        | BUFHCE_X1Y0 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_wiz_0_i/inst/clkfbout_buf_clk_wiz_0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                Clock Net Name               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------+
| BUFIO       |      ---     |   no  |         0 |        0 |       0 |         0 |      12 |       0 |   0 |     0 |        0 | dvi2rgb_0_i/U0/TMDS_ClockingX/pDataQ_reg[8] |
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 161 |     0 |        0 | clk_wiz_0_i/inst/clk_o                      |
| BUFR        |      ---     |   no  |         0 |        0 |       0 |         0 |       6 |       0 | 363 |    48 |        0 | dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_wiz_0_i/inst/clkin1_bufg]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_wiz_0_i/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_wiz_0_i/inst/clkf_buf]

# Location of IO Clock Primitives
set_property LOC BUFIO_X0Y5 [get_cells dvi2rgb_0_i/U0/TMDS_ClockingX/SerialClkBuffer]

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells dvi2rgb_0_i/U0/TMDS_ClockingX/DVI_ClkGenerator]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y5 [get_cells dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClkBuffer]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y0 [get_cells clk_wiz_0_i/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y73 [get_ports TMDS_Clk_n]
set_property LOC IOB_X0Y74 [get_ports TMDS_Clk_p]
set_property LOC IOB_X0Y78 [get_ports clk]

# Clock net "clk_wiz_0_i/inst/clk_o" driven by instance "clk_wiz_0_i/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_wiz_0_i/inst/clk_o}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_wiz_0_i/inst/clk_o}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_wiz_0_i/inst/clk_o"}]]]
resize_pblock [get_pblocks {CLKAG_clk_wiz_0_i/inst/clk_o}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk" driven by instance "dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClkBuffer" located at site "BUFR_X0Y5"
#startgroup
create_pblock {CLKAG_dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk}
add_cells_to_pblock [get_pblocks  {CLKAG_dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk"}]]]
resize_pblock [get_pblocks {CLKAG_dvi2rgb_0_i/U0/TMDS_ClockingX/PixelClk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
