#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 11 17:48:45 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.0 -waveform {0 10.0}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.0 -waveform {0 10.0} successfully.
Executing : get_ports cam_pclk
Executing : get_ports cam_pclk successfully.
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 41.667 -waveform {0.000 20.834}
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 41.667 -waveform {0.000 20.834} successfully.
Executing : get_ports hdmi_rx_pix_clk
Executing : get_ports hdmi_rx_pix_clk successfully.
Executing : create_clock -name hdmi_rx_pix_clk [get_ports hdmi_rx_pix_clk] -period 6.734 -waveform {0.000 3.367}
Executing : create_clock -name hdmi_rx_pix_clk [get_ports hdmi_rx_pix_clk] -period 6.734 -waveform {0.000 3.367} successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8.00 -waveform {0.000 4.0}
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8.00 -waveform {0.000 4.0} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0
Executing : get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0 successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : create_generated_clock -name gmii_rx_clk -source [get_ports eth_rxc] [get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0] -master_clock [get_clocks eth_rxc] -multiply_by 1 -duty_cycle 50.000
Executing : create_generated_clock -name gmii_rx_clk -source [get_ports eth_rxc] [get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0] -master_clock [get_clocks eth_rxc] -multiply_by 1 -duty_cycle 50.000 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name sys_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name sys_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks hdmi_rx_pix_clk
Executing : get_clocks hdmi_rx_pix_clk successfully.
Executing : set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks hdmi_rx_pix_clk]
Executing : set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks hdmi_rx_pix_clk] successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk]
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk] successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc]
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc] successfully.
Executing : get_clocks gmii_rx_clk
Executing : get_clocks gmii_rx_clk successfully.
Executing : set_clock_groups -name gmii_rx_clk -asynchronous -group [get_clocks gmii_rx_clk]
Executing : set_clock_groups -name gmii_rx_clk -asynchronous -group [get_clocks gmii_rx_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold successfully.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 249)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 270)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 284)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 508)] | Port key_rst_n has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 542)] | Port hdmi_tx_data[23] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 549)] | Port hdmi_tx_data[22] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 556)] | Port hdmi_tx_data[21] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 591)] | Port hdmi_tx_data[16] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 598)] | Port hdmi_tx_data[15] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 605)] | Port hdmi_tx_data[14] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 612)] | Port hdmi_tx_data[13] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 647)] | Port hdmi_tx_data[8] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 668)] | Port hdmi_tx_data[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 675)] | Port hdmi_tx_data[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 689)] | Port hdmi_tx_data[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 738)] | Port hdmi_tx_pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 804)] | Port hdmi_rx_data[13] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 809)] | Port hdmi_rx_data[12] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 814)] | Port hdmi_rx_data[11] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 819)] | Port hdmi_rx_data[10] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 824)] | Port hdmi_rx_data[9] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 874)] | Port hdmi_rx_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 881)] | Port hdmi_rx_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 898)] | Port hdmi_rx_pix_clk has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1029)] | Port cam_vsync has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1034)] | Port cam_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1046)] | Port eth_rst_n has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1092)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1099)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1106)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1113)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1180)] | Port cam2_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1220)] | Port cam2_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1302)] | Port key5 has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [W:/FinalFantasy/video_stitching/pango_project/video_stitching.fdc(line number: 1307)] | Port key6 has been placed at location H20, whose type is share pin.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:hdmi_vs_in_d1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_hsst_core/U_GTP_HSST_WRAPPER/P_RCLK2FABRIC[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_hsst_core/U_GTP_HSST_WRAPPER/P_TCLK2FABRIC[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_Camera_top/u_sccb_driver/dri_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_Camera2_top/u_sccb_driver/dri_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:cam2_pclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports cam2_pclk
Executing : get_ports cam2_pclk successfully.
Executing : create_clock -name video_stitching|cam2_pclk [get_ports cam2_pclk] -period 20.000 -waveform {0.000 10.000} -add
Executing : create_clock -name video_stitching|cam2_pclk [get_ports cam2_pclk] -period 20.000 -waveform {0.000 10.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group video_stitching|cam2_pclk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group video_stitching|cam2_pclk successfully.
Start pre-mapping.
I: Removed ipml_hsst_rst_sync_v1_0 hier-inst SYNC_RXLANE[3].rxlane_rstn_sync that is redundant to SYNC_RXLANE[2].rxlane_rstn_sync
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].word_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/N0 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N392 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N393 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N394 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N395 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N396 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N397 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N398 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N399 (bmsWIDEINV).
I: Constant propagation done on u_HDMI_top/u_ms72xx_init/iic_dri_rx/N400 (bmsWIDEINV).
I: Removed bmsWIDEDFFCPE inst r1_frame_i_hs that is redundant to frame_o_hs
I: Removed bmsREDOR inst N523 that is redundant to N238
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsWIDEDFFCPE inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Encoding type of FSM 'rxlane_rst_fsm_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number:146)] The user initial state for regs on FSM rxlane_rst_fsm_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'rxlane_rst_fsm_fsm[3:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[3] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'rxlane_rst_fsm_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v(line number:146)] The user initial state for regs on FSM rxlane_rst_fsm_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'rxlane_rst_fsm_fsm[3:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'txlane_rst_fsm_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v(line number:123)] The user initial state for regs on FSM txlane_rst_fsm_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'txlane_rst_fsm_fsm[2:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'fsm_c_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/Ethernet_top/udp_rx.v(line number:66)] The user initial state for regs on FSM fsm_c_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'fsm_c_fsm[6:0]':
I: from  u_Ethernet_top/u_udp_rx/fsm_c[6] u_Ethernet_top/u_udp_rx/fsm_c[5] u_Ethernet_top/u_udp_rx/fsm_c[4] u_Ethernet_top/u_udp_rx/fsm_c[3] u_Ethernet_top/u_udp_rx/fsm_c[2] u_Ethernet_top/u_udp_rx/fsm_c[1] u_Ethernet_top/u_udp_rx/fsm_c[0]
I: to  u_Ethernet_top/u_udp_rx/fsm_c_6 u_Ethernet_top/u_udp_rx/fsm_c_5 u_Ethernet_top/u_udp_rx/fsm_c_4 u_Ethernet_top/u_udp_rx/fsm_c_3 u_Ethernet_top/u_udp_rx/fsm_c_2 u_Ethernet_top/u_udp_rx/fsm_c_1 u_Ethernet_top/u_udp_rx/fsm_c_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'fsm_c_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/Ethernet_top/arp/arp_rx.v(line number:53)] The user initial state for regs on FSM fsm_c_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'fsm_c_fsm[4:0]':
I: from  u_Ethernet_top/u_arp/u_arp_rx/fsm_c[4] u_Ethernet_top/u_arp/u_arp_rx/fsm_c[3] u_Ethernet_top/u_arp/u_arp_rx/fsm_c[2] u_Ethernet_top/u_arp/u_arp_rx/fsm_c[1] u_Ethernet_top/u_arp/u_arp_rx/fsm_c[0]
I: to  u_Ethernet_top/u_arp/u_arp_rx/fsm_c_4 u_Ethernet_top/u_arp/u_arp_rx/fsm_c_3 u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2 u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1 u_Ethernet_top/u_arp/u_arp_rx/fsm_c_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'fsm_c_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/Ethernet_top/arp/arp_tx.v(line number:68)] The user initial state for regs on FSM fsm_c_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'fsm_c_fsm[4:0]':
I: from  u_Ethernet_top/u_arp/u_arp_tx/fsm_c[4] u_Ethernet_top/u_arp/u_arp_tx/fsm_c[3] u_Ethernet_top/u_arp/u_arp_tx/fsm_c[2] u_Ethernet_top/u_arp/u_arp_tx/fsm_c[1] u_Ethernet_top/u_arp/u_arp_tx/fsm_c[0]
I: to  u_Ethernet_top/u_arp/u_arp_tx/fsm_c_4 u_Ethernet_top/u_arp/u_arp_tx/fsm_c_3 u_Ethernet_top/u_arp/u_arp_tx/fsm_c_2 u_Ethernet_top/u_arp/u_arp_tx/fsm_c_1 u_Ethernet_top/u_arp/u_arp_tx/fsm_c_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/HDMI_top/iic_dri.v(line number:104)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_HDMI_top/u_ms72xx_init/iic_dri_rx/state[2] u_HDMI_top/u_ms72xx_init/iic_dri_rx/state[1] u_HDMI_top/u_ms72xx_init/iic_dri_rx/state[0]
I: to  u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_6 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_5 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_4 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_3 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_2 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_1 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/HDMI_top/iic_dri.v(line number:104)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_HDMI_top/u_ms72xx_init/iic_dri_tx/state[2] u_HDMI_top/u_ms72xx_init/iic_dri_tx/state[1] u_HDMI_top/u_ms72xx_init/iic_dri_tx/state[0]
I: to  u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_6 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_5 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_4 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_3 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_2 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_1 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/HDMI_top/ms7200_lut.v(line number:380)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 00001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[6] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[5] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[4] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[3] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[2] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[1] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[0]
I: to  u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_2 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0
I: 0000001 => 00001
I: 0000010 => 00010
I: 0000100 => 00100
I: 0010000 => 01000
I: 0100000 => 10000
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/HDMI_top/ms7210_lut.v(line number:113)] The user initial state for regs on FSM state_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[5] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[4] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[3] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[2] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[1] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[0]
I: to  u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_5 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'pll_fsm_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/hsst_core/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v(line number:52)] The user initial state for regs on FSM pll_fsm_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'pll_fsm_fsm[1:0]':
I: from  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[0]
I: to  u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/UART/uart_rx.v(line number:102)] The user initial state for regs on FSM rx_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'rx_state_fsm[2:0]':
I: from  u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]
I: to  u_uart_rx/rx_state_4 u_uart_rx/rx_state_3 u_uart_rx/rx_state_2 u_uart_rx/rx_state_1 u_uart_rx/rx_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/UART/uart_tx.v(line number:109)] The user initial state for regs on FSM tx_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]
I: to  u_uart_tx/tx_state_4 u_uart_tx/tx_state_3 u_uart_tx/tx_state_2 u_uart_tx/tx_state_1 u_uart_tx/tx_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/spf/video_packet_rec.v(line number:103)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 01.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  video_packet_rec_m0/state[2] video_packet_rec_m0/state[1] video_packet_rec_m0/state[0]
I: to  video_packet_rec_m0/state_1 video_packet_rec_m0/state_0
I: 000 => 01
I: 001 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/spf/video_packet_send.v(line number:89)] The user initial state for regs on FSM state_fsm[2:0] is 101 and be encoded 0100000.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  video_packet_send_m0/state[2] video_packet_send_m0/state[1] video_packet_send_m0/state[0]
I: to  video_packet_send_m0/state_6 video_packet_send_m0/state_5 video_packet_send_m0/state_4 video_packet_send_m0/state_3 video_packet_send_m0/state_2 video_packet_send_m0/state_1 video_packet_send_m0/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rxbyte_shft_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/spf/word_align.v(line number:102)] The user initial state for regs on FSM rxbyte_shft_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'rxbyte_shft_fsm[1:0]':
I: from  word_align_m0/rxbyte_shft[1] word_align_m0/rxbyte_shft[0]
I: to  word_align_m0/rxbyte_shft_3 word_align_m0/rxbyte_shft_2 word_align_m0/rxbyte_shft_1 word_align_m0/rxbyte_shft_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'fsm_c_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/Camera_top/sccb_driver.v(line number:61)] The user initial state for regs on FSM fsm_c_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'fsm_c_fsm[5:0]':
I: from  u_Camera2_top/u_sccb_driver/fsm_c[5] u_Camera2_top/u_sccb_driver/fsm_c[4] u_Camera2_top/u_sccb_driver/fsm_c[3] u_Camera2_top/u_sccb_driver/fsm_c[2] u_Camera2_top/u_sccb_driver/fsm_c[1] u_Camera2_top/u_sccb_driver/fsm_c[0]
I: to  u_Camera2_top/u_sccb_driver/fsm_c_5 u_Camera2_top/u_sccb_driver/fsm_c_4 u_Camera2_top/u_sccb_driver/fsm_c_3 u_Camera2_top/u_sccb_driver/fsm_c_2 u_Camera2_top/u_sccb_driver/fsm_c_1 u_Camera2_top/u_sccb_driver/fsm_c_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'fsm_c_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/DDR3_interface_top/simplified_AXI.v(line number:198)] The user initial state for regs on FSM fsm_c_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'fsm_c_fsm[4:0]':
I: from  u_DDR3_interface_top/u_simplified_AXI/fsm_c[4] u_DDR3_interface_top/u_simplified_AXI/fsm_c[3] u_DDR3_interface_top/u_simplified_AXI/fsm_c[2] u_DDR3_interface_top/u_simplified_AXI/fsm_c[1] u_DDR3_interface_top/u_simplified_AXI/fsm_c[0]
I: to  u_DDR3_interface_top/u_simplified_AXI/fsm_c_4 u_DDR3_interface_top/u_simplified_AXI/fsm_c_3 u_DDR3_interface_top/u_simplified_AXI/fsm_c_2 u_DDR3_interface_top/u_simplified_AXI/fsm_c_1 u_DDR3_interface_top/u_simplified_AXI/fsm_c_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'fsm_c_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/rtl/Camera_top/sccb_driver.v(line number:61)] The user initial state for regs on FSM fsm_c_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'fsm_c_fsm[5:0]':
I: from  u_Camera_top/u_sccb_driver/fsm_c[5] u_Camera_top/u_sccb_driver/fsm_c[4] u_Camera_top/u_sccb_driver/fsm_c[3] u_Camera_top/u_sccb_driver/fsm_c[2] u_Camera_top/u_sccb_driver/fsm_c[1] u_Camera_top/u_sccb_driver/fsm_c[0]
I: to  u_Camera_top/u_sccb_driver/fsm_c_5 u_Camera_top/u_sccb_driver/fsm_c_4 u_Camera_top/u_sccb_driver/fsm_c_3 u_Camera_top/u_sccb_driver/fsm_c_2 u_Camera_top/u_sccb_driver/fsm_c_1 u_Camera_top/u_sccb_driver/fsm_c_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'init_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number:437)] The user initial state for regs on FSM init_state_fsm[4:0] is 00000 and be encoded 0000000001.
I: Encoding table of FSM 'init_state_fsm[4:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
I: 00000 => 0000000001
I: 00001 => 0000000010
I: 00010 => 0000000100
I: 00011 => 0000001000
I: 00100 => 0000010000
I: 00101 => 0000100000
I: 00110 => 0001000000
I: 00111 => 0010000000
I: 01000 => 0100000000
I: 01001 => 1000000000
I: Encoding type of FSM 'main_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number:156)] The user initial state for regs on FSM main_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'main_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wrlvl_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number:225)] The user initial state for regs on FSM wrlvl_state_fsm[4:0] is 00000 and be encoded 00000001.
I: Encoding table of FSM 'wrlvl_state_fsm[4:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
I: 00000 => 00000001
I: 00001 => 00000010
I: 00010 => 00000100
I: 00011 => 00001000
I: 00100 => 00010000
I: 00101 => 00100000
I: 00110 => 01000000
I: 01011 => 10000000
I: Encoding type of FSM 'rdcal_state_fsm[4:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number:620)] The user initial state for regs on FSM rdcal_state_fsm[4:0] is 00000 and be encoded 00000000000000000001.
I: Encoding table of FSM 'rdcal_state_fsm[4:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Removed bmsREDAND inst rdcal_state_fsm[4:0]_11 that is redundant to N465
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number:510)] The user initial state for regs on FSM upcal_state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number:133)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number:267)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_0
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:953)] The user initial state for regs on FSM cstate_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:820)] The user initial state for regs on FSM mode_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[1:0] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[3:2] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
I: 00 => 01
I: 11 => 10
W: Public-4008: Instance 'dcp2dfi_odt_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dcp2dfi_odt_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number:382)] The user initial state for regs on FSM state_fsm[9:0] is 0000000001 and be encoded 0000000001.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_0
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number:383)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [W:/FinalFantasy/video_stitching/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number:272)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
W: Public-4008: Instance 'delay_cnt[23:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ip_head_byte_num[5:0] at 0 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst arp_data[0][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[0][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[1][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[3][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[6][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[8][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][1] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][3] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][0] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][2] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][4] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][5] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][6] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][7] that is redundant to arp_data[0][0]
I: Removed bmsWIDEDFFCPE inst arp_data[2][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[4][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[5][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[9][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[10][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[11][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[12][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][2] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][4] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[13][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][6] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[14][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][3] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][5] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[15][7] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[16][0] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][1] that is redundant to arp_data[1][0]
I: Removed bmsWIDEDFFCPE inst arp_data[17][3] that is redundant to arp_data[1][0]
W: Removed bmsWIDEDFFCPE inst arp_data[0][0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst arp_data[1][0] that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst right_reg[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rectangular_right[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst right_reg[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rectangular_right[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst right_reg[10:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rectangular_right[10:0] at 10 that is stuck at constant 0.
I: Removed bmsPMUX inst N589_6 that is redundant to N589_4
W: Removed bmsWIDEDFFCPE inst Q_z[2][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[3][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[4][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[5][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[6][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[7][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[8][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[9][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[10][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_z[11][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[10][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[9][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[8][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[7][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[6][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[5][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[4][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[3][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[2][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst Q_q[1][10:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m0[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_b_m2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m0[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_g_m2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rgb_r_m2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst gt_tx_ctrl[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sccb_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_wr_addr[27:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sccb_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_0[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_2[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_3[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_0[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_2[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_3[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_0[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_2[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_3[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst upcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 2.130s wall, 0.719s user + 0.016s system = 0.734s CPU (34.5%)

Start mod-gen.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_MARK_DEBUG' of object 'post1_rgb[15]' is overwritten by new value.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].rxlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[2].i_pll_lock_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].bonding_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[3].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'RXLANE2_ENABLE.rxlane_fsm2/fifoclr_sig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'RXLANE3_ENABLE.rxlane_fsm3/fifoclr_sig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[0].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].cdr_align_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].i_pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_RXLANE[1].sigdet_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].i_pll_lock_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_async_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[0].txlane_rstn_sync/sig_synced' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[1].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[2].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/rise_cnt[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_b_neg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'SYNC_TXLANE[3].pll_lock_deb/signal_deb_pre' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Dilation/pre_frame_href_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Dilation/pre_frame_href_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_sqrt/o_vaild' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_sqrt/data_r[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Dilation/pre_frame_clken_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Dilation/pre_frame_href_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Dilation/pre_frame_vsync_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Dilation/u_vip_matrix_generate_3x3_8bit/pre_frame_vsync_r[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Erosion/pre_frame_vsync_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Erosion/u_vip_matrix_generate_3x3_8bit/pre_frame_vsync_r[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_object_rectangular/post_frame_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pic_sobel/per_frame_clken_r[20:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pic_sobel/per_frame_vsync_r[20:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pic_sobel/u_pic_matrix_3x3_8bit/per_frame_vsync_r[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_2048_32i_16o_m0/U_ipml_fifo_fifo_2048_32i_16o/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_slice_rddata_align/align_error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_freeze_cnt[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_update_ack_training' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_reset_ctrl/ddrphy_calib_done_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/o_rxlane_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr4[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txckdiv_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/udp_byte_num[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/udp_byte_num[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/cnt[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/data_byte_num[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/data_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/error_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/eth_type[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/ip_head_byte_num[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/r_des_ip[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/r_des_mac[47:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_data[15:8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_data[23:16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_data[31:24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_en_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_start' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/rx_success' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/skip_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Ethernet_top/u_udp_rx/fsm_c_6' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Human2_top/u_Add_rectangular/post_frame_clken' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Human2_top/u_Add_rectangular/post_frame_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Human2_top/u_Add_rectangular/post_frame_vsync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Human_top/u_Add_rectangular/post_frame_clken' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Human_top/u_Add_rectangular/post_frame_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Human_top/u_Add_rectangular/post_frame_vsync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/wtchdg_st[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_object/u_object_rectangular/post_frame_clken' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_object/u_object_rectangular/post_frame_vsync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_scale_process_0/video_data_out_valid' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_packet_rec_m0/de' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/frame_o_vs' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_vs' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_0[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_1[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_2[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_b_3[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_0[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_1[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_2[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_g_3[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_b[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_g[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_o_r[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_0[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_1[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_2[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_3[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_0[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_2[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_data_3[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_vs' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/pix_x[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
E: Net test[0] [W:/FinalFantasy/video_stitching/rtl/video_stitching.v(line number:616)] has multiple drivers in module video_stitching (see run.log for details).
    module 'bmsWIDEINV' inst 'u_Human2_top/N2 [W:/FinalFantasy/video_stitching/rtl/HumanDetector/Human_top.v(line number:51)]' out pin 'Z[0]'
    module 'bmsWIDEINV' inst 'u_object/N2 [W:/FinalFantasy/video_stitching/rtl/Object/object_top.v(line number:49)]' out pin 'Z[0]'

Program Error Out.
Action synthesize: Real time elapsed is 0h:0m:8s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 17:48:52 2024
Action synthesize: Peak memory pool usage is 490 MB
