EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 30pinSIMM
#
DEF 30pinSIMM U 0 40 Y Y 1 F N
F0 "U" -900 -100 50 V V C CNN
F1 "30pinSIMM" -1200 550 50 H V C CNN
F2 "" -900 -100 50 V I C CNN
F3 "" -900 -100 50 V I C CNN
DRAW
T 0 50 300 50 0 0 0 "A10 is N/C on 256kB & 1MB. A11 is N/C on 256kB, 1MB & 4MB." Normal 0 C C
T 0 50 400 50 0 0 0 "A9 is N/C on 256kB." Normal 0 C C
T 0 100 600 50 0 0 0 "Note: SIMM above is a 4MBx9." Normal 0 C C
T 0 50 500 50 0 0 0 "QP & DP is N/C on SIMMs without parity." Normal 0 C C
S 1950 0 -1800 700 0 1 0 N
X VCC 1 -1650 -100 100 U 50 50 1 1 W
X DQ2 10 -50 -100 100 U 50 50 1 1 T
X A4 11 1100 -100 100 U 50 50 1 1 I
X A5 12 1200 -100 100 U 50 50 1 1 I
X DQ3 13 50 -100 100 U 50 50 1 1 T
X A6 14 1300 -100 100 U 50 50 1 1 I
X A7 15 1400 -100 100 U 50 50 1 1 I
X DQ4 16 150 -100 100 U 50 50 1 1 T
X A8 17 1500 -100 100 U 50 50 1 1 I
X A9 18 1600 -100 100 U 50 50 1 1 I
X A10 19 1700 -100 100 U 50 50 1 1 I
X /CAS 2 -1000 -100 100 U 50 50 1 1 I
X DQ5 20 250 -100 100 U 50 50 1 1 T
X /WE 21 -900 -100 100 U 50 50 1 1 I
X GND 22 -1300 -100 100 U 50 50 1 1 w
X DQ6 23 350 -100 100 U 50 50 1 1 T
X A11 24 1800 -100 100 U 50 50 1 1 I
X DQ7 25 450 -100 100 U 50 50 1 1 T
X QP 26 -550 -100 100 U 50 50 1 1 I
X /RAS 27 -1100 -100 100 U 50 50 1 1 I
X /CASP 28 -650 -100 100 U 50 50 1 1 I
X DP 29 -450 -100 100 U 50 50 1 1 I
X DQ0 3 -250 -100 100 U 50 50 1 1 T
X VCC 30 -1550 -100 100 U 50 50 1 1 W
X A0 4 700 -100 100 U 50 50 1 1 I
X A1 5 800 -100 100 U 50 50 1 1 I
X DQ1 6 -150 -100 100 U 50 50 1 1 T
X A2 7 900 -100 100 U 50 50 1 1 I
X A3 8 1000 -100 100 U 50 50 1 1 I
X GND 9 -1400 -100 100 U 50 50 1 1 w
ENDDRAW
ENDDEF
#
# CSR-BC417
#
DEF CSR-BC417 U 0 40 Y Y 1 F N
F0 "U" 0 150 50 H V C CNN
F1 "CSR-BC417" 0 0 50 H V C CNN
F2 "Sebs:TFBGA-96_8x8mm_Pitch_0.65mm" 50 -100 50 H I C CNN
F3 "" -1700 2100 50 H I C CNN
DRAW
T 900 1250 1150 50 0 0 0 "External Memory Address Interface" Normal 0 C C
T 900 1200 -1200 50 0 0 0 "External Memory Data Interface" Normal 0 C C
T 0 -950 -1900 50 0 0 0 "PCM Interface" Normal 0 C C
T 0 -1000 0 50 0 0 0 "PIO Port" Normal 0 C C
T 0 50 1750 50 0 0 0 "Power Supplies and Control" Normal 0 C C
T 0 -1150 1650 50 0 0 0 RADIO Normal 0 C C
T 0 -900 1000 50 0 0 0 "Synthesiser and Oscillator" Normal 0 C C
T 0 0 -2100 50 0 0 0 "Test and Debug" Normal 0 C C
T 900 700 -1850 50 0 0 0 "Unconnected Terminals" Normal 0 C C
T 0 -1000 -1150 50 0 0 0 "USB and UART" Normal 0 C C
S -1700 -1650 -550 -2150 0 0 0 N
S -1700 -750 -550 -1550 0 0 0 N
S -1700 750 -550 -700 0 0 0 N
S -1700 1200 -300 850 0 0 0 N
S -1700 1300 -950 2000 0 0 0 N
S -1700 2250 1650 -2400 0 0 0 N
S -750 2250 1000 1650 0 0 0 N
S -450 -2400 400 -1900 0 0 0 N
S 550 -2400 1000 -1300 0 0 0 N
S 1150 -50 1650 -2250 0 0 0 N
S 1650 2050 1150 50 0 0 0 N
X VDD_PIO A1 -250 2250 100 U 50 50 1 1 w
X N/C A10,A11,B11,E3 850 -2400 100 D 50 50 1 1 N
X A[0] A2 1650 150 100 R 50 50 1 1 T
X D[0] A3 1650 -1700 100 R 50 50 1 1 B
X D[9] A4 1650 -800 100 R 50 50 1 1 B
X D[3] A5 1650 -1400 100 R 50 50 1 1 B
X D[12] A6 1650 -500 100 R 50 50 1 1 B
X D[6] A7 1650 -1100 100 R 50 50 1 1 B
X D[7] A8 1650 -1000 100 R 50 50 1 1 B
X A[16] A9 1650 1750 100 R 50 50 1 1 T
X VSS_DIG B1,D9,J10 600 2250 100 U 50 50 1 1 P
X VDD_MEM B10 -50 2250 100 U 50 50 1 1 w
X PIO[3] B2 -1700 -200 100 L 50 50 1 1 B
X D[8] B3 1650 -900 100 R 50 50 1 1 B
X D[2] B4 1650 -1500 100 R 50 50 1 1 B
X D[11] B5 1650 -600 100 R 50 50 1 1 B
X D[5] B6 1650 -1200 100 R 50 50 1 1 B
X D[14] B7 1650 -300 100 R 50 50 1 1 B
X D[15] B8 1650 -200 100 R 50 50 1 1 B
X SPI_CLK B9 50 -2400 100 D 50 50 1 1 I
X RXEN C1 -1700 1850 100 L 50 50 1 1 B
X SPI_MOSI C10 -50 -2400 100 D 50 50 1 1 I
X SPI_CSB C11 150 -2400 100 D 50 50 1 1 I
X TXEN C2 -1700 1750 100 L 50 50 1 1 B
X REB C3 1650 -1950 100 R 50 50 1 1 T
X D[1] C4 1650 -1600 100 R 50 50 1 1 B
X D[10] C5 1650 -700 100 R 50 50 1 1 B
X D[4] C6 1650 -1300 100 R 50 50 1 1 B
X D[13] C7 1650 -400 100 R 50 50 1 1 B
X TEST_EN C8 -250 -2400 100 D 50 50 1 1 I
X SPI_MISO C9 -150 -2400 100 D 50 50 1 1 O
X RX_IN D1 -1700 1650 100 L 50 50 1 1 P
X RESETB D10 250 -2400 100 D 50 50 1 1 I
X VDD_PADS D11 -150 2250 100 U 50 50 1 1 w
X PIO[11] D2 -1700 600 100 L 50 50 1 1 B
X CSB D3 1650 -2150 100 R 50 50 1 1 T
X RF_B E1 -1700 1450 100 L 50 50 1 1 P
X PIO[4]/PT_Priority/Ch_Clk E10 -1700 -100 100 L 50 50 1 1 B
X PIO[5]/BT_Active E10 -1700 0 100 L 50 50 1 1 B
X VDD_CORE E11 50 2250 100 U 50 50 1 1 w
X VSS_RADIO E2,F2,G2 700 2250 100 U 50 50 1 1 P
X RF_A F1 -1700 1550 100 L 50 50 1 1 P
X PIO[7] F10 -1700 200 100 L 50 50 1 1 B
X PIO[6]/WLAN_Active/Ch_Data F11 -1700 100 100 L 50 50 1 1 B
X PIO[10] F3 -1700 500 100 L 50 50 1 1 B
X PCM_OUT F9 -1700 -1750 100 L 50 50 1 1 T
X VDD_RADIO G1 150 2250 100 U 50 50 1 1 w
X PCM_CLK G10 -1700 -2050 100 L 50 50 1 1 B
X PCM_SYNC G11 -1700 -1950 100 L 50 50 1 1 B
X POI[9] G3 -1700 400 100 L 50 50 1 1 B
X UART_TX G9 -1700 -850 100 L 50 50 1 1 O
X VSS_LO H1 800 2250 100 U 50 50 1 1 P
X UART_RX H10 -1700 -950 100 L 50 50 1 1 I
X PCM_IN H11 -1700 -1850 100 L 50 50 1 1 I
X VREG_EN H2 -550 2250 100 U 50 50 1 1 I
X PIO[8] H3 -1700 300 100 L 50 50 1 1 B
X UART_RTS H9 -1700 -1050 100 L 50 50 1 1 T
X VDD_LO J1 250 2250 100 U 50 50 1 1 w
X UART_CTS J11 -1700 -1150 100 L 50 50 1 1 I
X VSS_ANA J2 900 2250 100 U 50 50 1 1 P
X PIO[2] J3 -1700 -300 100 L 50 50 1 1 B
X A[2] J4 1650 350 100 R 50 50 1 1 T
X A[3] J4 1650 450 100 R 50 50 1 1 T
X A[4] J5 1650 550 100 R 50 50 1 1 T
X WEB J6 1650 -2050 100 R 50 50 1 1 T
X A[8] J7 1650 950 100 R 50 50 1 1 T
X A[11] J8 1650 1250 100 R 50 50 1 1 T
X A[13] J9 1650 1450 100 R 50 50 1 1 T
X VREG_IN K1 -650 2250 100 U 50 50 1 1 W
X USB_DP K10 -1700 -1350 100 L 50 50 1 1 B
X USB_DN K11 -1700 -1450 100 L 50 50 1 1 B
X AIO[2] K2 -1700 -600 100 L 50 50 1 1 B
X AIO[1] K3 -1700 -500 100 L 50 50 1 1 B
X A[1] K4 1650 250 100 R 50 50 1 1 T
X A[5] K5 1650 650 100 R 50 50 1 1 T
X A[7] K6 1650 850 100 R 50 50 1 1 T
X A[17] K7 1650 1850 100 R 50 50 1 1 T
X A[10] K8 1650 1150 100 R 50 50 1 1 T
X A[14] K9 1650 1550 100 R 50 50 1 1 T
X XTAL_IN L1 -1700 1050 100 L 50 50 1 1 P
X A[15] L10 1650 1650 100 R 50 50 1 1 T
X VDD_USB L11 -350 2250 100 U 50 50 1 1 w
X XTAL_OUT L2 -1700 950 100 L 50 50 1 1 P
X VDD_ANA L3 350 2250 100 U 50 50 1 1 w
X A10[0] L4 -1700 -400 100 L 50 50 1 1 B
X A[6] L6 1650 750 100 R 50 50 1 1 T
X A[18] L7 1650 1950 100 R 50 50 1 1 T
X A[9] L8 1650 1050 100 R 50 50 1 1 T
X A[12] L9 1650 1350 100 R 50 50 1 1 T
ENDDRAW
ENDDEF
#
# JEDEC-FPDRAM
#
DEF JEDEC-FPDRAM U 0 40 Y Y 1 F N
F0 "U" 200 600 50 H V C CNN
F1 "JEDEC-FPDRAM" 0 0 50 V V C CNN
F2 "" 200 600 50 H I C CNN
F3 "" 200 600 50 H I C CNN
DRAW
S -350 550 400 -550 0 1 0 N
X IO1 1 -450 450 100 R 50 50 1 1 T
X VCC 10 -450 -450 100 R 50 50 1 1 W
X A4 11 500 -450 100 L 50 50 1 1 I
X A5 12 500 -350 100 L 50 50 1 1 I
X A6 13 500 -250 100 L 50 50 1 1 I
X A7 14 500 -150 100 L 50 50 1 1 I
X A8 15 500 -50 100 L 50 50 1 1 I
X /OE 16 500 50 100 L 50 50 1 1 I
X /CAS 17 500 150 100 L 50 50 1 1 I
X IO3 18 500 250 100 L 50 50 1 1 T
X IO4 19 500 350 100 L 50 50 1 1 T
X IO2 2 -450 350 100 R 50 50 1 1 T
X VSS 20 500 450 100 L 50 50 1 1 w
X /WE 3 -450 250 100 R 50 50 1 1 I
X /RAS 4 -450 150 100 R 50 50 1 1 I
X A9 5 -450 50 100 R 50 50 1 1 I
X A0 6 -450 -50 100 R 50 50 1 1 I
X A1 7 -450 -150 100 R 50 50 1 1 I
X A2 8 -450 -250 100 R 50 50 1 1 I
X A3 9 -450 -350 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# JEDEC-FPDRAM_xMbx1
#
DEF JEDEC-FPDRAM_xMbx1 U 0 40 Y Y 1 F N
F0 "U" 200 600 50 H V C CNN
F1 "JEDEC-FPDRAM_xMbx1" 0 0 50 V V C CNN
F2 "" 200 600 50 H I C CNN
F3 "" 200 600 50 H I C CNN
DRAW
S -350 550 400 -550 0 1 0 N
X Din 1 -450 450 100 R 50 50 1 1 I
X VCC 10 -450 -450 100 R 50 50 1 1 W
X A4 11 500 -450 100 L 50 50 1 1 I
X A5 12 500 -350 100 L 50 50 1 1 I
X A6 13 500 -250 100 L 50 50 1 1 I
X A7 14 500 -150 100 L 50 50 1 1 I
X A8 15 500 -50 100 L 50 50 1 1 I
X A9 16 500 50 100 L 50 50 1 1 I
X NC 17 500 150 100 L 50 50 1 1 N
X /CAS 18 500 250 100 L 50 50 1 1 I
X Dout 19 500 350 100 L 50 50 1 1 O
X /WE 2 -450 350 100 R 50 50 1 1 I
X VSS 20 500 450 100 L 50 50 1 1 w
X /RAS 3 -450 250 100 R 50 50 1 1 I
X TF 4 -450 150 100 R 50 50 1 1 I
X NC 5 -450 50 100 R 50 50 1 1 N
X A0 6 -450 -50 100 R 50 50 1 1 I
X A1 7 -450 -150 100 R 50 50 1 1 I
X A2 8 -450 -250 100 R 50 50 1 1 I
X A3 9 -450 -350 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# JEDEC-FPDRAM_xMbx4
#
DEF JEDEC-FPDRAM_xMbx4 U 0 40 Y Y 1 F N
F0 "U" 200 600 50 H V C CNN
F1 "JEDEC-FPDRAM_xMbx4" 0 0 50 V V C CNN
F2 "" 200 600 50 H I C CNN
F3 "" 200 600 50 H I C CNN
DRAW
S -350 550 400 -550 0 1 0 N
X IO1 1 -450 450 100 R 50 50 1 1 T
X VCC 10 -450 -450 100 R 50 50 1 1 W
X A4 11 500 -450 100 L 50 50 1 1 I
X A5 12 500 -350 100 L 50 50 1 1 I
X A6 13 500 -250 100 L 50 50 1 1 I
X A7 14 500 -150 100 L 50 50 1 1 I
X A8 15 500 -50 100 L 50 50 1 1 I
X /OE 16 500 50 100 L 50 50 1 1 I
X /CAS 17 500 150 100 L 50 50 1 1 I
X IO3 18 500 250 100 L 50 50 1 1 T
X IO4 19 500 350 100 L 50 50 1 1 T
X IO2 2 -450 350 100 R 50 50 1 1 T
X VSS 20 500 450 100 L 50 50 1 1 w
X /WE 3 -450 250 100 R 50 50 1 1 I
X /RAS 4 -450 150 100 R 50 50 1 1 I
X A9 5 -450 50 100 R 50 50 1 1 I
X A0 6 -450 -50 100 R 50 50 1 1 I
X A1 7 -450 -150 100 R 50 50 1 1 I
X A2 8 -450 -250 100 R 50 50 1 1 I
X A3 9 -450 -350 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# M29W800DB
#
DEF M29W800DB U 0 40 Y Y 1 F N
F0 "U" 50 -50 50 H V C CNN
F1 "M29W800DB" 0 50 50 H V C CNN
F2 "Sebs:TFBGA-48_6x8mm_Pitch_0.80mm" 100 250 50 H I C CNN
F3 "" 400 -50 50 H I C CNN
DRAW
S -700 950 550 -1250 0 1 0 N
X A3 A1 550 550 100 R 50 50 1 1 I
X A7 A2 550 150 100 R 50 50 1 1 I
X RB A3 -150 950 100 U 50 50 1 1 C I
X W A4 250 950 100 U 50 50 1 1 I I
X A9 A5 550 -50 100 R 50 50 1 1 I
X A13 A6 550 -450 100 R 50 50 1 1 I
X A4 B1 550 450 100 R 50 50 1 1 I
X A17 B2 550 -850 100 R 50 50 1 1 I
X NC B3 -100 -1250 100 D 50 50 1 1 N
X RP B4 -50 950 100 U 50 50 1 1 I I
X A8 B5 550 50 100 R 50 50 1 1 I
X A12 B6 550 -350 100 R 50 50 1 1 I
X A2 C1 550 650 100 R 50 50 1 1 I
X A6 C2 550 250 100 R 50 50 1 1 I
X A18 C3 550 -950 100 R 50 50 1 1 I
X NC C4 -200 -1250 100 D 50 50 1 1 N
X A10 C5 550 -150 100 R 50 50 1 1 I
X A14 C6 550 -550 100 R 50 50 1 1 I
X A1 D1 550 750 100 R 50 50 1 1 I
X A5 D2 550 350 100 R 50 50 1 1 I
X NC D3 -300 -1250 100 D 50 50 1 1 N
X NC D4 -400 -1250 100 D 50 50 1 1 N
X A11 D5 550 -250 100 R 50 50 1 1 I
X A15 D6 550 -650 100 R 50 50 1 1 I
X A0 E1 550 850 100 R 50 50 1 1 I
X DQ0 E2 -700 700 100 L 50 50 1 1 B
X DQ2 E3 -700 500 100 L 50 50 1 1 B
X DQ5 E4 -700 200 100 L 50 50 1 1 B
X DQ7 E5 -700 0 100 L 50 50 1 1 B
X A16 E6 550 -750 100 R 50 50 1 1 I
X E F1 150 950 100 U 50 50 1 1 I I
X DQ8 F2 -700 -100 100 L 50 50 1 1 T
X DQ10 F3 -700 -300 100 L 50 50 1 1 T
X DQ12 F4 -700 -500 100 L 50 50 1 1 T
X DQ14 F5 -700 -700 100 L 50 50 1 1 T
X BYTE F6 -250 950 100 U 50 50 1 1 I I
X G G1 50 950 100 U 50 50 1 1 I I
X DQ9 G2 -700 -200 100 L 50 50 1 1 T
X DQ11 G3 -700 -400 100 L 50 50 1 1 T
X VCC G4 300 -1250 100 D 50 50 1 1 W
X DQ13 G5 -700 -600 100 L 50 50 1 1 T
X DQ15/A-1 G6 -700 -800 100 L 50 50 1 1 B
X VSS H1 200 -1250 100 D 50 50 1 1 W
X DQ1 H2 -700 600 100 L 50 50 1 1 B
X DQ3 H3 -700 400 100 L 50 50 1 1 B
X DQ4 H4 -700 300 100 L 50 50 1 1 B
X DQ6 H5 -700 100 100 L 50 50 1 1 B
X VSS H6 100 -1250 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
