Input directory: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test
Actual directory: /data1/home/rnicolai/LEM_GDML_upgrade/PythonMacros
Input directory: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test
Global input directory: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test
List of directories: ['Progress_monitoring', 'Text_output', 'log', 'bash_scripts', 'condor_scripts', 'report.txt', 'Analysis_output', 'config.txt', 'steering_files', 'GDML_src', 'Geant_macros', 'DST']
Directory: Progress_monitoring
Directory: Text_output
Directory: log
Directory: bash_scripts
Directory: condor_scripts
Directory: Analysis_output
Directory: steering_files
Directory: GDML_src
Directory: Geant_macros
Directory: DST
DirectoryCheck: 5
The input directory is correct.
Continue...
Not in the project directory. Go up one level.
Actual directory: /data1/home/rnicolai/LEM_GDML_upgrade/OUT
Not in the project directory. Go up one level.
Actual directory: /data1/home/rnicolai/LEM_GDML_upgrade
Project directory: /data1/home/rnicolai/LEM_GDML_upgrade
ROOT macros directory: /data1/home/rnicolai/LEM_GDML_upgrade/ROOT
Python directory: /data1/home/rnicolai/LEM_GDML_upgrade/PythonMacros
GDML_src directory: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/GDML_src
DST directory: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST
OnlyLatex is False: I need to re run the ROOT processing. I need to clean the Analysis_output directory
The Analysis_output directory already exists
Do you want to overwrite it? [y/n]hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j9_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j5_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j7_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j6_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j3_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j1_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j8_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j2_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j8_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j2_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j9_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j1_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j5_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j0_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j3_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j6_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j7_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j3_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j5_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j9_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j4_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j8_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j2_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j6_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j1_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j9_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j5_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j7_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j6_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j3_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j1_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j8_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j2_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j8_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j2_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j9_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j1_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j5_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j0_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j3_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j6_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j7_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j3_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j5_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j9_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j4_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j8_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j2_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j6_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j1_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_t0.root:/
Filse processed by Cluter
Merging files...
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_j0_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j0_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_j7_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/e-_j0_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j0_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/proton_j7_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_4/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j0_t0.roothadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j9_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j5_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j7_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j6_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j3_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j1_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j8_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j2_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/e-_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j8_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j2_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j9_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j1_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j5_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j0_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j3_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j6_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j7_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j3_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j5_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j9_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j4_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j8_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j2_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j6_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j1_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j9_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j5_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j7_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j6_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j3_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j1_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j8_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j2_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j8_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j2_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j9_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j1_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j5_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j0_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j3_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j6_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j7_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j3_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j5_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j9_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j4_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j8_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j2_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j6_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j1_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j9_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j5_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j7_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j6_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j3_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j1_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j8_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j2_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_t0.root:/

hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j0_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/proton_j7_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_5/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/e-_j0_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j0_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/proton_j7_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_3/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/e-_j0_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j0_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j7_t0.roothadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j8_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j2_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j9_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j1_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j5_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j4_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j0_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j3_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j6_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_j7_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/proton_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j3_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j5_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j9_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j4_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j8_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j2_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j6_t0.root
hadd Source file 9: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j1_t0.root
hadd Source file 10: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j5_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j6_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j3_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j1_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j8_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j2_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j8_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j2_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j1_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j5_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j0_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j3_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j6_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j7_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_t0.root:/
hadd Target file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j3_t0.root
hadd Source file 2: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j7_t0.root
hadd Source file 3: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j5_t0.root
hadd Source file 4: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j8_t0.root
hadd Source file 5: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j2_t0.root
hadd Source file 6: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j6_t0.root
hadd Source file 7: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j1_t0.root
hadd Source file 8: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j0_t0.root
hadd Target path: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_t0.root:/

Processing /data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root","e-_t0","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)...
Setting aliases for /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_PlasticVetoBottom
BranchName[8] = Ed_LV_PlasticVetoTop
BranchName[9] = Ed_LV_Calo
BranchName[10] = Ed_LV_SiliconDetector_Thin_0
BranchName[11] = Ed_LV_SiliconDetector_Thin_1
BranchName[12] = Ed_LV_SiliconDetector_Thin_2
BranchName[13] = Ed_LV_SiliconDetector_Thin_3
BranchName[14] = Ed_LV_SiliconDetector_Thin_4
BranchName[15] = Ed_LV_SiliconDetector_Thick_0
BranchName[16] = Ed_LV_SiliconDetector_Thick_1
BranchName[17] = Ed_LV_SiliconDetector_Thick_2
BranchName[18] = Ed_LV_SiliconDetector_Thick_3
BranchName[19] = Ed_LV_SiliconDetector_Thick_4
gEd_LV_PlasticVetoBottom = (Ed_LV_PlasticVetoBottom)*(1 + wnorm0 * 0.2)
gEd_LV_PlasticVetoTop = (Ed_LV_PlasticVetoTop)*(1 + wnorm1 * 0.2)
gEd_LV_Calo = (Ed_LV_Calo)*(1 + wnorm2 * 0.2)
gEd_LV_SiliconDetector_Thin_0 = (Ed_LV_SiliconDetector_Thin_0)*(1 + wnorm3 * 0.01)
gEd_LV_SiliconDetector_Thin_1 = (Ed_LV_SiliconDetector_Thin_1)*(1 + wnorm4 * 0.01)
gEd_LV_SiliconDetector_Thin_2 = (Ed_LV_SiliconDetector_Thin_2)*(1 + wnorm5 * 0.01)
gEd_LV_SiliconDetector_Thin_3 = (Ed_LV_SiliconDetector_Thin_3)*(1 + wnorm6 * 0.01)
gEd_LV_SiliconDetector_Thin_4 = (Ed_LV_SiliconDetector_Thin_4)*(1 + wnorm7 * 0.01)
gEd_LV_SiliconDetector_Thick_0 = (Ed_LV_SiliconDetector_Thick_0)*(1 + wnorm8 * 0.01)
gEd_LV_SiliconDetector_Thick_1 = (Ed_LV_SiliconDetector_Thick_1)*(1 + wnorm9 * 0.01)
gEd_LV_SiliconDetector_Thick_2 = (Ed_LV_SiliconDetector_Thick_2)*(1 + wnorm10 * 0.01)
gEd_LV_SiliconDetector_Thick_3 = (Ed_LV_SiliconDetector_Thick_3)*(1 + wnorm11 * 0.01)
gEd_LV_SiliconDetector_Thick_4 = (Ed_LV_SiliconDetector_Thick_4)*(1 + wnorm12 * 0.01)
TotThin = ((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))
TotThick = ((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))
gTotThin = ((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))
gTotThick = ((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))
TotThickCalo = ((((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
gTotThickCalo = ((((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(gEd_LV_Calo > 0.1))
TotalEnergy = ((((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))) + (((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
gTotalEnergy = ((((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))) + (((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(Ed_LV_Calo > 0.1))
PID = TMath::Log10((TotalEnergy)*(TotThin))
gPID = TMath::Log10((gTotalEnergy)*(gTotThin))
PID_noCalo = TMath::Log10((Ed_LV_Calo)*(TotThin))
gPID_noCalo = TMath::Log10((gEd_LV_Calo)*(gTotThin))
NCVF = (RandEnergy - TotalEnergy)/RandEnergy
Defining good events for pairEd_LV_SiliconDetector_Thin_0 & Ed_LV_SiliconDetector_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_1 & Ed_LV_SiliconDetector_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_2 & Ed_LV_SiliconDetector_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_3 & Ed_LV_SiliconDetector_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_4 & Ed_LV_SiliconDetector_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))
ConditionDrilledVeto = (Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1)
ConditionGoodEvents = ((1*((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) < 2.0) && (((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_0 & Ed_LV_SiliconDetector_Thick_0
ConditionGoodEventsSinglePair[0] = (((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_1 & Ed_LV_SiliconDetector_Thick_1
ConditionGoodEventsSinglePair[1] = (((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_2 & Ed_LV_SiliconDetector_Thick_2
ConditionGoodEventsSinglePair[2] = (((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_3 & Ed_LV_SiliconDetector_Thick_3
ConditionGoodEventsSinglePair[3] = (((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_4 & Ed_LV_SiliconDetector_Thick_4
ConditionGoodEventsSinglePair[4] = (((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
ConditionNoCalo = (Ed_LV_Calo < 0.1)
Particle e-_t0
Copy No 	 Std X 	 Std Y 	 # Events 
0 	0 	0 0
1 	0 	0 0
2 	0 	0 0
3 	0 	0 0
4 	0 	0 0

Processing /data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root","proton_t0","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)...
Setting aliases for /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_PlasticVetoBottom
BranchName[8] = Ed_LV_PlasticVetoTop
BranchName[9] = Ed_LV_Calo
BranchName[10] = Ed_LV_SiliconDetector_Thin_0
BranchName[11] = Ed_LV_SiliconDetector_Thin_1
BranchName[12] = Ed_LV_SiliconDetector_Thin_2
BranchName[13] = Ed_LV_SiliconDetector_Thin_3
BranchName[14] = Ed_LV_SiliconDetector_Thin_4
BranchName[15] = Ed_LV_SiliconDetector_Thick_0
BranchName[16] = Ed_LV_SiliconDetector_Thick_1
BranchName[17] = Ed_LV_SiliconDetector_Thick_2
BranchName[18] = Ed_LV_SiliconDetector_Thick_3
BranchName[19] = Ed_LV_SiliconDetector_Thick_4
gEd_LV_PlasticVetoBottom = (Ed_LV_PlasticVetoBottom)*(1 + wnorm0 * 0.2)
gEd_LV_PlasticVetoTop = (Ed_LV_PlasticVetoTop)*(1 + wnorm1 * 0.2)
gEd_LV_Calo = (Ed_LV_Calo)*(1 + wnorm2 * 0.2)
gEd_LV_SiliconDetector_Thin_0 = (Ed_LV_SiliconDetector_Thin_0)*(1 + wnorm3 * 0.01)
gEd_LV_SiliconDetector_Thin_1 = (Ed_LV_SiliconDetector_Thin_1)*(1 + wnorm4 * 0.01)
gEd_LV_SiliconDetector_Thin_2 = (Ed_LV_SiliconDetector_Thin_2)*(1 + wnorm5 * 0.01)
gEd_LV_SiliconDetector_Thin_3 = (Ed_LV_SiliconDetector_Thin_3)*(1 + wnorm6 * 0.01)
gEd_LV_SiliconDetector_Thin_4 = (Ed_LV_SiliconDetector_Thin_4)*(1 + wnorm7 * 0.01)
gEd_LV_SiliconDetector_Thick_0 = (Ed_LV_SiliconDetector_Thick_0)*(1 + wnorm8 * 0.01)
gEd_LV_SiliconDetector_Thick_1 = (Ed_LV_SiliconDetector_Thick_1)*(1 + wnorm9 * 0.01)
gEd_LV_SiliconDetector_Thick_2 = (Ed_LV_SiliconDetector_Thick_2)*(1 + wnorm10 * 0.01)
gEd_LV_SiliconDetector_Thick_3 = (Ed_LV_SiliconDetector_Thick_3)*(1 + wnorm11 * 0.01)
gEd_LV_SiliconDetector_Thick_4 = (Ed_LV_SiliconDetector_Thick_4)*(1 + wnorm12 * 0.01)
TotThin = ((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))
TotThick = ((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))
gTotThin = ((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))
gTotThick = ((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))
TotThickCalo = ((((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
gTotThickCalo = ((((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(gEd_LV_Calo > 0.1))
TotalEnergy = ((((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))) + (((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
gTotalEnergy = ((((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))) + (((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(Ed_LV_Calo > 0.1))
PID = TMath::Log10((TotalEnergy)*(TotThin))
gPID = TMath::Log10((gTotalEnergy)*(gTotThin))
PID_noCalo = TMath::Log10((Ed_LV_Calo)*(TotThin))
gPID_noCalo = TMath::Log10((gEd_LV_Calo)*(gTotThin))
NCVF = (RandEnergy - TotalEnergy)/RandEnergy
Defining good events for pairEd_LV_SiliconDetector_Thin_0 & Ed_LV_SiliconDetector_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_1 & Ed_LV_SiliconDetector_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_2 & Ed_LV_SiliconDetector_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_3 & Ed_LV_SiliconDetector_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_4 & Ed_LV_SiliconDetector_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))
ConditionDrilledVeto = (Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1)
ConditionGoodEvents = ((1*((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) < 2.0) && (((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_0 & Ed_LV_SiliconDetector_Thick_0
ConditionGoodEventsSinglePair[0] = (((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_1 & Ed_LV_SiliconDetector_Thick_1
ConditionGoodEventsSinglePair[1] = (((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_2 & Ed_LV_SiliconDetector_Thick_2
ConditionGoodEventsSinglePair[2] = (((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_3 & Ed_LV_SiliconDetector_Thick_3
ConditionGoodEventsSinglePair[3] = (((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_4 & Ed_LV_SiliconDetector_Thick_4
ConditionGoodEventsSinglePair[4] = (((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
ConditionNoCalo = (Ed_LV_Calo < 0.1)
Particle proton_t0
Copy No 	 Std X 	 Std Y 	 # Events 
0 	0 	0 0
1 	0 	0 0
2 	0 	0 0
3 	0 	0 0
4 	0 	0 0

Processing /data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root","alpha_t0","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)...
Setting aliases for /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_PlasticVetoBottom
BranchName[8] = Ed_LV_PlasticVetoTop
BranchName[9] = Ed_LV_Calo
BranchName[10] = Ed_LV_SiliconDetector_Thin_0
BranchName[11] = Ed_LV_SiliconDetector_Thin_1
BranchName[12] = Ed_LV_SiliconDetector_Thin_2
BranchName[13] = Ed_LV_SiliconDetector_Thin_3
BranchName[14] = Ed_LV_SiliconDetector_Thin_4
BranchName[15] = Ed_LV_SiliconDetector_Thick_0
BranchName[16] = Ed_LV_SiliconDetector_Thick_1
BranchName[17] = Ed_LV_SiliconDetector_Thick_2
BranchName[18] = Ed_LV_SiliconDetector_Thick_3
BranchName[19] = Ed_LV_SiliconDetector_Thick_4
gEd_LV_PlasticVetoBottom = (Ed_LV_PlasticVetoBottom)*(1 + wnorm0 * 0.2)
gEd_LV_PlasticVetoTop = (Ed_LV_PlasticVetoTop)*(1 + wnorm1 * 0.2)
gEd_LV_Calo = (Ed_LV_Calo)*(1 + wnorm2 * 0.2)
gEd_LV_SiliconDetector_Thin_0 = (Ed_LV_SiliconDetector_Thin_0)*(1 + wnorm3 * 0.01)
gEd_LV_SiliconDetector_Thin_1 = (Ed_LV_SiliconDetector_Thin_1)*(1 + wnorm4 * 0.01)
gEd_LV_SiliconDetector_Thin_2 = (Ed_LV_SiliconDetector_Thin_2)*(1 + wnorm5 * 0.01)
gEd_LV_SiliconDetector_Thin_3 = (Ed_LV_SiliconDetector_Thin_3)*(1 + wnorm6 * 0.01)
gEd_LV_SiliconDetector_Thin_4 = (Ed_LV_SiliconDetector_Thin_4)*(1 + wnorm7 * 0.01)
gEd_LV_SiliconDetector_Thick_0 = (Ed_LV_SiliconDetector_Thick_0)*(1 + wnorm8 * 0.01)
gEd_LV_SiliconDetector_Thick_1 = (Ed_LV_SiliconDetector_Thick_1)*(1 + wnorm9 * 0.01)
gEd_LV_SiliconDetector_Thick_2 = (Ed_LV_SiliconDetector_Thick_2)*(1 + wnorm10 * 0.01)
gEd_LV_SiliconDetector_Thick_3 = (Ed_LV_SiliconDetector_Thick_3)*(1 + wnorm11 * 0.01)
gEd_LV_SiliconDetector_Thick_4 = (Ed_LV_SiliconDetector_Thick_4)*(1 + wnorm12 * 0.01)
TotThin = ((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))
TotThick = ((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))
gTotThin = ((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))
gTotThick = ((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))
TotThickCalo = ((((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
gTotThickCalo = ((((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(gEd_LV_Calo > 0.1))
TotalEnergy = ((((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))) + (((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
gTotalEnergy = ((((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))) + (((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(Ed_LV_Calo > 0.1))
PID = TMath::Log10((TotalEnergy)*(TotThin))
gPID = TMath::Log10((gTotalEnergy)*(gTotThin))
PID_noCalo = TMath::Log10((Ed_LV_Calo)*(TotThin))
gPID_noCalo = TMath::Log10((gEd_LV_Calo)*(gTotThin))
NCVF = (RandEnergy - TotalEnergy)/RandEnergy
Defining good events for pairEd_LV_SiliconDetector_Thin_0 & Ed_LV_SiliconDetector_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_1 & Ed_LV_SiliconDetector_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_2 & Ed_LV_SiliconDetector_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_3 & Ed_LV_SiliconDetector_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))
Defining good events for pairEd_LV_SiliconDetector_Thin_4 & Ed_LV_SiliconDetector_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))
ConditionDrilledVeto = (Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1)
ConditionGoodEvents = ((1*((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04)) + 1*((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) < 2.0) && (((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))|| ((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_0 & Ed_LV_SiliconDetector_Thick_0
ConditionGoodEventsSinglePair[0] = (((Ed_LV_SiliconDetector_Thin_0 > 0.04) && (Ed_LV_SiliconDetector_Thick_0 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_1 & Ed_LV_SiliconDetector_Thick_1
ConditionGoodEventsSinglePair[1] = (((Ed_LV_SiliconDetector_Thin_1 > 0.04) && (Ed_LV_SiliconDetector_Thick_1 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_2 & Ed_LV_SiliconDetector_Thick_2
ConditionGoodEventsSinglePair[2] = (((Ed_LV_SiliconDetector_Thin_2 > 0.04) && (Ed_LV_SiliconDetector_Thick_2 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_3 & Ed_LV_SiliconDetector_Thick_3
ConditionGoodEventsSinglePair[3] = (((Ed_LV_SiliconDetector_Thin_3 > 0.04) && (Ed_LV_SiliconDetector_Thick_3 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
Defining good events for pairEd_LV_SiliconDetector_Thin_4 & Ed_LV_SiliconDetector_Thick_4
ConditionGoodEventsSinglePair[4] = (((Ed_LV_SiliconDetector_Thin_4 > 0.04) && (Ed_LV_SiliconDetector_Thick_4 > 0.04))) && ((Ed_LV_PlasticVetoBottom < 0.1) && (Ed_LV_PlasticVetoTop < 0.1))
ConditionNoCalo = (Ed_LV_Calo < 0.1)
Particle alpha_t0
Copy No 	 Std X 	 Std Y 	 # Events 
0 	0 	0 0
1 	0 	0 0
2 	0 	0 0
3 	0 	0 0
4 	0 	0 0

Processing /data1/home/rnicolai/LEM_GDML_upgrade/ROOT/PID.C(3,"/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/FileNames.txt","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/EnergyGen.txt","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.08,500.0,0.04,0.04,0.1,"/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/SiliconPosition.txt")...
FileNames[0] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/e-_t0_alias.root
FileNames_noExt[0] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/e-_t0_alias.root
FileNames_noExt[0] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/e-_t0_alias
FileNames_noPath[0] = e-_t0_alias
FileNames[1] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/proton_t0_alias.root
FileNames_noExt[1] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/proton_t0_alias.root
FileNames_noExt[1] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/proton_t0_alias
FileNames_noPath[1] = proton_t0_alias
FileNames[2] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/alpha_t0_alias.root
FileNames_noExt[2] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/alpha_t0_alias.root
FileNames_noExt[2] = /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/alpha_t0_alias
FileNames_noPath[2] = alpha_t0_alias
token = 1
token = 2
token = 17.9885
token = 18.004
token = 49.85
token = 6.909882989426483
number = 2
token = 1
token = 0
token = 0.00407203
token = -0.0868319
token = 49.8501
token = 4.184141935941865
number = 0
token = 0
token = 1
token = -18.0038
token = 17.9893
token = 63.55
token = 6.909882989426483
number = 1
token = 0
token = 4
token = -17.9908
token = -18.0028
token = 63.55
token = 6.909882989426483
number = 4
token = 0
token = 0
token = -0.00161593
token = -0.0807953
token = 63.5499
token = 4.184141935941865
number = 0
token = 0
token = 2
token = 17.9867
token = 18.0107
token = 63.5499
token = 6.909882989426483
number = 2
token = 0
token = 3
token = 17.9911
token = -17.9815
token = 63.5501
token = 6.909882989426483
number = 3
token = 1
token = 4
token = -17.9772
token = -18.0113
token = 49.8499
token = 6.909882989426483
number = 4
token = 1
token = 1
token = -18.0128
token = 17.9909
token = 49.8501
token = 6.909882989426483
number = 1
token = 1
token = 3
token = 17.9998
token = -17.9934
token = 49.85
token = 6.909882989426483
number = 3
AliasName = wnorm0
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm1
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm2
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm3
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm4
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm5
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm6
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm7
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm8
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm9
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm10
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm11
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm12
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = gEd_LV_PlasticVetoBottom
AliasDefinition = (Ed_LV_PlasticVetoBottom)*(1 + wnorm0 * 0.2)
AliasName = gEd_LV_PlasticVetoTop
AliasDefinition = (Ed_LV_PlasticVetoTop)*(1 + wnorm1 * 0.2)
AliasName = gEd_LV_Calo
AliasDefinition = (Ed_LV_Calo)*(1 + wnorm2 * 0.2)
AliasName = gEd_LV_SiliconDetector_Thin_0
AliasDefinition = (Ed_LV_SiliconDetector_Thin_0)*(1 + wnorm3 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_1
AliasDefinition = (Ed_LV_SiliconDetector_Thin_1)*(1 + wnorm4 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_2
AliasDefinition = (Ed_LV_SiliconDetector_Thin_2)*(1 + wnorm5 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_3
AliasDefinition = (Ed_LV_SiliconDetector_Thin_3)*(1 + wnorm6 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_4
AliasDefinition = (Ed_LV_SiliconDetector_Thin_4)*(1 + wnorm7 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_0
AliasDefinition = (Ed_LV_SiliconDetector_Thick_0)*(1 + wnorm8 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_1
AliasDefinition = (Ed_LV_SiliconDetector_Thick_1)*(1 + wnorm9 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_2
AliasDefinition = (Ed_LV_SiliconDetector_Thick_2)*(1 + wnorm10 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_3
AliasDefinition = (Ed_LV_SiliconDetector_Thick_3)*(1 + wnorm11 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_4
AliasDefinition = (Ed_LV_SiliconDetector_Thick_4)*(1 + wnorm12 * 0.01)
AliasName = TotThin
AliasDefinition = ((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))
AliasName = TotThick
AliasDefinition = ((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))
AliasName = gTotThin
AliasDefinition = ((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))
AliasName = gTotThick
AliasDefinition = ((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))
AliasName = TotThickCalo
AliasDefinition = ((((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = gTotThickCalo
AliasDefinition = ((((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(gEd_LV_Calo > 0.1))
AliasName = TotalEnergy
AliasDefinition = ((((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))) + (((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = gTotalEnergy
AliasDefinition = ((((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))) + (((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = NCVF
AliasDefinition = (RandEnergy - TotalEnergy)/RandEnergy
AliasName = PID
AliasDefinition = TMath::Log10((TotalEnergy)*(TotThin))
AliasName = gPID
AliasDefinition = TMath::Log10((gTotalEnergy)*(gTotThin))
AliasName = PID_noCalo
AliasDefinition = TMath::Log10((Ed_LV_Calo)*(TotThin))
AliasName = gPID_noCalo
AliasDefinition = TMath::Log10((gEd_LV_Calo)*(gTotThin))
AliasName = NormP
AliasDefinition = TMath::Sqrt(pDirX*pDirX + pDirY*pDirY + pDirZ*pDirZ)
AliasName = DirX
AliasDefinition = pDirX/NormP
AliasName = DirY
AliasDefinition = pDirY/NormP
AliasName = DirZ
AliasDefinition = (-pDirZ)/NormP
AliasName = dirTheta
AliasDefinition = TMath::ACos(DirZ)
AliasName = dirPhi
AliasDefinition = TMath::ATan2(DirY, DirX)
AliasName = dirPhiNew
AliasDefinition = (TMath::ATan2((TMath::Sin(dirTheta)*TMath::Cos(dirTheta)),(TMath::Cos(dirPhi))))
AliasName = dirThetaNew
AliasDefinition = (TMath::ATan2((TMath::Sin(dirTheta)*TMath::Sin(dirPhi)*TMath::Sin(dirPhiNew)),TMath::Cos(dirTheta)))
AliasName = wnorm0
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm1
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm2
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm3
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm4
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm5
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm6
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm7
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm8
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm9
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm10
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm11
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm12
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = gEd_LV_PlasticVetoBottom
AliasDefinition = (Ed_LV_PlasticVetoBottom)*(1 + wnorm0 * 0.2)
AliasName = gEd_LV_PlasticVetoTop
AliasDefinition = (Ed_LV_PlasticVetoTop)*(1 + wnorm1 * 0.2)
AliasName = gEd_LV_Calo
AliasDefinition = (Ed_LV_Calo)*(1 + wnorm2 * 0.2)
AliasName = gEd_LV_SiliconDetector_Thin_0
AliasDefinition = (Ed_LV_SiliconDetector_Thin_0)*(1 + wnorm3 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_1
AliasDefinition = (Ed_LV_SiliconDetector_Thin_1)*(1 + wnorm4 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_2
AliasDefinition = (Ed_LV_SiliconDetector_Thin_2)*(1 + wnorm5 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_3
AliasDefinition = (Ed_LV_SiliconDetector_Thin_3)*(1 + wnorm6 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_4
AliasDefinition = (Ed_LV_SiliconDetector_Thin_4)*(1 + wnorm7 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_0
AliasDefinition = (Ed_LV_SiliconDetector_Thick_0)*(1 + wnorm8 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_1
AliasDefinition = (Ed_LV_SiliconDetector_Thick_1)*(1 + wnorm9 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_2
AliasDefinition = (Ed_LV_SiliconDetector_Thick_2)*(1 + wnorm10 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_3
AliasDefinition = (Ed_LV_SiliconDetector_Thick_3)*(1 + wnorm11 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_4
AliasDefinition = (Ed_LV_SiliconDetector_Thick_4)*(1 + wnorm12 * 0.01)
AliasName = TotThin
AliasDefinition = ((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))
AliasName = TotThick
AliasDefinition = ((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))
AliasName = gTotThin
AliasDefinition = ((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))
AliasName = gTotThick
AliasDefinition = ((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))
AliasName = TotThickCalo
AliasDefinition = ((((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = gTotThickCalo
AliasDefinition = ((((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(gEd_LV_Calo > 0.1))
AliasName = TotalEnergy
AliasDefinition = ((((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))) + (((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = gTotalEnergy
AliasDefinition = ((((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))) + (((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = NCVF
AliasDefinition = (RandEnergy - TotalEnergy)/RandEnergy
AliasName = PID
AliasDefinition = TMath::Log10((TotalEnergy)*(TotThin))
AliasName = gPID
AliasDefinition = TMath::Log10((gTotalEnergy)*(gTotThin))
AliasName = PID_noCalo
AliasDefinition = TMath::Log10((Ed_LV_Calo)*(TotThin))
AliasName = gPID_noCalo
AliasDefinition = TMath::Log10((gEd_LV_Calo)*(gTotThin))
AliasName = NormP
AliasDefinition = TMath::Sqrt(pDirX*pDirX + pDirY*pDirY + pDirZ*pDirZ)
AliasName = DirX
AliasDefinition = pDirX/NormP
AliasName = DirY
AliasDefinition = pDirY/NormP
AliasName = DirZ
AliasDefinition = (-pDirZ)/NormP
AliasName = dirTheta
AliasDefinition = TMath::ACos(DirZ)
AliasName = dirPhi
AliasDefinition = TMath::ATan2(DirY, DirX)
AliasName = dirPhiNew
AliasDefinition = (TMath::ATan2((TMath::Sin(dirTheta)*TMath::Cos(dirTheta)),(TMath::Cos(dirPhi))))
AliasName = dirThetaNew
AliasDefinition = (TMath::ATan2((TMath::Sin(dirTheta)*TMath::Sin(dirPhi)*TMath::Sin(dirPhiNew)),TMath::Cos(dirTheta)))
AliasName = wnorm0
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm1
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm2
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm3
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm4
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm5
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm6
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm7
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm8
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm9
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm10
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm11
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = wnorm12
AliasDefinition = (sin(2 *pi*rndm)*sqrt(-2*log(rndm)))
AliasName = gEd_LV_PlasticVetoBottom
AliasDefinition = (Ed_LV_PlasticVetoBottom)*(1 + wnorm0 * 0.2)
AliasName = gEd_LV_PlasticVetoTop
AliasDefinition = (Ed_LV_PlasticVetoTop)*(1 + wnorm1 * 0.2)
AliasName = gEd_LV_Calo
AliasDefinition = (Ed_LV_Calo)*(1 + wnorm2 * 0.2)
AliasName = gEd_LV_SiliconDetector_Thin_0
AliasDefinition = (Ed_LV_SiliconDetector_Thin_0)*(1 + wnorm3 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_1
AliasDefinition = (Ed_LV_SiliconDetector_Thin_1)*(1 + wnorm4 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_2
AliasDefinition = (Ed_LV_SiliconDetector_Thin_2)*(1 + wnorm5 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_3
AliasDefinition = (Ed_LV_SiliconDetector_Thin_3)*(1 + wnorm6 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thin_4
AliasDefinition = (Ed_LV_SiliconDetector_Thin_4)*(1 + wnorm7 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_0
AliasDefinition = (Ed_LV_SiliconDetector_Thick_0)*(1 + wnorm8 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_1
AliasDefinition = (Ed_LV_SiliconDetector_Thick_1)*(1 + wnorm9 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_2
AliasDefinition = (Ed_LV_SiliconDetector_Thick_2)*(1 + wnorm10 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_3
AliasDefinition = (Ed_LV_SiliconDetector_Thick_3)*(1 + wnorm11 * 0.01)
AliasName = gEd_LV_SiliconDetector_Thick_4
AliasDefinition = (Ed_LV_SiliconDetector_Thick_4)*(1 + wnorm12 * 0.01)
AliasName = TotThin
AliasDefinition = ((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))
AliasName = TotThick
AliasDefinition = ((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))
AliasName = gTotThin
AliasDefinition = ((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))
AliasName = gTotThick
AliasDefinition = ((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))
AliasName = TotThickCalo
AliasDefinition = ((((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = gTotThickCalo
AliasDefinition = ((((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(gEd_LV_Calo > 0.1))
AliasName = TotalEnergy
AliasDefinition = ((((Ed_LV_SiliconDetector_Thin_0)*(Ed_LV_SiliconDetector_Thin_0 > 0.04)+(Ed_LV_SiliconDetector_Thin_1)*(Ed_LV_SiliconDetector_Thin_1 > 0.04)+(Ed_LV_SiliconDetector_Thin_2)*(Ed_LV_SiliconDetector_Thin_2 > 0.04)+(Ed_LV_SiliconDetector_Thin_3)*(Ed_LV_SiliconDetector_Thin_3 > 0.04)+(Ed_LV_SiliconDetector_Thin_4)*(Ed_LV_SiliconDetector_Thin_4 > 0.04))) + (((Ed_LV_SiliconDetector_Thick_0)*(Ed_LV_SiliconDetector_Thick_0 > 0.04)+(Ed_LV_SiliconDetector_Thick_1)*(Ed_LV_SiliconDetector_Thick_1 > 0.04)+(Ed_LV_SiliconDetector_Thick_2)*(Ed_LV_SiliconDetector_Thick_2 > 0.04)+(Ed_LV_SiliconDetector_Thick_3)*(Ed_LV_SiliconDetector_Thick_3 > 0.04)+(Ed_LV_SiliconDetector_Thick_4)*(Ed_LV_SiliconDetector_Thick_4 > 0.04))) + (Ed_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = gTotalEnergy
AliasDefinition = ((((gEd_LV_SiliconDetector_Thin_0)*(gEd_LV_SiliconDetector_Thin_0 > 0.04)+(gEd_LV_SiliconDetector_Thin_1)*(gEd_LV_SiliconDetector_Thin_1 > 0.04)+(gEd_LV_SiliconDetector_Thin_2)*(gEd_LV_SiliconDetector_Thin_2 > 0.04)+(gEd_LV_SiliconDetector_Thin_3)*(gEd_LV_SiliconDetector_Thin_3 > 0.04)+(gEd_LV_SiliconDetector_Thin_4)*(gEd_LV_SiliconDetector_Thin_4 > 0.04))) + (((gEd_LV_SiliconDetector_Thick_0)*(gEd_LV_SiliconDetector_Thick_0 > 0.04)+(gEd_LV_SiliconDetector_Thick_1)*(gEd_LV_SiliconDetector_Thick_1 > 0.04)+(gEd_LV_SiliconDetector_Thick_2)*(gEd_LV_SiliconDetector_Thick_2 > 0.04)+(gEd_LV_SiliconDetector_Thick_3)*(gEd_LV_SiliconDetector_Thick_3 > 0.04)+(gEd_LV_SiliconDetector_Thick_4)*(gEd_LV_SiliconDetector_Thick_4 > 0.04))) + (gEd_LV_Calo)*(Ed_LV_Calo > 0.1))
AliasName = NCVF
AliasDefinition = (RandEnergy - TotalEnergy)/RandEnergy
AliasName = PID
AliasDefinition = TMath::Log10((TotalEnergy)*(TotThin))
AliasName = gPID
AliasDefinition = TMath::Log10((gTotalEnergy)*(gTotThin))
AliasName = PID_noCalo
AliasDefinition = TMath::Log10((Ed_LV_Calo)*(TotThin))
AliasName = gPID_noCalo
AliasDefinition = TMath::Log10((gEd_LV_Calo)*(gTotThin))
AliasName = NormP
AliasDefinition = TMath::Sqrt(pDirX*pDirX + pDirY*pDirY + pDirZ*pDirZ)
AliasName = DirX
AliasDefinition = pDirX/NormP
AliasName = DirY
AliasDefinition = pDirY/NormP
AliasName = DirZ
AliasDefinition = (-pDirZ)/NormP
AliasName = dirTheta
AliasDefinition = TMath::ACos(DirZ)
AliasName = dirPhi
AliasDefinition = TMath::ATan2(DirY, DirX)
AliasName = dirPhiNew
AliasDefinition = (TMath::ATan2((TMath::Sin(dirTheta)*TMath::Cos(dirTheta)),(TMath::Cos(dirPhi))))
AliasName = dirThetaNew
AliasDefinition = (TMath::ATan2((TMath::Sin(dirTheta)*TMath::Sin(dirPhi)*TMath::Sin(dirPhiNew)),TMath::Cos(dirTheta)))
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_PlasticVetoBottom
BranchName[8] = Ed_LV_PlasticVetoTop
BranchName[9] = Ed_LV_Calo
BranchName[10] = Ed_LV_SiliconDetector_Thin_0
BranchName[11] = Ed_LV_SiliconDetector_Thin_1
BranchName[12] = Ed_LV_SiliconDetector_Thin_2
BranchName[13] = Ed_LV_SiliconDetector_Thin_3
BranchName[14] = Ed_LV_SiliconDetector_Thin_4
BranchName[15] = Ed_LV_SiliconDetector_Thick_0
BranchName[16] = Ed_LV_SiliconDetector_Thick_1
BranchName[17] = Ed_LV_SiliconDetector_Thick_2
BranchName[18] = Ed_LV_SiliconDetector_Thick_3
BranchName[19] = Ed_LV_SiliconDetector_Thick_4
Drawing Histo 0
Drawing Histo 1
Drawing Histo 2
Drawing Histo 3
Drawing Histo 4
Drawing Histo 5
Drawing Histo 6
Drawing Histo 7
Drawing Histo 8
Drawing Histo 9
Drawing Histo 10
Drawing Histo 11

hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j9_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j4_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_0/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/e-_j0_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j0_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/proton_j7_t0.root
hadd -f /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j3_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j7_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j5_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j8_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j2_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j6_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j1_t0.root /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_1/alpha_j0_t0.root
/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root
/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root
/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root
/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/e-_t0_alias.root
/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/proton_t0_alias.root
/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/alpha_t0_alias.root
Processing file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root
root -l -b -q '/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/e-_t0.root","e-_t0","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)'
Processing file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root
root -l -b -q '/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/proton_t0.root","proton_t0","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)'
Processing file: /data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root
root -l -b -q '/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/alpha_t0.root","alpha_t0","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)'
root -l -b -q '/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/PID.C(3,"/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/FileNames.txt","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/DST/GDML_file_2/EnergyGen.txt","/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2",0.08,500.0,0.04,0.04,0.1,"/data1/home/rnicolai/LEM_GDML_upgrade/OUT/Output_Geant4Simulation_20230819_test/Analysis_output/GDML_file_2/SiliconPosition.txt")'
Error in PID.C
