Fitter Status : Successful - Thu May 16 15:22:52 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Project
Top-level Entity Name : MAIN
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 16 %
    Combinational ALUTs : 1,582 / 12,480 ( 13 % )
    Dedicated logic registers : 780 / 12,480 ( 6 % )
Total registers : 780
Total pins : 85 / 343 ( 25 % )
Total virtual pins : 0
Total block memory bits : 6,144 / 419,328 ( 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
