// Seed: 3176639738
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri  id_3,
    input  wor  id_4,
    input  tri  id_5
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire [-1 : 1 'h0] id_3, id_4;
  assign id_3 = id_4;
  wire id_5, id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4[1 : 1]
);
  output logic [7:0] id_4;
  inout wire id_3;
  output wor id_2;
  output supply1 id_1;
  assign id_1 = -1;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign (weak1, weak0) id_2 = -1;
endmodule
