\doxysubsubsubsection{PWREx Register alias address }
\hypertarget{group___p_w_r_ex__register__alias__address}{}\label{group___p_w_r_ex__register__alias__address}\index{PWREx Register alias address@{PWREx Register alias address}}
Collaboration diagram for PWREx Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r_ex__register__alias__address}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{FPDS\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d09308d258629a5feea487cf8746c3}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208}{CR\+\_\+\+FPDS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{FPDS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{ODEN\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab052a815f96d2ff771d60fa0ca6fe7a}{PWR\+\_\+\+CR\+\_\+\+ODEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35}{CR\+\_\+\+ODEN\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{ODEN\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6539637fea57ffa3bbf919dbef6fd0e}{PWR\+\_\+\+CR\+\_\+\+ODSWEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54}{CR\+\_\+\+ODSWEN\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa659a4863e33eb0e499271d37854b22a}{PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec}{CR\+\_\+\+MRLVDS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665e37f571f0a5dd7094f451bb9392b3}{PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf}{CR\+\_\+\+LPLVDS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___p_w_r_ex__register__alias__address_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r_ex__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208}\index{PWREx Register alias address@{PWREx Register alias address}!CR\_FPDS\_BB@{CR\_FPDS\_BB}}
\index{CR\_FPDS\_BB@{CR\_FPDS\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_FPDS\_BB}{CR\_FPDS\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208} 
\#define CR\+\_\+\+FPDS\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{FPDS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00246}{246}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf}\index{PWREx Register alias address@{PWREx Register alias address}!CR\_LPLVDS\_BB@{CR\_LPLVDS\_BB}}
\index{CR\_LPLVDS\_BB@{CR\_LPLVDS\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_LPLVDS\_BB}{CR\_LPLVDS\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf} 
\#define CR\+\_\+\+LPLVDS\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00262}{262}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec}\index{PWREx Register alias address@{PWREx Register alias address}!CR\_MRLVDS\_BB@{CR\_MRLVDS\_BB}}
\index{CR\_MRLVDS\_BB@{CR\_MRLVDS\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_MRLVDS\_BB}{CR\_MRLVDS\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec} 
\#define CR\+\_\+\+MRLVDS\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00258}{258}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35}\index{PWREx Register alias address@{PWREx Register alias address}!CR\_ODEN\_BB@{CR\_ODEN\_BB}}
\index{CR\_ODEN\_BB@{CR\_ODEN\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_ODEN\_BB}{CR\_ODEN\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35} 
\#define CR\+\_\+\+ODEN\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{ODEN\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00250}{250}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54}\index{PWREx Register alias address@{PWREx Register alias address}!CR\_ODSWEN\_BB@{CR\_ODSWEN\_BB}}
\index{CR\_ODSWEN\_BB@{CR\_ODSWEN\_BB}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CR\_ODSWEN\_BB}{CR\_ODSWEN\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54} 
\#define CR\+\_\+\+ODSWEN\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00254}{254}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}\index{PWREx Register alias address@{PWREx Register alias address}!FPDS\_BIT\_NUMBER@{FPDS\_BIT\_NUMBER}}
\index{FPDS\_BIT\_NUMBER@{FPDS\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{FPDS\_BIT\_NUMBER}{FPDS\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019} 
\#define FPDS\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d09308d258629a5feea487cf8746c3}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00245}{245}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}\index{PWREx Register alias address@{PWREx Register alias address}!LPLVDS\_BIT\_NUMBER@{LPLVDS\_BIT\_NUMBER}}
\index{LPLVDS\_BIT\_NUMBER@{LPLVDS\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{LPLVDS\_BIT\_NUMBER}{LPLVDS\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f} 
\#define LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665e37f571f0a5dd7094f451bb9392b3}{PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00261}{261}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}\index{PWREx Register alias address@{PWREx Register alias address}!MRLVDS\_BIT\_NUMBER@{MRLVDS\_BIT\_NUMBER}}
\index{MRLVDS\_BIT\_NUMBER@{MRLVDS\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{MRLVDS\_BIT\_NUMBER}{MRLVDS\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24} 
\#define MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa659a4863e33eb0e499271d37854b22a}{PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00257}{257}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}\index{PWREx Register alias address@{PWREx Register alias address}!ODEN\_BIT\_NUMBER@{ODEN\_BIT\_NUMBER}}
\index{ODEN\_BIT\_NUMBER@{ODEN\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{ODEN\_BIT\_NUMBER}{ODEN\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70} 
\#define ODEN\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab052a815f96d2ff771d60fa0ca6fe7a}{PWR\+\_\+\+CR\+\_\+\+ODEN\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00249}{249}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}\index{PWREx Register alias address@{PWREx Register alias address}!ODSWEN\_BIT\_NUMBER@{ODSWEN\_BIT\_NUMBER}}
\index{ODSWEN\_BIT\_NUMBER@{ODSWEN\_BIT\_NUMBER}!PWREx Register alias address@{PWREx Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{ODSWEN\_BIT\_NUMBER}{ODSWEN\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50} 
\#define ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6539637fea57ffa3bbf919dbef6fd0e}{PWR\+\_\+\+CR\+\_\+\+ODSWEN\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00253}{253}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

