 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: R-2020.09
Date   : Wed Jun  7 19:37:13 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt_reg[5] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: cover_current_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  cnt_reg[5]/CK (DFFQX2)                   0.00       0.50 r
  cnt_reg[5]/Q (DFFQX2)                    0.43       0.93 r
  U1428/Y (INVX8)                          0.16       1.09 f
  U1562/Y (NAND2X4)                        0.21       1.29 r
  U1563/Y (NOR2X2)                         0.18       1.47 f
  U1199/Y (BUFX4)                          0.36       1.84 f
  U1162/Y (AOI22XL)                        0.48       2.32 r
  U1645/Y (NAND4X1)                        0.26       2.58 f
  U1049/Y (OAI21XL)                        0.54       3.12 r
  U1650/Y (AND4X4)                         0.35       3.47 r
  U1197/Y (NOR2X1)                         0.24       3.71 f
  U1121/Y (OAI21X2)                        0.31       4.02 r
  U1046/Y (OAI21X2)                        0.22       4.24 f
  U1127/Y (AOI222X4)                       0.68       4.93 r
  U1126/Y (INVX3)                          0.10       5.03 f
  U1125/Y (OAI22X4)                        0.19       5.22 r
  U1761/Y (AOI2BB2X2)                      0.27       5.49 r
  U1767/S (ADDFHX2)                        0.38       5.87 f
  U1766/Y (NOR2BX4)                        0.16       6.02 f
  U1768/Y (OAI211X1)                       0.31       6.33 r
  U1770/Y (NAND2X1)                        0.23       6.56 f
  U1771/Y (AOI21X4)                        0.15       6.72 r
  U1775/Y (NOR2X2)                         0.10       6.82 f
  U1776/Y (AOI221X2)                       0.36       7.18 r
  U1777/Y (NOR2X6)                         0.16       7.34 f
  U1780/Y (NAND2X6)                        0.14       7.48 r
  U1781/Y (NOR2X6)                         0.12       7.60 f
  U1783/Y (NAND2X6)                        0.15       7.75 r
  U1785/Y (NOR2X6)                         0.12       7.86 f
  U1787/Y (NOR2X4)                         0.11       7.98 r
  U1788/Y (AOI211X1)                       0.12       8.10 f
  cover_current_reg[5]/D (DFFQX1)          0.00       8.10 f
  data arrival time                                   8.10

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  cover_current_reg[5]/CK (DFFQX1)         0.00       8.40 r
  library setup time                      -0.29       8.11
  data required time                                  8.11
  -----------------------------------------------------------
  data required time                                  8.11
  data arrival time                                  -8.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
