dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
ins_a.v,verilog,xil_defaultlib,../../../../_lab3.srcs/sources_1/ip/ins_a/sim/ins_a.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
