--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml full_system.twx full_system.ncd -o full_system.twr
full_system.pcf

Design file:              full_system.ncd
Physical constraint file: full_system.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.616ns.
--------------------------------------------------------------------------------

Paths for end point system_counter/count_0 (SLICE_X42Y73.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_counter/count_3 (FF)
  Destination:          system_counter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_counter/count_3 to system_counter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.DQ      Tcko                  0.518   system_counter/count<3>
                                                       system_counter/count_3
    SLICE_X31Y73.A1      net (fanout=5)        1.042   system_counter/count<3>
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.811ns logic, 1.770ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_state_machine/state_FSM_FFd2 (FF)
  Destination:          system_counter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.776 - 0.821)
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_state_machine/state_FSM_FFd2 to system_counter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AMUX    Tshcko                0.594   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd2
    SLICE_X31Y73.A2      net (fanout=6)        0.847   system_state_machine/state_FSM_FFd2
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.887ns logic, 1.575ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_state_machine/state_FSM_FFd1 (FF)
  Destination:          system_counter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.776 - 0.821)
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_state_machine/state_FSM_FFd1 to system_counter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.456   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd1
    SLICE_X31Y73.A3      net (fanout=6)        0.834   system_state_machine/state_FSM_FFd1
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.749ns logic, 1.562ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point system_counter/count_1 (SLICE_X42Y73.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_counter/count_3 (FF)
  Destination:          system_counter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_counter/count_3 to system_counter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.DQ      Tcko                  0.518   system_counter/count<3>
                                                       system_counter/count_3
    SLICE_X31Y73.A1      net (fanout=5)        1.042   system_counter/count<3>
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.811ns logic, 1.770ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_state_machine/state_FSM_FFd2 (FF)
  Destination:          system_counter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.776 - 0.821)
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_state_machine/state_FSM_FFd2 to system_counter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AMUX    Tshcko                0.594   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd2
    SLICE_X31Y73.A2      net (fanout=6)        0.847   system_state_machine/state_FSM_FFd2
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.887ns logic, 1.575ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_state_machine/state_FSM_FFd1 (FF)
  Destination:          system_counter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.776 - 0.821)
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_state_machine/state_FSM_FFd1 to system_counter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.456   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd1
    SLICE_X31Y73.A3      net (fanout=6)        0.834   system_state_machine/state_FSM_FFd1
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.749ns logic, 1.562ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point system_counter/count_2 (SLICE_X42Y73.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_counter/count_3 (FF)
  Destination:          system_counter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_counter/count_3 to system_counter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.DQ      Tcko                  0.518   system_counter/count<3>
                                                       system_counter/count_3
    SLICE_X31Y73.A1      net (fanout=5)        1.042   system_counter/count<3>
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.811ns logic, 1.770ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_state_machine/state_FSM_FFd2 (FF)
  Destination:          system_counter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.776 - 0.821)
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_state_machine/state_FSM_FFd2 to system_counter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AMUX    Tshcko                0.594   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd2
    SLICE_X31Y73.A2      net (fanout=6)        0.847   system_state_machine/state_FSM_FFd2
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.887ns logic, 1.575ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_state_machine/state_FSM_FFd1 (FF)
  Destination:          system_counter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.776 - 0.821)
  Source Clock:         systemClk_BUFGP rising at 0.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_state_machine/state_FSM_FFd1 to system_counter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.456   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd1
    SLICE_X31Y73.A3      net (fanout=6)        0.834   system_state_machine/state_FSM_FFd1
    SLICE_X31Y73.A       Tilo                  0.124   system_counter/control[2]_control[2]_OR_4_o_inv
                                                       system_counter/control[2]_control[2]_OR_4_o_inv1
    SLICE_X42Y73.CE      net (fanout=1)        0.728   system_counter/control[2]_control[2]_OR_4_o_inv
    SLICE_X42Y73.CLK     Tceck                 0.169   system_counter/count<3>
                                                       system_counter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.749ns logic, 1.562ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_state_machine/state_FSM_FFd2 (SLICE_X29Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_state_machine/state_FSM_FFd1 (FF)
  Destination:          system_state_machine/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemClk_BUFGP rising at 10.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system_state_machine/state_FSM_FFd1 to system_state_machine/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.141   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd1
    SLICE_X29Y73.A3      net (fanout=6)        0.194   system_state_machine/state_FSM_FFd1
    SLICE_X29Y73.CLK     Tah         (-Th)     0.065   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd2-In1
                                                       system_state_machine/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.076ns logic, 0.194ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system_state_machine/state_FSM_FFd1 (SLICE_X29Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_state_machine/state_FSM_FFd1 (FF)
  Destination:          system_state_machine/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemClk_BUFGP rising at 10.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system_state_machine/state_FSM_FFd1 to system_state_machine/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.141   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd1
    SLICE_X29Y73.A3      net (fanout=6)        0.194   system_state_machine/state_FSM_FFd1
    SLICE_X29Y73.CLK     Tah         (-Th)     0.046   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd1-In1
                                                       system_state_machine/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.095ns logic, 0.194ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point system_state_machine/state_FSM_FFd2 (SLICE_X29Y73.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_state_machine/state_FSM_FFd2 (FF)
  Destination:          system_state_machine/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemClk_BUFGP rising at 10.000ns
  Destination Clock:    systemClk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system_state_machine/state_FSM_FFd2 to system_state_machine/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AMUX    Tshcko                0.182   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd2
    SLICE_X29Y73.A5      net (fanout=6)        0.179   system_state_machine/state_FSM_FFd2
    SLICE_X29Y73.CLK     Tah         (-Th)     0.059   system_state_machine/state_FSM_FFd1
                                                       system_state_machine/state_FSM_FFd2-In1
                                                       system_state_machine/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.123ns logic, 0.179ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: systemClk_BUFGP/BUFG/I0
  Logical resource: systemClk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: systemClk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_counter/count<3>/CLK
  Logical resource: system_counter/count_0/CK
  Location pin: SLICE_X42Y73.CLK
  Clock network: systemClk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_counter/count<3>/CLK
  Logical resource: system_counter/count_0/CK
  Location pin: SLICE_X42Y73.CLK
  Clock network: systemClk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock systemClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
systemClk      |    2.616|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34 paths, 0 nets, and 16 connections

Design statistics:
   Minimum period:   2.616ns{1}   (Maximum frequency: 382.263MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 10 09:41:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 611 MB



