INFO:sim:172 - Generating IP...
Resolving generics for 'RAM'...
Applying external generics to 'RAM'...
Delivering associated files for 'RAM'...
Delivering EJava files for 'RAM'...
Generating implementation netlist for 'RAM'...
INFO:sim - Pre-processing HDL files for 'RAM'...
Running synthesis for 'RAM'
Running ngcbuild...
Writing VEO instantiation template for 'RAM'...
Writing Verilog behavioral simulation model for 'RAM'...
WARNING:sim - Overwriting existing file E:/cod
   lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM/doc/blk_mem_gen_v7_3_vinfo.html with
   file from view xilinx_documentation
Delivered 1 file into directory E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM'...
Generating metadata file...
Generating ISE project file for 'RAM'...
Generating ISE project...
XCO file found: RAM.xco
XMDF file found: RAM_xmdf.tcl
Adding E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.asy -view all -origin_type
imported
Adding E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.ngc -view all -origin_type
created
Checking file "E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.ngc" for project
device match ...
File "E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.ngc" device information
matches project device.
Adding E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.sym -view all -origin_type
imported
Adding E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file "E:/cod
   lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/cod lab/codlab3/ram/ipcore_dir/tmp/_cg/RAM.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM'.
