Source Block: hdl/library/axi_dmac/splitter.v@52:69@HdlStmProcess
reg [C_NUM_M-1:0] acked;

assign s_ready = &(m_ready | acked);
assign m_valid = s_valid ? ~acked : {C_NUM_M{1'b0}};

always @(posedge clk)
begin
	if (resetn == 1'b0) begin
		acked <= {C_NUM_M{1'b0}};
	end else begin
		if (s_valid & s_ready)
			acked <= {C_NUM_M{1'b0}};
		else
			acked <= acked | (m_ready & m_valid);
	end
end

endmodule

Diff Content:
- 60 		acked <= {C_NUM_M{1'b0}};
- 63 			acked <= {C_NUM_M{1'b0}};
+ 60 		acked <= {NUM_M{1'b0}};
+ 63 			acked <= {NUM_M{1'b0}};

Clone Blocks:
