# written for flow package Vivado 
set sdc_version 1.7 

create_clock -name clk -period 6.67 -waveform { 0.0 3.335 } [get_ports {clk}]
set_clock_uncertainty 0.0 [get_clocks {clk}]

create_clock -name virtual_io_clk -period 6.67
## IO TIMING CONSTRAINTS
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {rst}]
set_max_delay 6.67 -from [all_inputs] -to [all_outputs]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {run_rsc_lzin}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {run_rsc_vzin}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_0_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_0_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_0_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_0_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_1_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_1_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_1_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_1_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_2_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_2_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_2_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_2_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_3_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_3_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_3_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_3_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_4_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_4_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_4_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_4_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_5_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_5_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_5_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_5_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_6_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_6_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_6_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_6_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_7_adr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_7_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {vec_rsc_0_7_we}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {vec_rsc_0_7_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_7_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_triosy_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_0_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_0_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_0_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_1_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_1_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_1_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_2_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_2_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_2_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_adra[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_da[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_wea}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_3_qa[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_adrb[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_db[*]}]
set_output_delay -clock [get_clocks {clk}] 1.235 [get_ports {twiddle_h_rsc_0_3_web}]
set_input_delay -clock [get_clocks {clk}] 2.04 [get_ports {twiddle_h_rsc_0_3_qb[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_h_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {complete_rsc_lzout}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {complete_rsc_vzout}]

