##Data Import Section

read_file -type verilog src/top.sv
#BackRefFile:N.A. #LineNumber:1
read_file -type sgdc script/Spyglass.sgdc

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option stop { top SRAM data_array tag_array }
set_option incdir { ../include ../src ../src/AXI ../sim/data_array ../sim/tag_array ../sim/SRAM }


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

