<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>xadcps: Xadcps_v2_4</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xadcps
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__xadcps__v2__4.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Xadcps_v2_4</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for the XADC/ADC device.  <a href="struct_x_adc_ps___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The driver's instance data.  <a href="struct_x_adc_ps.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga67e2c510d46a33e3c74e52421203f579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga67e2c510d46a33e3c74e52421203f579">XAdcPs_IsEventSamplingModeSet</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga67e2c510d46a33e3c74e52421203f579"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro checks if the XADC device is in Event Sampling mode.  <a href="#ga67e2c510d46a33e3c74e52421203f579"></a><br/></td></tr>
<tr class="separator:ga67e2c510d46a33e3c74e52421203f579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81492eb0831e7276ace6909b435f709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf81492eb0831e7276ace6909b435f709">XAdcPs_IsExternalMuxModeSet</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaf81492eb0831e7276ace6909b435f709"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro checks if the XADC device is in External Mux mode.  <a href="#gaf81492eb0831e7276ace6909b435f709"></a><br/></td></tr>
<tr class="separator:gaf81492eb0831e7276ace6909b435f709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5963e24ffc2977cbc40d089877e45639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5963e24ffc2977cbc40d089877e45639">XAdcPs_RawToTemperature</a>(AdcData)&#160;&#160;&#160;((((float)(AdcData)/65536.0f)/0.00198421639f ) - 273.15f)</td></tr>
<tr class="memdesc:ga5963e24ffc2977cbc40d089877e45639"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro converts XADC Raw Data to Temperature(centigrades).  <a href="#ga5963e24ffc2977cbc40d089877e45639"></a><br/></td></tr>
<tr class="separator:ga5963e24ffc2977cbc40d089877e45639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a27bb34c70dadaa6be27c83058ad21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga87a27bb34c70dadaa6be27c83058ad21">XAdcPs_RawToVoltage</a>(AdcData)&#160;&#160;&#160;((((float)(AdcData))* (3.0f))/65536.0f)</td></tr>
<tr class="memdesc:ga87a27bb34c70dadaa6be27c83058ad21"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro converts XADC/ADC Raw Data to Voltage(volts).  <a href="#ga87a27bb34c70dadaa6be27c83058ad21"></a><br/></td></tr>
<tr class="separator:ga87a27bb34c70dadaa6be27c83058ad21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacca1d43ff3854002cf54e4b4989f3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaacca1d43ff3854002cf54e4b4989f3b8">XAdcPs_TemperatureToRaw</a>(Temperature)&#160;&#160;&#160;((int)(((Temperature) + 273.15f)*65536.0f*0.00198421639f))</td></tr>
<tr class="memdesc:gaacca1d43ff3854002cf54e4b4989f3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro converts Temperature in centigrades to XADC/ADC Raw Data.  <a href="#gaacca1d43ff3854002cf54e4b4989f3b8"></a><br/></td></tr>
<tr class="separator:gaacca1d43ff3854002cf54e4b4989f3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38cad68c817e99d6fd7359a3a3175062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga38cad68c817e99d6fd7359a3a3175062">XAdcPs_VoltageToRaw</a>(Voltage)&#160;&#160;&#160;((int)((Voltage)*65536.0f/3.0f))</td></tr>
<tr class="memdesc:ga38cad68c817e99d6fd7359a3a3175062"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro converts Voltage in Volts to XADC/ADC Raw Data.  <a href="#ga38cad68c817e99d6fd7359a3a3175062"></a><br/></td></tr>
<tr class="separator:ga38cad68c817e99d6fd7359a3a3175062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef487633f003d94a16459f6a5e7f7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1ef487633f003d94a16459f6a5e7f7f5">XAdcPs_WriteFifo</a>(InstancePtr, Data)</td></tr>
<tr class="memdesc:ga1ef487633f003d94a16459f6a5e7f7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro is used for writing to the XADC Registers using the command FIFO.  <a href="#ga1ef487633f003d94a16459f6a5e7f7f5"></a><br/></td></tr>
<tr class="separator:ga1ef487633f003d94a16459f6a5e7f7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf38a240a16e53a6afb6977113e3c3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaaf38a240a16e53a6afb6977113e3c3e1">XAdcPs_ReadFifo</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaaf38a240a16e53a6afb6977113e3c3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro is used for reading from the XADC Registers using the data FIFO.  <a href="#gaaf38a240a16e53a6afb6977113e3c3e1"></a><br/></td></tr>
<tr class="separator:gaaf38a240a16e53a6afb6977113e3c3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb7416cfd483de37442d6c4db638cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr class="memdesc:ga2bb7416cfd483de37442d6c4db638cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register of the XADC device.  <a href="#ga2bb7416cfd483de37442d6c4db638cf6"></a><br/></td></tr>
<tr class="separator:ga2bb7416cfd483de37442d6c4db638cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48770272099dfc236414809f6ac0f911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td></tr>
<tr class="memdesc:ga48770272099dfc236414809f6ac0f911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a register of the XADC device.  <a href="#ga48770272099dfc236414809f6ac0f911"></a><br/></td></tr>
<tr class="separator:ga48770272099dfc236414809f6ac0f911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb6b8937cf82a8942b44c5431555d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga54cb6b8937cf82a8942b44c5431555d3">XAdcPs_FormatWriteData</a>(RegOffset, Data, ReadWrite)</td></tr>
<tr class="memdesc:ga54cb6b8937cf82a8942b44c5431555d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Formats the data to be written to the the XADC registers.  <a href="#ga54cb6b8937cf82a8942b44c5431555d3"></a><br/></td></tr>
<tr class="separator:ga54cb6b8937cf82a8942b44c5431555d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacd9b3f5a63f29c6592fcecd9f97f5a2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 RegOffset, u32 Data)</td></tr>
<tr class="memdesc:gacd9b3f5a63f29c6592fcecd9f97f5a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used for writing to XADC Registers using the command FIFO.  <a href="#gacd9b3f5a63f29c6592fcecd9f97f5a2c"></a><br/></td></tr>
<tr class="separator:gacd9b3f5a63f29c6592fcecd9f97f5a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900ea66de82858d239a5936ead385ad6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 RegOffset)</td></tr>
<tr class="memdesc:ga900ea66de82858d239a5936ead385ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used for reading from the XADC Registers using the Data FIFO.  <a href="#ga900ea66de82858d239a5936ead385ad6"></a><br/></td></tr>
<tr class="separator:ga900ea66de82858d239a5936ead385ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57807452402a6b52dd48083f676bd4ff"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, <a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:ga57807452402a6b52dd48083f676bd4ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes a specific <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> device/instance.  <a href="#ga57807452402a6b52dd48083f676bd4ff"></a><br/></td></tr>
<tr class="separator:ga57807452402a6b52dd48083f676bd4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae236a12120e287388f8d6818d281aefc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae236a12120e287388f8d6818d281aefc">XAdcPs_SetConfigRegister</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 Data)</td></tr>
<tr class="memdesc:gae236a12120e287388f8d6818d281aefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The functions sets the contents of the Config Register.  <a href="#gae236a12120e287388f8d6818d281aefc"></a><br/></td></tr>
<tr class="separator:gae236a12120e287388f8d6818d281aefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14382d04f08cd07a120af43f823b5e23"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga14382d04f08cd07a120af43f823b5e23">XAdcPs_GetConfigRegister</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga14382d04f08cd07a120af43f823b5e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">The functions reads the contents of the Config Register.  <a href="#ga14382d04f08cd07a120af43f823b5e23"></a><br/></td></tr>
<tr class="separator:ga14382d04f08cd07a120af43f823b5e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0b53ba580c00c9e9212ee47f38ecee"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3a0b53ba580c00c9e9212ee47f38ecee">XAdcPs_GetMiscStatus</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga3a0b53ba580c00c9e9212ee47f38ecee"><td class="mdescLeft">&#160;</td><td class="mdescRight">The functions reads the contents of the Miscellaneous Status Register.  <a href="#ga3a0b53ba580c00c9e9212ee47f38ecee"></a><br/></td></tr>
<tr class="separator:ga3a0b53ba580c00c9e9212ee47f38ecee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763e37d1e500182da4a7a7dd1f765ee1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga763e37d1e500182da4a7a7dd1f765ee1">XAdcPs_SetMiscCtrlRegister</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 Data)</td></tr>
<tr class="memdesc:ga763e37d1e500182da4a7a7dd1f765ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The functions sets the contents of the Miscellaneous Control register.  <a href="#ga763e37d1e500182da4a7a7dd1f765ee1"></a><br/></td></tr>
<tr class="separator:ga763e37d1e500182da4a7a7dd1f765ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a44797b1370a4dc147d0249991893c9"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6a44797b1370a4dc147d0249991893c9">XAdcPs_GetMiscCtrlRegister</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga6a44797b1370a4dc147d0249991893c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The functions reads the contents of the Miscellaneous control register.  <a href="#ga6a44797b1370a4dc147d0249991893c9"></a><br/></td></tr>
<tr class="separator:ga6a44797b1370a4dc147d0249991893c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d96b5dc7c813d1f1aa6238885fbc44b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5d96b5dc7c813d1f1aa6238885fbc44b">XAdcPs_Reset</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga5d96b5dc7c813d1f1aa6238885fbc44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function resets the XADC Hard Macro in the device.  <a href="#ga5d96b5dc7c813d1f1aa6238885fbc44b"></a><br/></td></tr>
<tr class="separator:ga5d96b5dc7c813d1f1aa6238885fbc44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249774f7bd8cf631b066db344e77807a"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga249774f7bd8cf631b066db344e77807a">XAdcPs_GetAdcData</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 Channel)</td></tr>
<tr class="memdesc:ga249774f7bd8cf631b066db344e77807a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the ADC converted data for the specified channel.  <a href="#ga249774f7bd8cf631b066db344e77807a"></a><br/></td></tr>
<tr class="separator:ga249774f7bd8cf631b066db344e77807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7eeef3612853a2473de9e887329623"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8a7eeef3612853a2473de9e887329623">XAdcPs_GetCalibCoefficient</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 CoeffType)</td></tr>
<tr class="memdesc:ga8a7eeef3612853a2473de9e887329623"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the calibration coefficient data for the specified parameter.  <a href="#ga8a7eeef3612853a2473de9e887329623"></a><br/></td></tr>
<tr class="separator:ga8a7eeef3612853a2473de9e887329623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cecd7eded845124675357247a87bd2b"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4cecd7eded845124675357247a87bd2b">XAdcPs_GetMinMaxMeasurement</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 MeasurementType)</td></tr>
<tr class="memdesc:ga4cecd7eded845124675357247a87bd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the Minimum/Maximum measurement for one of the specified parameters.  <a href="#ga4cecd7eded845124675357247a87bd2b"></a><br/></td></tr>
<tr class="separator:ga4cecd7eded845124675357247a87bd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f591246d331a09c598f2b01590e1f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 Average)</td></tr>
<tr class="memdesc:gae1f591246d331a09c598f2b01590e1f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the number of samples of averaging that is to be done for all the channels in both the single channel mode and sequence mode of operations.  <a href="#gae1f591246d331a09c598f2b01590e1f8"></a><br/></td></tr>
<tr class="separator:gae1f591246d331a09c598f2b01590e1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0397f1d96815a4a31f17e807965061bc"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0397f1d96815a4a31f17e807965061bc">XAdcPs_GetAvg</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga0397f1d96815a4a31f17e807965061bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the number of samples of averaging configured for all the channels in the Configuration Register 0.  <a href="#ga0397f1d96815a4a31f17e807965061bc"></a><br/></td></tr>
<tr class="separator:ga0397f1d96815a4a31f17e807965061bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac586b30d9704eecc92119c437430d3ef"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 Channel, int IncreaseAcqCycles, int IsEventMode, int IsDifferentialMode)</td></tr>
<tr class="memdesc:gac586b30d9704eecc92119c437430d3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function sets the given parameters in the Configuration Register 0 in the single channel mode.  <a href="#gac586b30d9704eecc92119c437430d3ef"></a><br/></td></tr>
<tr class="separator:gac586b30d9704eecc92119c437430d3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62adf11abdc10aa3d1f064265337a3dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga62adf11abdc10aa3d1f064265337a3dd">XAdcPs_SetAlarmEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u16 AlmEnableMask)</td></tr>
<tr class="memdesc:ga62adf11abdc10aa3d1f064265337a3dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the alarm outputs for the specified alarms in the Configuration Register 1.  <a href="#ga62adf11abdc10aa3d1f064265337a3dd"></a><br/></td></tr>
<tr class="separator:ga62adf11abdc10aa3d1f064265337a3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e17d0dd36367a5aa24c5444e4382b7"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga38e17d0dd36367a5aa24c5444e4382b7">XAdcPs_GetAlarmEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga38e17d0dd36367a5aa24c5444e4382b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of the alarm output enables in the Configuration Register 1.  <a href="#ga38e17d0dd36367a5aa24c5444e4382b7"></a><br/></td></tr>
<tr class="separator:ga38e17d0dd36367a5aa24c5444e4382b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ac264bb557251c7b3ea90ccb1c389"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u16 Calibration)</td></tr>
<tr class="memdesc:gac53ac264bb557251c7b3ea90ccb1c389"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the specified calibration in the Configuration Register 1 :  <a href="#gac53ac264bb557251c7b3ea90ccb1c389"></a><br/></td></tr>
<tr class="separator:gac53ac264bb557251c7b3ea90ccb1c389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9c172914ab5ce1d737ecf2d6d96707"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafa9c172914ab5ce1d737ecf2d6d96707">XAdcPs_GetCalibEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gafa9c172914ab5ce1d737ecf2d6d96707"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the value of the calibration enables from the Configuration Register 1.  <a href="#gafa9c172914ab5ce1d737ecf2d6d96707"></a><br/></td></tr>
<tr class="separator:gafa9c172914ab5ce1d737ecf2d6d96707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf004d6f72df7692239604326bb2de23d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 SequencerMode)</td></tr>
<tr class="memdesc:gaf004d6f72df7692239604326bb2de23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the specified Channel Sequencer Mode in the Configuration Register 1 :  <a href="#gaf004d6f72df7692239604326bb2de23d"></a><br/></td></tr>
<tr class="separator:gaf004d6f72df7692239604326bb2de23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc7c47c2bd2b8dbede2ba65224c395"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gadebc7c47c2bd2b8dbede2ba65224c395"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the channel sequencer mode from the Configuration Register 1.  <a href="#gadebc7c47c2bd2b8dbede2ba65224c395"></a><br/></td></tr>
<tr class="separator:gadebc7c47c2bd2b8dbede2ba65224c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533b23d4d7b4e0bee4517b0ae0329576"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga533b23d4d7b4e0bee4517b0ae0329576">XAdcPs_SetAdcClkDivisor</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 Divisor)</td></tr>
<tr class="memdesc:ga533b23d4d7b4e0bee4517b0ae0329576"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function sets the frequency of the ADCCLK by configuring the DCLK to ADCCLK ratio in the Configuration Register #2.  <a href="#ga533b23d4d7b4e0bee4517b0ae0329576"></a><br/></td></tr>
<tr class="separator:ga533b23d4d7b4e0bee4517b0ae0329576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4717a648a61251606e5278c696e6443"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa4717a648a61251606e5278c696e6443">XAdcPs_GetAdcClkDivisor</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa4717a648a61251606e5278c696e6443"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function gets the ADCCLK divisor from the Configuration Register 2.  <a href="#gaa4717a648a61251606e5278c696e6443"></a><br/></td></tr>
<tr class="separator:gaa4717a648a61251606e5278c696e6443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca50428b4ee0369cd2dcd5bbdb0f6f3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 ChEnableMask)</td></tr>
<tr class="memdesc:ga9ca50428b4ee0369cd2dcd5bbdb0f6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the specified channels in the ADC Channel Selection Sequencer Registers.  <a href="#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3"></a><br/></td></tr>
<tr class="separator:ga9ca50428b4ee0369cd2dcd5bbdb0f6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57d70cea121cfe0e1bf04c9362b8024"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gad57d70cea121cfe0e1bf04c9362b8024"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the channel enable bits status from the ADC Channel Selection Sequencer Registers.  <a href="#gad57d70cea121cfe0e1bf04c9362b8024"></a><br/></td></tr>
<tr class="separator:gad57d70cea121cfe0e1bf04c9362b8024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326bb6bf25e4bb80e7622eb23f5021a2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 AvgEnableChMask)</td></tr>
<tr class="memdesc:ga326bb6bf25e4bb80e7622eb23f5021a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the averaging for the specified channels in the ADC Channel Averaging Enable Sequencer Registers.  <a href="#ga326bb6bf25e4bb80e7622eb23f5021a2"></a><br/></td></tr>
<tr class="separator:ga326bb6bf25e4bb80e7622eb23f5021a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1366299a4770116ed0153c9b5ce45aa5"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga1366299a4770116ed0153c9b5ce45aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the channels for which the averaging has been enabled in the ADC Channel Averaging Enables Sequencer Registers.  <a href="#ga1366299a4770116ed0153c9b5ce45aa5"></a><br/></td></tr>
<tr class="separator:ga1366299a4770116ed0153c9b5ce45aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb2c8daf81fcb50c214834e900c44ff"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 InputModeChMask)</td></tr>
<tr class="memdesc:ga9bb2c8daf81fcb50c214834e900c44ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Analog input mode for the specified channels in the ADC Channel Analog-Input Mode Sequencer Registers.  <a href="#ga9bb2c8daf81fcb50c214834e900c44ff"></a><br/></td></tr>
<tr class="separator:ga9bb2c8daf81fcb50c214834e900c44ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1735b8b15f8d2c11a7315d1cb361c81e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga1735b8b15f8d2c11a7315d1cb361c81e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the Analog input mode for all the channels from the ADC Channel Analog-Input Mode Sequencer Registers.  <a href="#ga1735b8b15f8d2c11a7315d1cb361c81e"></a><br/></td></tr>
<tr class="separator:ga1735b8b15f8d2c11a7315d1cb361c81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3e133a519580ccdb9a415b26d0382c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 AcqCyclesChMask)</td></tr>
<tr class="memdesc:gaff3e133a519580ccdb9a415b26d0382c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the number of Acquisition cycles in the ADC Channel Acquisition Time Sequencer Registers.  <a href="#gaff3e133a519580ccdb9a415b26d0382c"></a><br/></td></tr>
<tr class="separator:gaff3e133a519580ccdb9a415b26d0382c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c514d17f79cecc7e962b5ab449ba25"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gab1c514d17f79cecc7e962b5ab449ba25"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of acquisition from the ADC Channel Acquisition Time Sequencer Registers.  <a href="#gab1c514d17f79cecc7e962b5ab449ba25"></a><br/></td></tr>
<tr class="separator:gab1c514d17f79cecc7e962b5ab449ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a97998083c80b4f0415a94aa4efc9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga222a97998083c80b4f0415a94aa4efc9">XAdcPs_SetAlarmThreshold</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 AlarmThrReg, u16 Value)</td></tr>
<tr class="memdesc:ga222a97998083c80b4f0415a94aa4efc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This functions sets the contents of the given Alarm Threshold Register.  <a href="#ga222a97998083c80b4f0415a94aa4efc9"></a><br/></td></tr>
<tr class="separator:ga222a97998083c80b4f0415a94aa4efc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486398d4b0619f38c1e9b0893f1f7bb3"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga486398d4b0619f38c1e9b0893f1f7bb3">XAdcPs_GetAlarmThreshold</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u8 AlarmThrReg)</td></tr>
<tr class="memdesc:ga486398d4b0619f38c1e9b0893f1f7bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the contents of the specified Alarm Threshold Register.  <a href="#ga486398d4b0619f38c1e9b0893f1f7bb3"></a><br/></td></tr>
<tr class="separator:ga486398d4b0619f38c1e9b0893f1f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd1df96dde38098c639a690484c063d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7bd1df96dde38098c639a690484c063d">XAdcPs_EnableUserOverTemp</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga7bd1df96dde38098c639a690484c063d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables programming of the powerdown temperature for the OverTemp signal in the OT Powerdown register.  <a href="#ga7bd1df96dde38098c639a690484c063d"></a><br/></td></tr>
<tr class="separator:ga7bd1df96dde38098c639a690484c063d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4aa7cafe46dc4ec867050db6bd8fd8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaac4aa7cafe46dc4ec867050db6bd8fd8">XAdcPs_DisableUserOverTemp</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaac4aa7cafe46dc4ec867050db6bd8fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables programming of the powerdown temperature for the OverTemp signal in the OT Powerdown register.  <a href="#gaac4aa7cafe46dc4ec867050db6bd8fd8"></a><br/></td></tr>
<tr class="separator:gaac4aa7cafe46dc4ec867050db6bd8fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ad16579977f4b366c57c5b0bdd8b65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga25ad16579977f4b366c57c5b0bdd8b65">XAdcPs_SetSequencerEvent</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, int IsEventMode)</td></tr>
<tr class="memdesc:ga25ad16579977f4b366c57c5b0bdd8b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function enables the Event mode or Continuous mode in the sequencer mode.  <a href="#ga25ad16579977f4b366c57c5b0bdd8b65"></a><br/></td></tr>
<tr class="separator:ga25ad16579977f4b366c57c5b0bdd8b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df99fa9e9735c4bff9505973d2ec7d2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3df99fa9e9735c4bff9505973d2ec7d2">XAdcPs_GetSamplingMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga3df99fa9e9735c4bff9505973d2ec7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the sampling mode.  <a href="#ga3df99fa9e9735c4bff9505973d2ec7d2"></a><br/></td></tr>
<tr class="separator:ga3df99fa9e9735c4bff9505973d2ec7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ab54803a8e6e9993de88523fdc93ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga78ab54803a8e6e9993de88523fdc93ab">XAdcPs_SetMuxMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, int MuxMode, u8 Channel)</td></tr>
<tr class="memdesc:ga78ab54803a8e6e9993de88523fdc93ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the External Mux mode.  <a href="#ga78ab54803a8e6e9993de88523fdc93ab"></a><br/></td></tr>
<tr class="separator:ga78ab54803a8e6e9993de88523fdc93ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e4a4799ac10ae15c068f660d3d5392"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 Mode)</td></tr>
<tr class="memdesc:gad8e4a4799ac10ae15c068f660d3d5392"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Power Down mode.  <a href="#gad8e4a4799ac10ae15c068f660d3d5392"></a><br/></td></tr>
<tr class="separator:gad8e4a4799ac10ae15c068f660d3d5392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5ed9cc4af7327d8d8e9c90c967c7fe"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gade5ed9cc4af7327d8d8e9c90c967c7fe">XAdcPs_GetPowerdownMode</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gade5ed9cc4af7327d8d8e9c90c967c7fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the Power Down mode.  <a href="#gade5ed9cc4af7327d8d8e9c90c967c7fe"></a><br/></td></tr>
<tr class="separator:gade5ed9cc4af7327d8d8e9c90c967c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf27053ce16b799289b609bce586aa21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gadf27053ce16b799289b609bce586aa21">XAdcPs_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:gadf27053ce16b799289b609bce586aa21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions in <a class="el" href="xadcps__sinit_8c.html">xadcps_sinit.c</a>.  <a href="#gadf27053ce16b799289b609bce586aa21"></a><br/></td></tr>
<tr class="separator:gadf27053ce16b799289b609bce586aa21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56acf22b23c7ff0ea8ba0c763209d0a6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga56acf22b23c7ff0ea8ba0c763209d0a6">XAdcPs_SelfTest</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga56acf22b23c7ff0ea8ba0c763209d0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions in <a class="el" href="xadcps__selftest_8c.html">xadcps_selftest.c</a>.  <a href="#ga56acf22b23c7ff0ea8ba0c763209d0a6"></a><br/></td></tr>
<tr class="separator:ga56acf22b23c7ff0ea8ba0c763209d0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321d111c2a771286a7fc4b4bd8f3e744"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga321d111c2a771286a7fc4b4bd8f3e744">XAdcPs_IntrEnable</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 Mask)</td></tr>
<tr class="memdesc:ga321d111c2a771286a7fc4b4bd8f3e744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functions in <a class="el" href="xadcps__intr_8c.html">xadcps_intr.c</a>.  <a href="#ga321d111c2a771286a7fc4b4bd8f3e744"></a><br/></td></tr>
<tr class="separator:ga321d111c2a771286a7fc4b4bd8f3e744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8340c0a6f59fb3ed560fbcf8fd43ac2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8340c0a6f59fb3ed560fbcf8fd43ac2c">XAdcPs_IntrDisable</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 Mask)</td></tr>
<tr class="memdesc:ga8340c0a6f59fb3ed560fbcf8fd43ac2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables the specified interrupts in the device.  <a href="#ga8340c0a6f59fb3ed560fbcf8fd43ac2c"></a><br/></td></tr>
<tr class="separator:ga8340c0a6f59fb3ed560fbcf8fd43ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0371ab003ca92552165bfd3ced33ee"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafc0371ab003ca92552165bfd3ced33ee">XAdcPs_IntrGetEnabled</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:gafc0371ab003ca92552165bfd3ced33ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the enabled interrupts read from the Interrupt Mask Register (IPIER).  <a href="#gafc0371ab003ca92552165bfd3ced33ee"></a><br/></td></tr>
<tr class="separator:gafc0371ab003ca92552165bfd3ced33ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b905da7fd36abc6ef2ea11dc6f6ec6d"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3b905da7fd36abc6ef2ea11dc6f6ec6d">XAdcPs_IntrGetStatus</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga3b905da7fd36abc6ef2ea11dc6f6ec6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the interrupt status read from Interrupt Status Register(IPISR).  <a href="#ga3b905da7fd36abc6ef2ea11dc6f6ec6d"></a><br/></td></tr>
<tr class="separator:ga3b905da7fd36abc6ef2ea11dc6f6ec6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa533b6151f09a4fa96ebfb8abd5fa519"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa533b6151f09a4fa96ebfb8abd5fa519">XAdcPs_IntrClear</a> (<a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *InstancePtr, u32 Mask)</td></tr>
<tr class="memdesc:gaa533b6151f09a4fa96ebfb8abd5fa519"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the specified interrupts in the Interrupt Status Register (IPISR).  <a href="#gaa533b6151f09a4fa96ebfb8abd5fa519"></a><br/></td></tr>
<tr class="separator:gaa533b6151f09a4fa96ebfb8abd5fa519"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gad1fe9d00502851b876d4aa6b73496738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad1fe9d00502851b876d4aa6b73496738">XAdcPs_ConfigTable</a> [XPAR_XADCPS_NUM_INSTANCES]</td></tr>
<tr class="memdesc:gad1fe9d00502851b876d4aa6b73496738"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each XADC Monitor/ADC device in the system.  <a href="#gad1fe9d00502851b876d4aa6b73496738"></a><br/></td></tr>
<tr class="separator:gad1fe9d00502851b876d4aa6b73496738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2846df3afc348d4b4fe43748290ff7f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga2846df3afc348d4b4fe43748290ff7f0">XAdcPs_ConfigTable</a> []</td></tr>
<tr class="memdesc:ga2846df3afc348d4b4fe43748290ff7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each XADC Monitor/ADC device in the system.  <a href="#ga2846df3afc348d4b4fe43748290ff7f0"></a><br/></td></tr>
<tr class="separator:ga2846df3afc348d4b4fe43748290ff7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Indexes for the different channels.</h2></td></tr>
<tr class="memitem:gadea5053b3abf2d83b93ed125ff5e2255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gadea5053b3abf2d83b93ed125ff5e2255">XADCPS_CH_TEMP</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:gadea5053b3abf2d83b93ed125ff5e2255"><td class="mdescLeft">&#160;</td><td class="mdescRight">On Chip Temperature.  <a href="#gadea5053b3abf2d83b93ed125ff5e2255"></a><br/></td></tr>
<tr class="separator:gadea5053b3abf2d83b93ed125ff5e2255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc874d5131f02908cf772e8b24f628f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacfc874d5131f02908cf772e8b24f628f">XADCPS_CH_VCCINT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gacfc874d5131f02908cf772e8b24f628f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT.  <a href="#gacfc874d5131f02908cf772e8b24f628f"></a><br/></td></tr>
<tr class="separator:gacfc874d5131f02908cf772e8b24f628f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6816ddc0beab7c068edbff236ef16cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6816ddc0beab7c068edbff236ef16cfb">XADCPS_CH_VCCAUX</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga6816ddc0beab7c068edbff236ef16cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX.  <a href="#ga6816ddc0beab7c068edbff236ef16cfb"></a><br/></td></tr>
<tr class="separator:ga6816ddc0beab7c068edbff236ef16cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0714183a348b546ea3e9887f3cb110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacc0714183a348b546ea3e9887f3cb110">XADCPS_CH_VPVN</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:gacc0714183a348b546ea3e9887f3cb110"><td class="mdescLeft">&#160;</td><td class="mdescRight">VP/VN Dedicated analog inputs.  <a href="#gacc0714183a348b546ea3e9887f3cb110"></a><br/></td></tr>
<tr class="separator:gacc0714183a348b546ea3e9887f3cb110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea65c41f14f7d9c961e2a71eef02c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafea65c41f14f7d9c961e2a71eef02c69">XADCPS_CH_VREFP</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:gafea65c41f14f7d9c961e2a71eef02c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREFP.  <a href="#gafea65c41f14f7d9c961e2a71eef02c69"></a><br/></td></tr>
<tr class="separator:gafea65c41f14f7d9c961e2a71eef02c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59cbd3b94a13841048f3ac4f7ac4e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae59cbd3b94a13841048f3ac4f7ac4e5d">XADCPS_CH_VREFN</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:gae59cbd3b94a13841048f3ac4f7ac4e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREFN.  <a href="#gae59cbd3b94a13841048f3ac4f7ac4e5d"></a><br/></td></tr>
<tr class="separator:gae59cbd3b94a13841048f3ac4f7ac4e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660629e3cbd893d9d2bf12fa1c7767bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga660629e3cbd893d9d2bf12fa1c7767bd">XADCPS_CH_VBRAM</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memdesc:ga660629e3cbd893d9d2bf12fa1c7767bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VBRAM Data Reg, 7 series.  <a href="#ga660629e3cbd893d9d2bf12fa1c7767bd"></a><br/></td></tr>
<tr class="separator:ga660629e3cbd893d9d2bf12fa1c7767bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d562d928ce2dc7354be157ef39ffff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga70d562d928ce2dc7354be157ef39ffff">XADCPS_CH_SUPPLY_CALIB</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ga70d562d928ce2dc7354be157ef39ffff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply Calib Data Reg.  <a href="#ga70d562d928ce2dc7354be157ef39ffff"></a><br/></td></tr>
<tr class="separator:ga70d562d928ce2dc7354be157ef39ffff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a890ee18b909698d5b9847044ec5ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3a890ee18b909698d5b9847044ec5ac8">XADCPS_CH_ADC_CALIB</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga3a890ee18b909698d5b9847044ec5ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Offset Channel Reg.  <a href="#ga3a890ee18b909698d5b9847044ec5ac8"></a><br/></td></tr>
<tr class="separator:ga3a890ee18b909698d5b9847044ec5ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76333242081e55e8db5b38d146717b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga76333242081e55e8db5b38d146717b75">XADCPS_CH_GAINERR_CALIB</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:ga76333242081e55e8db5b38d146717b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gain Error Channel Reg.  <a href="#ga76333242081e55e8db5b38d146717b75"></a><br/></td></tr>
<tr class="separator:ga76333242081e55e8db5b38d146717b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd67708bf7ca40c46d3690391ced7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8cd67708bf7ca40c46d3690391ced7fa">XADCPS_CH_VCCPINT</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:ga8cd67708bf7ca40c46d3690391ced7fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip PS VCCPINT Channel , Zynq.  <a href="#ga8cd67708bf7ca40c46d3690391ced7fa"></a><br/></td></tr>
<tr class="separator:ga8cd67708bf7ca40c46d3690391ced7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8512c31afc362730ef6efbded2015d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf8512c31afc362730ef6efbded2015d3">XADCPS_CH_VCCPAUX</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:gaf8512c31afc362730ef6efbded2015d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip PS VCCPAUX Channel , Zynq.  <a href="#gaf8512c31afc362730ef6efbded2015d3"></a><br/></td></tr>
<tr class="separator:gaf8512c31afc362730ef6efbded2015d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673ddf3fb75b0b7e17cf4081ee8c8b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga673ddf3fb75b0b7e17cf4081ee8c8b00">XADCPS_CH_VCCPDRO</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:ga673ddf3fb75b0b7e17cf4081ee8c8b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip PS VCCPDRO Channel , Zynq.  <a href="#ga673ddf3fb75b0b7e17cf4081ee8c8b00"></a><br/></td></tr>
<tr class="separator:ga673ddf3fb75b0b7e17cf4081ee8c8b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea0454ee45e4f4482d553e10b961e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab9ea0454ee45e4f4482d553e10b961e3">XADCPS_CH_AUX_MIN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab9ea0454ee45e4f4482d553e10b961e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel number for 1st Aux Channel.  <a href="#gab9ea0454ee45e4f4482d553e10b961e3"></a><br/></td></tr>
<tr class="separator:gab9ea0454ee45e4f4482d553e10b961e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908ab70d7b6ba30490aadc6a39609515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga908ab70d7b6ba30490aadc6a39609515">XADCPS_CH_AUX_MAX</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga908ab70d7b6ba30490aadc6a39609515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel number for Last Aux channel.  <a href="#ga908ab70d7b6ba30490aadc6a39609515"></a><br/></td></tr>
<tr class="separator:ga908ab70d7b6ba30490aadc6a39609515"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Indexes for reading the Calibration Coefficient Data.</h2></td></tr>
<tr class="memitem:gaec2667004230932c5d5ebbed38ca4e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaec2667004230932c5d5ebbed38ca4e96">XADCPS_CALIB_SUPPLY_COEFF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaec2667004230932c5d5ebbed38ca4e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply Offset Calib Coefficient.  <a href="#gaec2667004230932c5d5ebbed38ca4e96"></a><br/></td></tr>
<tr class="separator:gaec2667004230932c5d5ebbed38ca4e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a9a0302aebadbc4488f3dd13d001f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab7a9a0302aebadbc4488f3dd13d001f6">XADCPS_CALIB_ADC_COEFF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab7a9a0302aebadbc4488f3dd13d001f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Offset Calib Coefficient.  <a href="#gab7a9a0302aebadbc4488f3dd13d001f6"></a><br/></td></tr>
<tr class="separator:gab7a9a0302aebadbc4488f3dd13d001f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018dd22f5fabb275d543ca2d8ce60e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga018dd22f5fabb275d543ca2d8ce60e43">XADCPS_CALIB_GAIN_ERROR_COEFF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga018dd22f5fabb275d543ca2d8ce60e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gain Error Calib Coefficient.  <a href="#ga018dd22f5fabb275d543ca2d8ce60e43"></a><br/></td></tr>
<tr class="separator:ga018dd22f5fabb275d543ca2d8ce60e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Indexes for reading the Minimum/Maximum Measurement Data.</h2></td></tr>
<tr class="memitem:gab1c8002139e905a700006150ea45fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab1c8002139e905a700006150ea45fd08">XADCPS_MAX_TEMP</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab1c8002139e905a700006150ea45fd08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Temperature Data.  <a href="#gab1c8002139e905a700006150ea45fd08"></a><br/></td></tr>
<tr class="separator:gab1c8002139e905a700006150ea45fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5443382eef1629daa0f25033139571e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5443382eef1629daa0f25033139571e9">XADCPS_MAX_VCCINT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga5443382eef1629daa0f25033139571e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VCCINT Data.  <a href="#ga5443382eef1629daa0f25033139571e9"></a><br/></td></tr>
<tr class="separator:ga5443382eef1629daa0f25033139571e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d060e11b4682e9be7d7653db2dd9b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1d060e11b4682e9be7d7653db2dd9b19">XADCPS_MAX_VCCAUX</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1d060e11b4682e9be7d7653db2dd9b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VCCAUX Data.  <a href="#ga1d060e11b4682e9be7d7653db2dd9b19"></a><br/></td></tr>
<tr class="separator:ga1d060e11b4682e9be7d7653db2dd9b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40249d391ea45fea29af1dec67f63b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac40249d391ea45fea29af1dec67f63b8">XADCPS_MAX_VBRAM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gac40249d391ea45fea29af1dec67f63b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VBRAM Data.  <a href="#gac40249d391ea45fea29af1dec67f63b8"></a><br/></td></tr>
<tr class="separator:gac40249d391ea45fea29af1dec67f63b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadfe3a185c836f8b5eaef2e33cbcbcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaadfe3a185c836f8b5eaef2e33cbcbcea">XADCPS_MIN_TEMP</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaadfe3a185c836f8b5eaef2e33cbcbcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum Temperature Data.  <a href="#gaadfe3a185c836f8b5eaef2e33cbcbcea"></a><br/></td></tr>
<tr class="separator:gaadfe3a185c836f8b5eaef2e33cbcbcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc8534b2da01747971ebd9b8561ba0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacbc8534b2da01747971ebd9b8561ba0e">XADCPS_MIN_VCCINT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gacbc8534b2da01747971ebd9b8561ba0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VCCINT Data.  <a href="#gacbc8534b2da01747971ebd9b8561ba0e"></a><br/></td></tr>
<tr class="separator:gacbc8534b2da01747971ebd9b8561ba0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c654ea90be1084090ffcc218b577bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab7c654ea90be1084090ffcc218b577bd">XADCPS_MIN_VCCAUX</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gab7c654ea90be1084090ffcc218b577bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VCCAUX Data.  <a href="#gab7c654ea90be1084090ffcc218b577bd"></a><br/></td></tr>
<tr class="separator:gab7c654ea90be1084090ffcc218b577bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9d6818a3af6e0300a2f5de5dca25f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaeb9d6818a3af6e0300a2f5de5dca25f3">XADCPS_MIN_VBRAM</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaeb9d6818a3af6e0300a2f5de5dca25f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VBRAM Data.  <a href="#gaeb9d6818a3af6e0300a2f5de5dca25f3"></a><br/></td></tr>
<tr class="separator:gaeb9d6818a3af6e0300a2f5de5dca25f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dc807e5fcaaca70ddad267413e48f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab1dc807e5fcaaca70ddad267413e48f0">XADCPS_MAX_VCCPINT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gab1dc807e5fcaaca70ddad267413e48f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VCCPINT Register , Zynq.  <a href="#gab1dc807e5fcaaca70ddad267413e48f0"></a><br/></td></tr>
<tr class="separator:gab1dc807e5fcaaca70ddad267413e48f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026ef03a5ad93fd7573316e27c935a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga026ef03a5ad93fd7573316e27c935a7e">XADCPS_MAX_VCCPAUX</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga026ef03a5ad93fd7573316e27c935a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VCCPAUX Register , Zynq.  <a href="#ga026ef03a5ad93fd7573316e27c935a7e"></a><br/></td></tr>
<tr class="separator:ga026ef03a5ad93fd7573316e27c935a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ea1353b5dc0cb7db31b4fcce40a427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga73ea1353b5dc0cb7db31b4fcce40a427">XADCPS_MAX_VCCPDRO</a>&#160;&#160;&#160;0xA</td></tr>
<tr class="memdesc:ga73ea1353b5dc0cb7db31b4fcce40a427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum VCCPDRO Register , Zynq.  <a href="#ga73ea1353b5dc0cb7db31b4fcce40a427"></a><br/></td></tr>
<tr class="separator:ga73ea1353b5dc0cb7db31b4fcce40a427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0280513d645840fd3791046b5f3e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1c0280513d645840fd3791046b5f3e9d">XADCPS_MIN_VCCPINT</a>&#160;&#160;&#160;0xC</td></tr>
<tr class="memdesc:ga1c0280513d645840fd3791046b5f3e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VCCPINT Register , Zynq.  <a href="#ga1c0280513d645840fd3791046b5f3e9d"></a><br/></td></tr>
<tr class="separator:ga1c0280513d645840fd3791046b5f3e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60a6e1f1f63ea196e5c138cc3756e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf60a6e1f1f63ea196e5c138cc3756e59">XADCPS_MIN_VCCPAUX</a>&#160;&#160;&#160;0xD</td></tr>
<tr class="memdesc:gaf60a6e1f1f63ea196e5c138cc3756e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VCCPAUX Register , Zynq.  <a href="#gaf60a6e1f1f63ea196e5c138cc3756e59"></a><br/></td></tr>
<tr class="separator:gaf60a6e1f1f63ea196e5c138cc3756e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd736b9054a9ab04dd13dff1b20b352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafbd736b9054a9ab04dd13dff1b20b352">XADCPS_MIN_VCCPDRO</a>&#160;&#160;&#160;0xE</td></tr>
<tr class="memdesc:gafbd736b9054a9ab04dd13dff1b20b352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum VCCPDRO Register , Zynq.  <a href="#gafbd736b9054a9ab04dd13dff1b20b352"></a><br/></td></tr>
<tr class="separator:gafbd736b9054a9ab04dd13dff1b20b352"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Alarm Threshold(Limit) Register (ATR) indexes.</h2></td></tr>
<tr class="memitem:gabb9936055691b405167548fc61cab567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gabb9936055691b405167548fc61cab567">XADCPS_ATR_TEMP_UPPER</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabb9936055691b405167548fc61cab567"><td class="mdescLeft">&#160;</td><td class="mdescRight">High user Temperature.  <a href="#gabb9936055691b405167548fc61cab567"></a><br/></td></tr>
<tr class="separator:gabb9936055691b405167548fc61cab567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b941e38e172b1ffc75ca3ccdf2c2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf1b941e38e172b1ffc75ca3ccdf2c2d0">XADCPS_ATR_VCCINT_UPPER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf1b941e38e172b1ffc75ca3ccdf2c2d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT high voltage limit register.  <a href="#gaf1b941e38e172b1ffc75ca3ccdf2c2d0"></a><br/></td></tr>
<tr class="separator:gaf1b941e38e172b1ffc75ca3ccdf2c2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ec64bbf7c7cdb10c7d0b1bd21bdb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf7ec64bbf7c7cdb10c7d0b1bd21bdb59">XADCPS_ATR_VCCAUX_UPPER</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaf7ec64bbf7c7cdb10c7d0b1bd21bdb59"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX high voltage limit register.  <a href="#gaf7ec64bbf7c7cdb10c7d0b1bd21bdb59"></a><br/></td></tr>
<tr class="separator:gaf7ec64bbf7c7cdb10c7d0b1bd21bdb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7a2dc7acf67238f8827b35ce22863c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4d7a2dc7acf67238f8827b35ce22863c">XADCPS_ATR_OT_UPPER</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4d7a2dc7acf67238f8827b35ce22863c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX high voltage limit register.  <a href="#ga4d7a2dc7acf67238f8827b35ce22863c"></a><br/></td></tr>
<tr class="separator:ga4d7a2dc7acf67238f8827b35ce22863c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365097ee163084219b30593e3fc886dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga365097ee163084219b30593e3fc886dc">XADCPS_ATR_TEMP_LOWER</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga365097ee163084219b30593e3fc886dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Upper Over Temperature limit Reg.  <a href="#ga365097ee163084219b30593e3fc886dc"></a><br/></td></tr>
<tr class="separator:ga365097ee163084219b30593e3fc886dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab650bf9549d9da74d7edc448433c7726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab650bf9549d9da74d7edc448433c7726">XADCPS_ATR_VCCINT_LOWER</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gab650bf9549d9da74d7edc448433c7726"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT high voltage limit register.  <a href="#gab650bf9549d9da74d7edc448433c7726"></a><br/></td></tr>
<tr class="separator:gab650bf9549d9da74d7edc448433c7726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f4d450364d4a6d47bfd3c859e501bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga68f4d450364d4a6d47bfd3c859e501bf">XADCPS_ATR_VCCAUX_LOWER</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga68f4d450364d4a6d47bfd3c859e501bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX low voltage limit register.  <a href="#ga68f4d450364d4a6d47bfd3c859e501bf"></a><br/></td></tr>
<tr class="separator:ga68f4d450364d4a6d47bfd3c859e501bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab80955616330e65f29283cc62fa5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7ab80955616330e65f29283cc62fa5cb">XADCPS_ATR_OT_LOWER</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga7ab80955616330e65f29283cc62fa5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower Over Temperature limit.  <a href="#ga7ab80955616330e65f29283cc62fa5cb"></a><br/></td></tr>
<tr class="separator:ga7ab80955616330e65f29283cc62fa5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fccf632c3ed72fe8dbe5e5a73cacbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8fccf632c3ed72fe8dbe5e5a73cacbdd">XADCPS_ATR_VBRAM_UPPER_</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga8fccf632c3ed72fe8dbe5e5a73cacbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VRBAM Upper Alarm Reg, 7 Series.  <a href="#ga8fccf632c3ed72fe8dbe5e5a73cacbdd"></a><br/></td></tr>
<tr class="separator:ga8fccf632c3ed72fe8dbe5e5a73cacbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f879296da31c2bcb6af21d3c377004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga27f879296da31c2bcb6af21d3c377004">XADCPS_ATR_VCCPINT_UPPER</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga27f879296da31c2bcb6af21d3c377004"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT Upper Alarm Reg, Zynq.  <a href="#ga27f879296da31c2bcb6af21d3c377004"></a><br/></td></tr>
<tr class="separator:ga27f879296da31c2bcb6af21d3c377004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ba2a7160b86fb6bc5037e85edc52d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga16ba2a7160b86fb6bc5037e85edc52d0">XADCPS_ATR_VCCPAUX_UPPER</a>&#160;&#160;&#160;0xA</td></tr>
<tr class="memdesc:ga16ba2a7160b86fb6bc5037e85edc52d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX Upper Alarm Reg, Zynq.  <a href="#ga16ba2a7160b86fb6bc5037e85edc52d0"></a><br/></td></tr>
<tr class="separator:ga16ba2a7160b86fb6bc5037e85edc52d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae718153dbcfa49692e362c3d581b58da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae718153dbcfa49692e362c3d581b58da">XADCPS_ATR_VCCPDRO_UPPER</a>&#160;&#160;&#160;0xB</td></tr>
<tr class="memdesc:gae718153dbcfa49692e362c3d581b58da"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO Upper Alarm Reg, Zynq.  <a href="#gae718153dbcfa49692e362c3d581b58da"></a><br/></td></tr>
<tr class="separator:gae718153dbcfa49692e362c3d581b58da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f033674caa746489243cf47c0a3d34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9f033674caa746489243cf47c0a3d34b">XADCPS_ATR_VBRAM_LOWER</a>&#160;&#160;&#160;0xC</td></tr>
<tr class="memdesc:ga9f033674caa746489243cf47c0a3d34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VRBAM Lower Alarm Reg, 7 Series.  <a href="#ga9f033674caa746489243cf47c0a3d34b"></a><br/></td></tr>
<tr class="separator:ga9f033674caa746489243cf47c0a3d34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5236cec9a559096db14df95f06971e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae5236cec9a559096db14df95f06971e7">XADCPS_ATR_VCCPINT_LOWER</a>&#160;&#160;&#160;0xD</td></tr>
<tr class="memdesc:gae5236cec9a559096db14df95f06971e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT Lower Alarm Reg , Zynq.  <a href="#gae5236cec9a559096db14df95f06971e7"></a><br/></td></tr>
<tr class="separator:gae5236cec9a559096db14df95f06971e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adfae31cec49001437bd7eaaa90ee20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7adfae31cec49001437bd7eaaa90ee20">XADCPS_ATR_VCCPAUX_LOWER</a>&#160;&#160;&#160;0xE</td></tr>
<tr class="memdesc:ga7adfae31cec49001437bd7eaaa90ee20"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX Lower Alarm Reg , Zynq.  <a href="#ga7adfae31cec49001437bd7eaaa90ee20"></a><br/></td></tr>
<tr class="separator:ga7adfae31cec49001437bd7eaaa90ee20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bfca4338f79433f1a9a585614a643c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae7bfca4338f79433f1a9a585614a643c">XADCPS_ATR_VCCPDRO_LOWER</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:gae7bfca4338f79433f1a9a585614a643c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO Lower Alarm Reg , Zynq.  <a href="#gae7bfca4338f79433f1a9a585614a643c"></a><br/></td></tr>
<tr class="separator:gae7bfca4338f79433f1a9a585614a643c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Averaging to be done for the channels.</h2></td></tr>
<tr class="memitem:gadb1cdd371d22e01cecb9291b2932abc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gadb1cdd371d22e01cecb9291b2932abc9">XADCPS_AVG_0_SAMPLES</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gadb1cdd371d22e01cecb9291b2932abc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Averaging.  <a href="#gadb1cdd371d22e01cecb9291b2932abc9"></a><br/></td></tr>
<tr class="separator:gadb1cdd371d22e01cecb9291b2932abc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bcaa25ff0eb1e061bd115ed25012f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad0bcaa25ff0eb1e061bd115ed25012f2">XADCPS_AVG_16_SAMPLES</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad0bcaa25ff0eb1e061bd115ed25012f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 16 samples.  <a href="#gad0bcaa25ff0eb1e061bd115ed25012f2"></a><br/></td></tr>
<tr class="separator:gad0bcaa25ff0eb1e061bd115ed25012f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca78ac3b39e3f901f2dce5d083a2a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6ca78ac3b39e3f901f2dce5d083a2a78">XADCPS_AVG_64_SAMPLES</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga6ca78ac3b39e3f901f2dce5d083a2a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 64 samples.  <a href="#ga6ca78ac3b39e3f901f2dce5d083a2a78"></a><br/></td></tr>
<tr class="separator:ga6ca78ac3b39e3f901f2dce5d083a2a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0e47dffe8eb913e5c47ee5d436a6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7b0e47dffe8eb913e5c47ee5d436a6d8">XADCPS_AVG_256_SAMPLES</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga7b0e47dffe8eb913e5c47ee5d436a6d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 256 samples.  <a href="#ga7b0e47dffe8eb913e5c47ee5d436a6d8"></a><br/></td></tr>
<tr class="separator:ga7b0e47dffe8eb913e5c47ee5d436a6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Channel Sequencer Modes of operation</h2></td></tr>
<tr class="memitem:ga799c7fbcb2e7fd3f27b780f56d764844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga799c7fbcb2e7fd3f27b780f56d764844">XADCPS_SEQ_MODE_SAFE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga799c7fbcb2e7fd3f27b780f56d764844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default Safe Mode.  <a href="#ga799c7fbcb2e7fd3f27b780f56d764844"></a><br/></td></tr>
<tr class="separator:ga799c7fbcb2e7fd3f27b780f56d764844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fbdfce66254dfb53e62a7a389e24c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae1fbdfce66254dfb53e62a7a389e24c3">XADCPS_SEQ_MODE_ONEPASS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gae1fbdfce66254dfb53e62a7a389e24c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Onepass through Sequencer.  <a href="#gae1fbdfce66254dfb53e62a7a389e24c3"></a><br/></td></tr>
<tr class="separator:gae1fbdfce66254dfb53e62a7a389e24c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f057289da345bfc62938fcd13d88512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8f057289da345bfc62938fcd13d88512">XADCPS_SEQ_MODE_CONTINPASS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8f057289da345bfc62938fcd13d88512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuous Cycling Sequencer.  <a href="#ga8f057289da345bfc62938fcd13d88512"></a><br/></td></tr>
<tr class="separator:ga8f057289da345bfc62938fcd13d88512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ef5e521cabdd0a008c5617687fca84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf9ef5e521cabdd0a008c5617687fca84">XADCPS_SEQ_MODE_SINGCHAN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf9ef5e521cabdd0a008c5617687fca84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single channel -No Sequencing.  <a href="#gaf9ef5e521cabdd0a008c5617687fca84"></a><br/></td></tr>
<tr class="separator:gaf9ef5e521cabdd0a008c5617687fca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb64b12f9a6758ebb0adfbe9c4b08c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacb64b12f9a6758ebb0adfbe9c4b08c53">XADCPS_SEQ_MODE_SIMUL_SAMPLING</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gacb64b12f9a6758ebb0adfbe9c4b08c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simultaneous sampling.  <a href="#gacb64b12f9a6758ebb0adfbe9c4b08c53"></a><br/></td></tr>
<tr class="separator:gacb64b12f9a6758ebb0adfbe9c4b08c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a1e362d43ca6272a84b477205ef29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac3a1e362d43ca6272a84b477205ef29a">XADCPS_SEQ_MODE_INDEPENDENT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac3a1e362d43ca6272a84b477205ef29a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent mode.  <a href="#gac3a1e362d43ca6272a84b477205ef29a"></a><br/></td></tr>
<tr class="separator:gac3a1e362d43ca6272a84b477205ef29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Power Down Modes</h2></td></tr>
<tr class="memitem:gaf1aed807494f2f8d5e63b1c270581dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf1aed807494f2f8d5e63b1c270581dcb">XADCPS_PD_MODE_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf1aed807494f2f8d5e63b1c270581dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Power Down.  <a href="#gaf1aed807494f2f8d5e63b1c270581dcb"></a><br/></td></tr>
<tr class="separator:gaf1aed807494f2f8d5e63b1c270581dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c71f14f278fbefe7e6a4d6f82a77865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0c71f14f278fbefe7e6a4d6f82a77865">XADCPS_PD_MODE_ADCB</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0c71f14f278fbefe7e6a4d6f82a77865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down ADC B.  <a href="#ga0c71f14f278fbefe7e6a4d6f82a77865"></a><br/></td></tr>
<tr class="separator:ga0c71f14f278fbefe7e6a4d6f82a77865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fab650f2a8839ff3bc3b02473977fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4fab650f2a8839ff3bc3b02473977fd6">XADCPS_PD_MODE_XADC</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga4fab650f2a8839ff3bc3b02473977fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down ADC A and ADC B.  <a href="#ga4fab650f2a8839ff3bc3b02473977fd6"></a><br/></td></tr>
<tr class="separator:ga4fab650f2a8839ff3bc3b02473977fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register offsets of XADC in the Device Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp01dab29dfb2facdc48eeae239fdee341"></a>The following constants provide access to each of the registers of the XADC device. </p>
</td></tr>
<tr class="memitem:ga68faeb1e24c6199c1b5225e8262bbc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga68faeb1e24c6199c1b5225e8262bbc80">XADCPS_CFG_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga68faeb1e24c6199c1b5225e8262bbc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register.  <a href="#ga68faeb1e24c6199c1b5225e8262bbc80"></a><br/></td></tr>
<tr class="separator:ga68faeb1e24c6199c1b5225e8262bbc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de2b14bf355495765652a96cf984196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8de2b14bf355495765652a96cf984196">XADCPS_INT_STS_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga8de2b14bf355495765652a96cf984196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="#ga8de2b14bf355495765652a96cf984196"></a><br/></td></tr>
<tr class="separator:ga8de2b14bf355495765652a96cf984196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a51f2e305a76820614eaca76a2b917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga07a51f2e305a76820614eaca76a2b917">XADCPS_INT_MASK_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga07a51f2e305a76820614eaca76a2b917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register.  <a href="#ga07a51f2e305a76820614eaca76a2b917"></a><br/></td></tr>
<tr class="separator:ga07a51f2e305a76820614eaca76a2b917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c6382372822d080b51307a220a5aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac9c6382372822d080b51307a220a5aa7">XADCPS_MSTS_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:gac9c6382372822d080b51307a220a5aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Misc status register.  <a href="#gac9c6382372822d080b51307a220a5aa7"></a><br/></td></tr>
<tr class="separator:gac9c6382372822d080b51307a220a5aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a13d19d9821e32eae2fd813cf7d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga87a13d19d9821e32eae2fd813cf7d99d">XADCPS_CMDFIFO_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga87a13d19d9821e32eae2fd813cf7d99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Register.  <a href="#ga87a13d19d9821e32eae2fd813cf7d99d"></a><br/></td></tr>
<tr class="separator:ga87a13d19d9821e32eae2fd813cf7d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55935eddc71fef7540acc37423456980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga55935eddc71fef7540acc37423456980">XADCPS_RDFIFO_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga55935eddc71fef7540acc37423456980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FIFO Register.  <a href="#ga55935eddc71fef7540acc37423456980"></a><br/></td></tr>
<tr class="separator:ga55935eddc71fef7540acc37423456980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b8d82247db725bfd0fb17a6c50cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga99b8d82247db725bfd0fb17a6c50cf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Misc control register.  <a href="#ga99b8d82247db725bfd0fb17a6c50cf6f"></a><br/></td></tr>
<tr class="separator:ga99b8d82247db725bfd0fb17a6c50cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
XADC Config Register Bit definitions</h2></td></tr>
<tr class="memitem:ga97eb8a3672eb52d34a687b337f97f95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga97eb8a3672eb52d34a687b337f97f95e">XADCPS_CFG_ENABLE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga97eb8a3672eb52d34a687b337f97f95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access from PS mask.  <a href="#ga97eb8a3672eb52d34a687b337f97f95e"></a><br/></td></tr>
<tr class="separator:ga97eb8a3672eb52d34a687b337f97f95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d1edce889e0696e1ca136e36ec882e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga91d1edce889e0696e1ca136e36ec882e">XADCPS_CFG_CFIFOTH_MASK</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="memdesc:ga91d1edce889e0696e1ca136e36ec882e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Threshold mask.  <a href="#ga91d1edce889e0696e1ca136e36ec882e"></a><br/></td></tr>
<tr class="separator:ga91d1edce889e0696e1ca136e36ec882e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7bdad0e727d19c057c68b5254ec6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4d7bdad0e727d19c057c68b5254ec6f7">XADCPS_CFG_DFIFOTH_MASK</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="memdesc:ga4d7bdad0e727d19c057c68b5254ec6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Threshold mask.  <a href="#ga4d7bdad0e727d19c057c68b5254ec6f7"></a><br/></td></tr>
<tr class="separator:ga4d7bdad0e727d19c057c68b5254ec6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bcc9070cac6682694cd228a695516f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga84bcc9070cac6682694cd228a695516f">XADCPS_CFG_WEDGE_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga84bcc9070cac6682694cd228a695516f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Edge Mask.  <a href="#ga84bcc9070cac6682694cd228a695516f"></a><br/></td></tr>
<tr class="separator:ga84bcc9070cac6682694cd228a695516f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51eb54a844ca9cd477f4e1cb3f7088b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga51eb54a844ca9cd477f4e1cb3f7088b5">XADCPS_CFG_REDGE_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga51eb54a844ca9cd477f4e1cb3f7088b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Edge Mask.  <a href="#ga51eb54a844ca9cd477f4e1cb3f7088b5"></a><br/></td></tr>
<tr class="separator:ga51eb54a844ca9cd477f4e1cb3f7088b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f34e098ac272721b76f4848d33db8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6f34e098ac272721b76f4848d33db8fc">XADCPS_CFG_TCKRATE_MASK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="memdesc:ga6f34e098ac272721b76f4848d33db8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock freq control.  <a href="#ga6f34e098ac272721b76f4848d33db8fc"></a><br/></td></tr>
<tr class="separator:ga6f34e098ac272721b76f4848d33db8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b563d2c174051987c7827d3517567b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa1b563d2c174051987c7827d3517567b">XADCPS_CFG_IGAP_MASK</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="memdesc:gaa1b563d2c174051987c7827d3517567b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle Gap between successive commands.  <a href="#gaa1b563d2c174051987c7827d3517567b"></a><br/></td></tr>
<tr class="separator:gaa1b563d2c174051987c7827d3517567b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
XADC Interrupt Status/Mask Register Bit definitions</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7b206c36addb9743f80f0ca4a7b75105"></a>The definitions are same for the Interrupt Status Register and Interrupt Mask Register.</p>
<p>They are defined only once. </p>
</td></tr>
<tr class="memitem:ga58603ef8e228edc64329d0df7d431f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr class="memdesc:ga58603ef8e228edc64329d0df7d431f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm Signals Mask.  <a href="#ga58603ef8e228edc64329d0df7d431f83"></a><br/></td></tr>
<tr class="separator:ga58603ef8e228edc64329d0df7d431f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc01dbce44790511275e6c4f63c25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0fc01dbce44790511275e6c4f63c25f2">XADCPS_INTX_CFIFO_LTH_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga0fc01dbce44790511275e6c4f63c25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMD FIFO less than threshold.  <a href="#ga0fc01dbce44790511275e6c4f63c25f2"></a><br/></td></tr>
<tr class="separator:ga0fc01dbce44790511275e6c4f63c25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd90b9c9fa80921655c28ce04a59434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9dd90b9c9fa80921655c28ce04a59434">XADCPS_INTX_DFIFO_GTH_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga9dd90b9c9fa80921655c28ce04a59434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO greater than threshold.  <a href="#ga9dd90b9c9fa80921655c28ce04a59434"></a><br/></td></tr>
<tr class="separator:ga9dd90b9c9fa80921655c28ce04a59434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fa3b51fb1c2af05ed9563c652da0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga02fa3b51fb1c2af05ed9563c652da0d3">XADCPS_INTX_OT_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga02fa3b51fb1c2af05ed9563c652da0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over temperature Alarm Status.  <a href="#ga02fa3b51fb1c2af05ed9563c652da0d3"></a><br/></td></tr>
<tr class="separator:ga02fa3b51fb1c2af05ed9563c652da0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cb6156dffe3be672b642490c1b5bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac5cb6156dffe3be672b642490c1b5bd8">XADCPS_INTX_ALM_ALL_MASK</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:gac5cb6156dffe3be672b642490c1b5bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm Signals Mask.  <a href="#gac5cb6156dffe3be672b642490c1b5bd8"></a><br/></td></tr>
<tr class="separator:gac5cb6156dffe3be672b642490c1b5bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b8e26a8535dad37f57a1c13355884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad63b8e26a8535dad37f57a1c13355884">XADCPS_INTX_ALM6_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gad63b8e26a8535dad37f57a1c13355884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 6 Mask.  <a href="#gad63b8e26a8535dad37f57a1c13355884"></a><br/></td></tr>
<tr class="separator:gad63b8e26a8535dad37f57a1c13355884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2998c3c0ec9c47f2c2429b79bd24df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaea2998c3c0ec9c47f2c2429b79bd24df">XADCPS_INTX_ALM5_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaea2998c3c0ec9c47f2c2429b79bd24df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 5 Mask.  <a href="#gaea2998c3c0ec9c47f2c2429b79bd24df"></a><br/></td></tr>
<tr class="separator:gaea2998c3c0ec9c47f2c2429b79bd24df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e0406e6912068e91aef1a94429bafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga06e0406e6912068e91aef1a94429bafe">XADCPS_INTX_ALM4_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga06e0406e6912068e91aef1a94429bafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 4 Mask.  <a href="#ga06e0406e6912068e91aef1a94429bafe"></a><br/></td></tr>
<tr class="separator:ga06e0406e6912068e91aef1a94429bafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aaa9f406c9a1889d4e0cbfae041e299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1aaa9f406c9a1889d4e0cbfae041e299">XADCPS_INTX_ALM3_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga1aaa9f406c9a1889d4e0cbfae041e299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 3 Mask.  <a href="#ga1aaa9f406c9a1889d4e0cbfae041e299"></a><br/></td></tr>
<tr class="separator:ga1aaa9f406c9a1889d4e0cbfae041e299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47324419edb8965bb1c670d832422edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga47324419edb8965bb1c670d832422edf">XADCPS_INTX_ALM2_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga47324419edb8965bb1c670d832422edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 2 Mask.  <a href="#ga47324419edb8965bb1c670d832422edf"></a><br/></td></tr>
<tr class="separator:ga47324419edb8965bb1c670d832422edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8130235cf1bccddf96690f557a27668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae8130235cf1bccddf96690f557a27668">XADCPS_INTX_ALM1_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gae8130235cf1bccddf96690f557a27668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 1 Mask.  <a href="#gae8130235cf1bccddf96690f557a27668"></a><br/></td></tr>
<tr class="separator:gae8130235cf1bccddf96690f557a27668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934977b081f89e9fea6aefb02fc23949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga934977b081f89e9fea6aefb02fc23949">XADCPS_INTX_ALM0_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga934977b081f89e9fea6aefb02fc23949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 0 Mask.  <a href="#ga934977b081f89e9fea6aefb02fc23949"></a><br/></td></tr>
<tr class="separator:ga934977b081f89e9fea6aefb02fc23949"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
XADC Miscellaneous Register Bit definitions</h2></td></tr>
<tr class="memitem:ga78913f5d17856f0415cadac18cbc25c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga78913f5d17856f0415cadac18cbc25c8">XADCPS_MSTS_CFIFO_LVL_MASK</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="memdesc:ga78913f5d17856f0415cadac18cbc25c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Level mask.  <a href="#ga78913f5d17856f0415cadac18cbc25c8"></a><br/></td></tr>
<tr class="separator:ga78913f5d17856f0415cadac18cbc25c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7acfd5b680e4a95e6c46b18e9b2190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaee7acfd5b680e4a95e6c46b18e9b2190">XADCPS_MSTS_DFIFO_LVL_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:gaee7acfd5b680e4a95e6c46b18e9b2190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Level Mask.  <a href="#gaee7acfd5b680e4a95e6c46b18e9b2190"></a><br/></td></tr>
<tr class="separator:gaee7acfd5b680e4a95e6c46b18e9b2190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904ad16cd661685035d91797d972c27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga904ad16cd661685035d91797d972c27e">XADCPS_MSTS_CFIFOF_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga904ad16cd661685035d91797d972c27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Full Mask.  <a href="#ga904ad16cd661685035d91797d972c27e"></a><br/></td></tr>
<tr class="separator:ga904ad16cd661685035d91797d972c27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c80547bf599783e218aa04cbac20c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3c80547bf599783e218aa04cbac20c50">XADCPS_MSTS_CFIFOE_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga3c80547bf599783e218aa04cbac20c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Empty Mask.  <a href="#ga3c80547bf599783e218aa04cbac20c50"></a><br/></td></tr>
<tr class="separator:ga3c80547bf599783e218aa04cbac20c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918992ab84ea904198f1a9dd33a5b837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga918992ab84ea904198f1a9dd33a5b837">XADCPS_MSTS_DFIFOF_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga918992ab84ea904198f1a9dd33a5b837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Full Mask.  <a href="#ga918992ab84ea904198f1a9dd33a5b837"></a><br/></td></tr>
<tr class="separator:ga918992ab84ea904198f1a9dd33a5b837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6803f5e3d2b38a4fa1ca36139f621bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6803f5e3d2b38a4fa1ca36139f621bda">XADCPS_MSTS_DFIFOE_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga6803f5e3d2b38a4fa1ca36139f621bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Empty Mask.  <a href="#ga6803f5e3d2b38a4fa1ca36139f621bda"></a><br/></td></tr>
<tr class="separator:ga6803f5e3d2b38a4fa1ca36139f621bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb1ed810531f94e6ee482a44e462fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaedb1ed810531f94e6ee482a44e462fd1">XADCPS_MSTS_OT_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gaedb1ed810531f94e6ee482a44e462fd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temperature Mask.  <a href="#gaedb1ed810531f94e6ee482a44e462fd1"></a><br/></td></tr>
<tr class="separator:gaedb1ed810531f94e6ee482a44e462fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8248f38c9de02132073459edae0e40da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8248f38c9de02132073459edae0e40da">XADCPS_MSTS_ALM_MASK</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:ga8248f38c9de02132073459edae0e40da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarms Mask.  <a href="#ga8248f38c9de02132073459edae0e40da"></a><br/></td></tr>
<tr class="separator:ga8248f38c9de02132073459edae0e40da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
XADC Miscellaneous Control Register Bit definitions</h2></td></tr>
<tr class="memitem:ga96647dda4bc4c7459180829b4eec90e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga96647dda4bc4c7459180829b4eec90e0">XADCPS_MCTL_RESET_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga96647dda4bc4c7459180829b4eec90e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset XADC.  <a href="#ga96647dda4bc4c7459180829b4eec90e0"></a><br/></td></tr>
<tr class="separator:ga96647dda4bc4c7459180829b4eec90e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa803ffae0e30319a93cee9b535dc4c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa803ffae0e30319a93cee9b535dc4c20">XADCPS_MCTL_FLUSH_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa803ffae0e30319a93cee9b535dc4c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush the FIFOs.  <a href="#gaa803ffae0e30319a93cee9b535dc4c20"></a><br/></td></tr>
<tr class="separator:gaa803ffae0e30319a93cee9b535dc4c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal Register offsets of the XADC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp90af31b2b110de694495139347fb348b"></a>The following constants provide access to each of the internal registers of the XADC device. </p>
</td></tr>
<tr class="memitem:gad208216b2c97323c1a1552798152b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad208216b2c97323c1a1552798152b78b">XADCPS_TEMP_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gad208216b2c97323c1a1552798152b78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip Temperature Reg.  <a href="#gad208216b2c97323c1a1552798152b78b"></a><br/></td></tr>
<tr class="separator:gad208216b2c97323c1a1552798152b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a73a0ddd38ed3e55387e941ce959beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0a73a0ddd38ed3e55387e941ce959beb">XADCPS_VCCINT_OFFSET</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga0a73a0ddd38ed3e55387e941ce959beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCINT Data Reg.  <a href="#ga0a73a0ddd38ed3e55387e941ce959beb"></a><br/></td></tr>
<tr class="separator:ga0a73a0ddd38ed3e55387e941ce959beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5241470342961808b7315f88b66704aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5241470342961808b7315f88b66704aa">XADCPS_VCCAUX_OFFSET</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga5241470342961808b7315f88b66704aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCAUX Data Reg.  <a href="#ga5241470342961808b7315f88b66704aa"></a><br/></td></tr>
<tr class="separator:ga5241470342961808b7315f88b66704aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc565fda183714c71bfbdd0f1604371a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gadc565fda183714c71bfbdd0f1604371a">XADCPS_VPVN_OFFSET</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:gadc565fda183714c71bfbdd0f1604371a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VP/VN.  <a href="#gadc565fda183714c71bfbdd0f1604371a"></a><br/></td></tr>
<tr class="separator:gadc565fda183714c71bfbdd0f1604371a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb0c93ec901ebd9baeacafa4d4f11e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7eb0c93ec901ebd9baeacafa4d4f11e0">XADCPS_VREFP_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga7eb0c93ec901ebd9baeacafa4d4f11e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VREFP Data Reg.  <a href="#ga7eb0c93ec901ebd9baeacafa4d4f11e0"></a><br/></td></tr>
<tr class="separator:ga7eb0c93ec901ebd9baeacafa4d4f11e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55563309df0f6cdde853f0c23bf5224e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga55563309df0f6cdde853f0c23bf5224e">XADCPS_VREFN_OFFSET</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga55563309df0f6cdde853f0c23bf5224e"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VREFN Data Reg.  <a href="#ga55563309df0f6cdde853f0c23bf5224e"></a><br/></td></tr>
<tr class="separator:ga55563309df0f6cdde853f0c23bf5224e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e4ddc61783e0ea7c201f61bd1381cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae2e4ddc61783e0ea7c201f61bd1381cd">XADCPS_VBRAM_OFFSET</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gae2e4ddc61783e0ea7c201f61bd1381cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VBRAM , 7 Series.  <a href="#gae2e4ddc61783e0ea7c201f61bd1381cd"></a><br/></td></tr>
<tr class="separator:gae2e4ddc61783e0ea7c201f61bd1381cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3aa072368343a7e669cffa799f3f733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae3aa072368343a7e669cffa799f3f733">XADCPS_ADC_A_SUPPLY_CALIB_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gae3aa072368343a7e669cffa799f3f733"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC A Supply Offset Reg.  <a href="#gae3aa072368343a7e669cffa799f3f733"></a><br/></td></tr>
<tr class="separator:gae3aa072368343a7e669cffa799f3f733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e57f4848447e0eb5782c2c9d59eb264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8e57f4848447e0eb5782c2c9d59eb264">XADCPS_ADC_A_OFFSET_CALIB_OFFSET</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:ga8e57f4848447e0eb5782c2c9d59eb264"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC A Offset Data Reg.  <a href="#ga8e57f4848447e0eb5782c2c9d59eb264"></a><br/></td></tr>
<tr class="separator:ga8e57f4848447e0eb5782c2c9d59eb264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94436fe1ddde197ab9d01f4a90b26b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga94436fe1ddde197ab9d01f4a90b26b0c">XADCPS_ADC_A_GAINERR_CALIB_OFFSET</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:ga94436fe1ddde197ab9d01f4a90b26b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC A Gain Error Reg.  <a href="#ga94436fe1ddde197ab9d01f4a90b26b0c"></a><br/></td></tr>
<tr class="separator:ga94436fe1ddde197ab9d01f4a90b26b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543905cdceb3ea785d73b0f4e5f5de1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga543905cdceb3ea785d73b0f4e5f5de1e">XADCPS_VCCPINT_OFFSET</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:ga543905cdceb3ea785d73b0f4e5f5de1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCPINT Reg, Zynq.  <a href="#ga543905cdceb3ea785d73b0f4e5f5de1e"></a><br/></td></tr>
<tr class="separator:ga543905cdceb3ea785d73b0f4e5f5de1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf92197f19f4c5d0f4f070a705f7529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaaf92197f19f4c5d0f4f070a705f7529a">XADCPS_VCCPAUX_OFFSET</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:gaaf92197f19f4c5d0f4f070a705f7529a"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCPAUX Reg, Zynq.  <a href="#gaaf92197f19f4c5d0f4f070a705f7529a"></a><br/></td></tr>
<tr class="separator:gaaf92197f19f4c5d0f4f070a705f7529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49236f52791f86822e854f87a9fdc30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga49236f52791f86822e854f87a9fdc30b">XADCPS_VCCPDRO_OFFSET</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:ga49236f52791f86822e854f87a9fdc30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCPDRO Reg, Zynq.  <a href="#ga49236f52791f86822e854f87a9fdc30b"></a><br/></td></tr>
<tr class="separator:ga49236f52791f86822e854f87a9fdc30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dee45b022fdd7241aad85401d33033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab5dee45b022fdd7241aad85401d33033">XADCPS_AUX00_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gab5dee45b022fdd7241aad85401d33033"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP0/VAUXN0.  <a href="#gab5dee45b022fdd7241aad85401d33033"></a><br/></td></tr>
<tr class="separator:gab5dee45b022fdd7241aad85401d33033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa805b2fa553116f51a8b164a2970ed8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa805b2fa553116f51a8b164a2970ed8c">XADCPS_AUX01_OFFSET</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:gaa805b2fa553116f51a8b164a2970ed8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP1/VAUXN1.  <a href="#gaa805b2fa553116f51a8b164a2970ed8c"></a><br/></td></tr>
<tr class="separator:gaa805b2fa553116f51a8b164a2970ed8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdeb9217279a39766c6756c9eaf5f86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacdeb9217279a39766c6756c9eaf5f86c">XADCPS_AUX02_OFFSET</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:gacdeb9217279a39766c6756c9eaf5f86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP2/VAUXN2.  <a href="#gacdeb9217279a39766c6756c9eaf5f86c"></a><br/></td></tr>
<tr class="separator:gacdeb9217279a39766c6756c9eaf5f86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a1b77788237378af6d0291c0a9df54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga54a1b77788237378af6d0291c0a9df54">XADCPS_AUX03_OFFSET</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="memdesc:ga54a1b77788237378af6d0291c0a9df54"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP3/VAUXN3.  <a href="#ga54a1b77788237378af6d0291c0a9df54"></a><br/></td></tr>
<tr class="separator:ga54a1b77788237378af6d0291c0a9df54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e3afb21bed9031d9225229c3842840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga00e3afb21bed9031d9225229c3842840">XADCPS_AUX04_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga00e3afb21bed9031d9225229c3842840"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP4/VAUXN4.  <a href="#ga00e3afb21bed9031d9225229c3842840"></a><br/></td></tr>
<tr class="separator:ga00e3afb21bed9031d9225229c3842840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4b2a7c792337a062c479feef0f327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4ad4b2a7c792337a062c479feef0f327">XADCPS_AUX05_OFFSET</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="memdesc:ga4ad4b2a7c792337a062c479feef0f327"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP5/VAUXN5.  <a href="#ga4ad4b2a7c792337a062c479feef0f327"></a><br/></td></tr>
<tr class="separator:ga4ad4b2a7c792337a062c479feef0f327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1956fa6834b42d001ce6e60b746358c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1956fa6834b42d001ce6e60b746358c7">XADCPS_AUX06_OFFSET</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:ga1956fa6834b42d001ce6e60b746358c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP6/VAUXN6.  <a href="#ga1956fa6834b42d001ce6e60b746358c7"></a><br/></td></tr>
<tr class="separator:ga1956fa6834b42d001ce6e60b746358c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a447c4d29ab2c2f0266d10fb5cb44e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6a447c4d29ab2c2f0266d10fb5cb44e8">XADCPS_AUX07_OFFSET</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:ga6a447c4d29ab2c2f0266d10fb5cb44e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP7/VAUXN7.  <a href="#ga6a447c4d29ab2c2f0266d10fb5cb44e8"></a><br/></td></tr>
<tr class="separator:ga6a447c4d29ab2c2f0266d10fb5cb44e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8aee4a0b2a343ce463c347d8059353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab8aee4a0b2a343ce463c347d8059353d">XADCPS_AUX08_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:gab8aee4a0b2a343ce463c347d8059353d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP8/VAUXN8.  <a href="#gab8aee4a0b2a343ce463c347d8059353d"></a><br/></td></tr>
<tr class="separator:gab8aee4a0b2a343ce463c347d8059353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7785b3eea5f4ee341dbe90bdd18bd526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7785b3eea5f4ee341dbe90bdd18bd526">XADCPS_AUX09_OFFSET</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:ga7785b3eea5f4ee341dbe90bdd18bd526"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP9/VAUXN9.  <a href="#ga7785b3eea5f4ee341dbe90bdd18bd526"></a><br/></td></tr>
<tr class="separator:ga7785b3eea5f4ee341dbe90bdd18bd526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d56a929ad4f667dae86d683a1c90b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga94d56a929ad4f667dae86d683a1c90b5">XADCPS_AUX10_OFFSET</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="memdesc:ga94d56a929ad4f667dae86d683a1c90b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP10/VAUXN10.  <a href="#ga94d56a929ad4f667dae86d683a1c90b5"></a><br/></td></tr>
<tr class="separator:ga94d56a929ad4f667dae86d683a1c90b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f563f85d8172b0d5468a88c13639965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga2f563f85d8172b0d5468a88c13639965">XADCPS_AUX11_OFFSET</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:ga2f563f85d8172b0d5468a88c13639965"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP11/VAUXN11.  <a href="#ga2f563f85d8172b0d5468a88c13639965"></a><br/></td></tr>
<tr class="separator:ga2f563f85d8172b0d5468a88c13639965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca256931f800ddc0ec54a3a0f6b2e1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaca256931f800ddc0ec54a3a0f6b2e1fb">XADCPS_AUX12_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:gaca256931f800ddc0ec54a3a0f6b2e1fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP12/VAUXN12.  <a href="#gaca256931f800ddc0ec54a3a0f6b2e1fb"></a><br/></td></tr>
<tr class="separator:gaca256931f800ddc0ec54a3a0f6b2e1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebef142fce37758caf40fc84f65464e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaebef142fce37758caf40fc84f65464e1">XADCPS_AUX13_OFFSET</a>&#160;&#160;&#160;0x1D</td></tr>
<tr class="memdesc:gaebef142fce37758caf40fc84f65464e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP13/VAUXN13.  <a href="#gaebef142fce37758caf40fc84f65464e1"></a><br/></td></tr>
<tr class="separator:gaebef142fce37758caf40fc84f65464e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b812bb9446a86c60a6d8d9afc8b939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga80b812bb9446a86c60a6d8d9afc8b939">XADCPS_AUX14_OFFSET</a>&#160;&#160;&#160;0x1E</td></tr>
<tr class="memdesc:ga80b812bb9446a86c60a6d8d9afc8b939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP14/VAUXN14.  <a href="#ga80b812bb9446a86c60a6d8d9afc8b939"></a><br/></td></tr>
<tr class="separator:ga80b812bb9446a86c60a6d8d9afc8b939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9c41ae860c4a0edca1686938def3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6c9c41ae860c4a0edca1686938def3a8">XADCPS_AUX15_OFFSET</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:ga6c9c41ae860c4a0edca1686938def3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP15/VAUXN15.  <a href="#ga6c9c41ae860c4a0edca1686938def3a8"></a><br/></td></tr>
<tr class="separator:ga6c9c41ae860c4a0edca1686938def3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276410bfb2dbea221f51c3c2c637925d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga276410bfb2dbea221f51c3c2c637925d">XADCPS_MAX_TEMP_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga276410bfb2dbea221f51c3c2c637925d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Temperature Reg.  <a href="#ga276410bfb2dbea221f51c3c2c637925d"></a><br/></td></tr>
<tr class="separator:ga276410bfb2dbea221f51c3c2c637925d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d8e063065e74f7ec39d66c925eb10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga92d8e063065e74f7ec39d66c925eb10b">XADCPS_MAX_VCCINT_OFFSET</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="memdesc:ga92d8e063065e74f7ec39d66c925eb10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCINT Register.  <a href="#ga92d8e063065e74f7ec39d66c925eb10b"></a><br/></td></tr>
<tr class="separator:ga92d8e063065e74f7ec39d66c925eb10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90832c9d6007f02db4fe404c360a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae90832c9d6007f02db4fe404c360a4b4">XADCPS_MAX_VCCAUX_OFFSET</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:gae90832c9d6007f02db4fe404c360a4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCAUX Register.  <a href="#gae90832c9d6007f02db4fe404c360a4b4"></a><br/></td></tr>
<tr class="separator:gae90832c9d6007f02db4fe404c360a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f1e7a4548f643306305f9afe49fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa3f1e7a4548f643306305f9afe49fdf5">XADCPS_MAX_VCCBRAM_OFFSET</a>&#160;&#160;&#160;0x23</td></tr>
<tr class="memdesc:gaa3f1e7a4548f643306305f9afe49fdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max BRAM Register, 7 series.  <a href="#gaa3f1e7a4548f643306305f9afe49fdf5"></a><br/></td></tr>
<tr class="separator:gaa3f1e7a4548f643306305f9afe49fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab6b1f7636aa659070ee8e33e8e89ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gabab6b1f7636aa659070ee8e33e8e89ed">XADCPS_MIN_TEMP_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:gabab6b1f7636aa659070ee8e33e8e89ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min Temperature Reg.  <a href="#gabab6b1f7636aa659070ee8e33e8e89ed"></a><br/></td></tr>
<tr class="separator:gabab6b1f7636aa659070ee8e33e8e89ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd607629d2856a685240315eedd917a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1bd607629d2856a685240315eedd917a">XADCPS_MIN_VCCINT_OFFSET</a>&#160;&#160;&#160;0x25</td></tr>
<tr class="memdesc:ga1bd607629d2856a685240315eedd917a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCINT Register.  <a href="#ga1bd607629d2856a685240315eedd917a"></a><br/></td></tr>
<tr class="separator:ga1bd607629d2856a685240315eedd917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0477edb4abbf4c26c0f5bbedfad6ec6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0477edb4abbf4c26c0f5bbedfad6ec6e">XADCPS_MIN_VCCAUX_OFFSET</a>&#160;&#160;&#160;0x26</td></tr>
<tr class="memdesc:ga0477edb4abbf4c26c0f5bbedfad6ec6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCAUX Register.  <a href="#ga0477edb4abbf4c26c0f5bbedfad6ec6e"></a><br/></td></tr>
<tr class="separator:ga0477edb4abbf4c26c0f5bbedfad6ec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249a6139198535cca377f2d28eaa22da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga249a6139198535cca377f2d28eaa22da">XADCPS_MIN_VCCBRAM_OFFSET</a>&#160;&#160;&#160;0x27</td></tr>
<tr class="memdesc:ga249a6139198535cca377f2d28eaa22da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min BRAM Register, 7 series.  <a href="#ga249a6139198535cca377f2d28eaa22da"></a><br/></td></tr>
<tr class="separator:ga249a6139198535cca377f2d28eaa22da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb2db0db3f0581aa9c858d50c00c87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5eb2db0db3f0581aa9c858d50c00c87d">XADCPS_MAX_VCCPINT_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:ga5eb2db0db3f0581aa9c858d50c00c87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCPINT Register, Zynq.  <a href="#ga5eb2db0db3f0581aa9c858d50c00c87d"></a><br/></td></tr>
<tr class="separator:ga5eb2db0db3f0581aa9c858d50c00c87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6c43a99955acbf886d89962a13156c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9e6c43a99955acbf886d89962a13156c">XADCPS_MAX_VCCPAUX_OFFSET</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:ga9e6c43a99955acbf886d89962a13156c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCPAUX Register, Zynq.  <a href="#ga9e6c43a99955acbf886d89962a13156c"></a><br/></td></tr>
<tr class="separator:ga9e6c43a99955acbf886d89962a13156c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca340457bcb56ebbfcbd509900fc6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaaca340457bcb56ebbfcbd509900fc6c1">XADCPS_MAX_VCCPDRO_OFFSET</a>&#160;&#160;&#160;0x2A</td></tr>
<tr class="memdesc:gaaca340457bcb56ebbfcbd509900fc6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCPDRO Register, Zynq.  <a href="#gaaca340457bcb56ebbfcbd509900fc6c1"></a><br/></td></tr>
<tr class="separator:gaaca340457bcb56ebbfcbd509900fc6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546042226fa8d0c6426051c3c41ee0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga546042226fa8d0c6426051c3c41ee0b6">XADCPS_MIN_VCCPINT_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:ga546042226fa8d0c6426051c3c41ee0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCPINT Register, Zynq.  <a href="#ga546042226fa8d0c6426051c3c41ee0b6"></a><br/></td></tr>
<tr class="separator:ga546042226fa8d0c6426051c3c41ee0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa876a6ce73b685d5334b1fe36aebd989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa876a6ce73b685d5334b1fe36aebd989">XADCPS_MIN_VCCPAUX_OFFSET</a>&#160;&#160;&#160;0x2D</td></tr>
<tr class="memdesc:gaa876a6ce73b685d5334b1fe36aebd989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCPAUX Register, Zynq.  <a href="#gaa876a6ce73b685d5334b1fe36aebd989"></a><br/></td></tr>
<tr class="separator:gaa876a6ce73b685d5334b1fe36aebd989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a5d40ef4fd60ca4d3d7cec89d0a83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga35a5d40ef4fd60ca4d3d7cec89d0a83a">XADCPS_MIN_VCCPDRO_OFFSET</a>&#160;&#160;&#160;0x2E</td></tr>
<tr class="memdesc:ga35a5d40ef4fd60ca4d3d7cec89d0a83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCPDRO Register,Zynq.  <a href="#ga35a5d40ef4fd60ca4d3d7cec89d0a83a"></a><br/></td></tr>
<tr class="separator:ga35a5d40ef4fd60ca4d3d7cec89d0a83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e429077531e797147b8f16bf3ac0c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1e429077531e797147b8f16bf3ac0c7e">XADCPS_FLAG_OFFSET</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:ga1e429077531e797147b8f16bf3ac0c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag Register.  <a href="#ga1e429077531e797147b8f16bf3ac0c7e"></a><br/></td></tr>
<tr class="separator:ga1e429077531e797147b8f16bf3ac0c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0465989cda869dc6bbc0d69d1c5a53c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga0465989cda869dc6bbc0d69d1c5a53c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 0.  <a href="#ga0465989cda869dc6bbc0d69d1c5a53c0"></a><br/></td></tr>
<tr class="separator:ga0465989cda869dc6bbc0d69d1c5a53c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e3109e270a76fd9ae6856a526eff23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>&#160;&#160;&#160;0x41</td></tr>
<tr class="memdesc:ga51e3109e270a76fd9ae6856a526eff23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 1.  <a href="#ga51e3109e270a76fd9ae6856a526eff23"></a><br/></td></tr>
<tr class="separator:ga51e3109e270a76fd9ae6856a526eff23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480941fa571069ef1b39273216c8dba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>&#160;&#160;&#160;0x42</td></tr>
<tr class="memdesc:ga480941fa571069ef1b39273216c8dba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 2.  <a href="#ga480941fa571069ef1b39273216c8dba4"></a><br/></td></tr>
<tr class="separator:ga480941fa571069ef1b39273216c8dba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df4e9969d3d37155d8fc4f1e4383b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4df4e9969d3d37155d8fc4f1e4383b6b">XADCPS_SEQ00_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="memdesc:ga4df4e9969d3d37155d8fc4f1e4383b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 00 Adc Channel Selection.  <a href="#ga4df4e9969d3d37155d8fc4f1e4383b6b"></a><br/></td></tr>
<tr class="separator:ga4df4e9969d3d37155d8fc4f1e4383b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e962322e642b88e9cc209b9bbb7378a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5e962322e642b88e9cc209b9bbb7378a">XADCPS_SEQ01_OFFSET</a>&#160;&#160;&#160;0x49</td></tr>
<tr class="memdesc:ga5e962322e642b88e9cc209b9bbb7378a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 01 Adc Channel Selection.  <a href="#ga5e962322e642b88e9cc209b9bbb7378a"></a><br/></td></tr>
<tr class="separator:ga5e962322e642b88e9cc209b9bbb7378a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952947eadaefe959f7da43bf8455f985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga952947eadaefe959f7da43bf8455f985">XADCPS_SEQ02_OFFSET</a>&#160;&#160;&#160;0x4A</td></tr>
<tr class="memdesc:ga952947eadaefe959f7da43bf8455f985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 02 Adc Average Enable.  <a href="#ga952947eadaefe959f7da43bf8455f985"></a><br/></td></tr>
<tr class="separator:ga952947eadaefe959f7da43bf8455f985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded54bf913644bbea7bd4d485fdda79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaded54bf913644bbea7bd4d485fdda79d">XADCPS_SEQ03_OFFSET</a>&#160;&#160;&#160;0x4B</td></tr>
<tr class="memdesc:gaded54bf913644bbea7bd4d485fdda79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 03 Adc Average Enable.  <a href="#gaded54bf913644bbea7bd4d485fdda79d"></a><br/></td></tr>
<tr class="separator:gaded54bf913644bbea7bd4d485fdda79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c4da0c7efc02c87ef4b6c513ce7bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga35c4da0c7efc02c87ef4b6c513ce7bf6">XADCPS_SEQ04_OFFSET</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="memdesc:ga35c4da0c7efc02c87ef4b6c513ce7bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 04 Adc Input Mode Select.  <a href="#ga35c4da0c7efc02c87ef4b6c513ce7bf6"></a><br/></td></tr>
<tr class="separator:ga35c4da0c7efc02c87ef4b6c513ce7bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d12bb4acd125bff925e35e0460dcc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4d12bb4acd125bff925e35e0460dcc34">XADCPS_SEQ05_OFFSET</a>&#160;&#160;&#160;0x4D</td></tr>
<tr class="memdesc:ga4d12bb4acd125bff925e35e0460dcc34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 05 Adc Input Mode Select.  <a href="#ga4d12bb4acd125bff925e35e0460dcc34"></a><br/></td></tr>
<tr class="separator:ga4d12bb4acd125bff925e35e0460dcc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01da0abb968660efaf1230df5eeac17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad01da0abb968660efaf1230df5eeac17">XADCPS_SEQ06_OFFSET</a>&#160;&#160;&#160;0x4E</td></tr>
<tr class="memdesc:gad01da0abb968660efaf1230df5eeac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 06 Adc Acquisition Select.  <a href="#gad01da0abb968660efaf1230df5eeac17"></a><br/></td></tr>
<tr class="separator:gad01da0abb968660efaf1230df5eeac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327d321bb487fa1c3c123a80c147e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga327d321bb487fa1c3c123a80c147e457">XADCPS_SEQ07_OFFSET</a>&#160;&#160;&#160;0x4F</td></tr>
<tr class="memdesc:ga327d321bb487fa1c3c123a80c147e457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 07 Adc Acquisition Select.  <a href="#ga327d321bb487fa1c3c123a80c147e457"></a><br/></td></tr>
<tr class="separator:ga327d321bb487fa1c3c123a80c147e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf474b4c65c53c117fb44c3831bcaef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf474b4c65c53c117fb44c3831bcaef07">XADCPS_ATR_TEMP_UPPER_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:gaf474b4c65c53c117fb44c3831bcaef07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Upper Alarm Register.  <a href="#gaf474b4c65c53c117fb44c3831bcaef07"></a><br/></td></tr>
<tr class="separator:gaf474b4c65c53c117fb44c3831bcaef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c898dfccd76d299e974dae7c4a7de87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7c898dfccd76d299e974dae7c4a7de87">XADCPS_ATR_VCCINT_UPPER_OFFSET</a>&#160;&#160;&#160;0x51</td></tr>
<tr class="memdesc:ga7c898dfccd76d299e974dae7c4a7de87"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT Upper Alarm Reg.  <a href="#ga7c898dfccd76d299e974dae7c4a7de87"></a><br/></td></tr>
<tr class="separator:ga7c898dfccd76d299e974dae7c4a7de87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea7ba1f7191e2a669ccc6084cb8591f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6ea7ba1f7191e2a669ccc6084cb8591f">XADCPS_ATR_VCCAUX_UPPER_OFFSET</a>&#160;&#160;&#160;0x52</td></tr>
<tr class="memdesc:ga6ea7ba1f7191e2a669ccc6084cb8591f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX Upper Alarm Reg.  <a href="#ga6ea7ba1f7191e2a669ccc6084cb8591f"></a><br/></td></tr>
<tr class="separator:ga6ea7ba1f7191e2a669ccc6084cb8591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8067965d143744eb266d45f697ea47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad8067965d143744eb266d45f697ea47f">XADCPS_ATR_OT_UPPER_OFFSET</a>&#160;&#160;&#160;0x53</td></tr>
<tr class="memdesc:gad8067965d143744eb266d45f697ea47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temp Upper Alarm Reg.  <a href="#gad8067965d143744eb266d45f697ea47f"></a><br/></td></tr>
<tr class="separator:gad8067965d143744eb266d45f697ea47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61503521a8d2f916b041253026741d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga61503521a8d2f916b041253026741d21">XADCPS_ATR_TEMP_LOWER_OFFSET</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="memdesc:ga61503521a8d2f916b041253026741d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Lower Alarm Register.  <a href="#ga61503521a8d2f916b041253026741d21"></a><br/></td></tr>
<tr class="separator:ga61503521a8d2f916b041253026741d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac507365ffab7b5ebf5efbd9aab9b15e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac507365ffab7b5ebf5efbd9aab9b15e7">XADCPS_ATR_VCCINT_LOWER_OFFSET</a>&#160;&#160;&#160;0x55</td></tr>
<tr class="memdesc:gac507365ffab7b5ebf5efbd9aab9b15e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT Lower Alarm Reg.  <a href="#gac507365ffab7b5ebf5efbd9aab9b15e7"></a><br/></td></tr>
<tr class="separator:gac507365ffab7b5ebf5efbd9aab9b15e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45714756c4dfc3c1962be902eabf1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga45714756c4dfc3c1962be902eabf1b7b">XADCPS_ATR_VCCAUX_LOWER_OFFSET</a>&#160;&#160;&#160;0x56</td></tr>
<tr class="memdesc:ga45714756c4dfc3c1962be902eabf1b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX Lower Alarm Reg.  <a href="#ga45714756c4dfc3c1962be902eabf1b7b"></a><br/></td></tr>
<tr class="separator:ga45714756c4dfc3c1962be902eabf1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1c44be41632fa57e338890d4c0b3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gabe1c44be41632fa57e338890d4c0b3ed">XADCPS_ATR_OT_LOWER_OFFSET</a>&#160;&#160;&#160;0x57</td></tr>
<tr class="memdesc:gabe1c44be41632fa57e338890d4c0b3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temp Lower Alarm Reg.  <a href="#gabe1c44be41632fa57e338890d4c0b3ed"></a><br/></td></tr>
<tr class="separator:gabe1c44be41632fa57e338890d4c0b3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5134cc49bcd7d4caa80477f79a8d200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5134cc49bcd7d4caa80477f79a8d200d">XADCPS_ATR_VBRAM_UPPER_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:ga5134cc49bcd7d4caa80477f79a8d200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBRAM Upper Alarm, 7 series.  <a href="#ga5134cc49bcd7d4caa80477f79a8d200d"></a><br/></td></tr>
<tr class="separator:ga5134cc49bcd7d4caa80477f79a8d200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d78f977f73a044f0b044d0f675f009b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1d78f977f73a044f0b044d0f675f009b">XADCPS_ATR_VCCPINT_UPPER_OFFSET</a>&#160;&#160;&#160;0x59</td></tr>
<tr class="memdesc:ga1d78f977f73a044f0b044d0f675f009b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT Upper Alarm, Zynq.  <a href="#ga1d78f977f73a044f0b044d0f675f009b"></a><br/></td></tr>
<tr class="separator:ga1d78f977f73a044f0b044d0f675f009b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bef78f847f3f472eb6a45f1bb07a135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5bef78f847f3f472eb6a45f1bb07a135">XADCPS_ATR_VCCPAUX_UPPER_OFFSET</a>&#160;&#160;&#160;0x5A</td></tr>
<tr class="memdesc:ga5bef78f847f3f472eb6a45f1bb07a135"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX Upper Alarm, Zynq.  <a href="#ga5bef78f847f3f472eb6a45f1bb07a135"></a><br/></td></tr>
<tr class="separator:ga5bef78f847f3f472eb6a45f1bb07a135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d298904e86864e973886a7dcdc2295b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga2d298904e86864e973886a7dcdc2295b">XADCPS_ATR_VCCPDRO_UPPER_OFFSET</a>&#160;&#160;&#160;0x5B</td></tr>
<tr class="memdesc:ga2d298904e86864e973886a7dcdc2295b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO Upper Alarm, Zynq.  <a href="#ga2d298904e86864e973886a7dcdc2295b"></a><br/></td></tr>
<tr class="separator:ga2d298904e86864e973886a7dcdc2295b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc2f6d1ccc4db7a011827f98515a4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga2bc2f6d1ccc4db7a011827f98515a4bd">XADCPS_ATR_VBRAM_LOWER_OFFSET</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:ga2bc2f6d1ccc4db7a011827f98515a4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VRBAM Lower Alarm, 7 Series.  <a href="#ga2bc2f6d1ccc4db7a011827f98515a4bd"></a><br/></td></tr>
<tr class="separator:ga2bc2f6d1ccc4db7a011827f98515a4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf087561e91e313f8961c8c4866248578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf087561e91e313f8961c8c4866248578">XADCPS_ATR_VCCPINT_LOWER_OFFSET</a>&#160;&#160;&#160;0x5D</td></tr>
<tr class="memdesc:gaf087561e91e313f8961c8c4866248578"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT Lower Alarm, Zynq.  <a href="#gaf087561e91e313f8961c8c4866248578"></a><br/></td></tr>
<tr class="separator:gaf087561e91e313f8961c8c4866248578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bc441e1c2fd2d0b730e5d2e842b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac34bc441e1c2fd2d0b730e5d2e842b5e">XADCPS_ATR_VCCPAUX_LOWER_OFFSET</a>&#160;&#160;&#160;0x5E</td></tr>
<tr class="memdesc:gac34bc441e1c2fd2d0b730e5d2e842b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX Lower Alarm, Zynq.  <a href="#gac34bc441e1c2fd2d0b730e5d2e842b5e"></a><br/></td></tr>
<tr class="separator:gac34bc441e1c2fd2d0b730e5d2e842b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e536525e237d3579bec273d08599d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga06e536525e237d3579bec273d08599d8">XADCPS_ATR_VCCPDRO_LOWER_OFFSET</a>&#160;&#160;&#160;0x5F</td></tr>
<tr class="memdesc:ga06e536525e237d3579bec273d08599d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO Lower Alarm, Zynq.  <a href="#ga06e536525e237d3579bec273d08599d8"></a><br/></td></tr>
<tr class="separator:ga06e536525e237d3579bec273d08599d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration Register 0 (CFR0) mask(s)</h2></td></tr>
<tr class="memitem:gad07e168c40576d018070d3b72856793e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad07e168c40576d018070d3b72856793e">XADCPS_CFR0_CAL_AVG_MASK</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gad07e168c40576d018070d3b72856793e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging enable Mask.  <a href="#gad07e168c40576d018070d3b72856793e"></a><br/></td></tr>
<tr class="separator:gad07e168c40576d018070d3b72856793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab16350a3df5796ab016bae6d876c50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaab16350a3df5796ab016bae6d876c50b">XADCPS_CFR0_AVG_VALID_MASK</a>&#160;&#160;&#160;0x3000</td></tr>
<tr class="memdesc:gaab16350a3df5796ab016bae6d876c50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging bit Mask.  <a href="#gaab16350a3df5796ab016bae6d876c50b"></a><br/></td></tr>
<tr class="separator:gaab16350a3df5796ab016bae6d876c50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49976716c99df97da39a26de33b4533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf49976716c99df97da39a26de33b4533">XADCPS_CFR0_AVG1_MASK</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:gaf49976716c99df97da39a26de33b4533"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Averaging.  <a href="#gaf49976716c99df97da39a26de33b4533"></a><br/></td></tr>
<tr class="separator:gaf49976716c99df97da39a26de33b4533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6599b7eaa6a7b7f9fb339b4a56a5228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad6599b7eaa6a7b7f9fb339b4a56a5228">XADCPS_CFR0_AVG16_MASK</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:gad6599b7eaa6a7b7f9fb339b4a56a5228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 16 samples.  <a href="#gad6599b7eaa6a7b7f9fb339b4a56a5228"></a><br/></td></tr>
<tr class="separator:gad6599b7eaa6a7b7f9fb339b4a56a5228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429201d0ae85fda7ec99ae01d8eb8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga429201d0ae85fda7ec99ae01d8eb8378">XADCPS_CFR0_AVG64_MASK</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:ga429201d0ae85fda7ec99ae01d8eb8378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 64 samples.  <a href="#ga429201d0ae85fda7ec99ae01d8eb8378"></a><br/></td></tr>
<tr class="separator:ga429201d0ae85fda7ec99ae01d8eb8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a0bab85260fa57b78725f86310af46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga47a0bab85260fa57b78725f86310af46">XADCPS_CFR0_AVG256_MASK</a>&#160;&#160;&#160;0x3000</td></tr>
<tr class="memdesc:ga47a0bab85260fa57b78725f86310af46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 256 samples.  <a href="#ga47a0bab85260fa57b78725f86310af46"></a><br/></td></tr>
<tr class="separator:ga47a0bab85260fa57b78725f86310af46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd971534cb59694d4ac02e2578f198c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacd971534cb59694d4ac02e2578f198c2">XADCPS_CFR0_AVG_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gacd971534cb59694d4ac02e2578f198c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging bits shift.  <a href="#gacd971534cb59694d4ac02e2578f198c2"></a><br/></td></tr>
<tr class="separator:gacd971534cb59694d4ac02e2578f198c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff6b4692be3abac3c6d75bb5b42cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga2eff6b4692be3abac3c6d75bb5b42cb6">XADCPS_CFR0_MUX_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:ga2eff6b4692be3abac3c6d75bb5b42cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Mask Enable.  <a href="#ga2eff6b4692be3abac3c6d75bb5b42cb6"></a><br/></td></tr>
<tr class="separator:ga2eff6b4692be3abac3c6d75bb5b42cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e70247e5139f2b3c41850fdcf353120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0e70247e5139f2b3c41850fdcf353120">XADCPS_CFR0_DU_MASK</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:ga0e70247e5139f2b3c41850fdcf353120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bipolar/Unipolar mode.  <a href="#ga0e70247e5139f2b3c41850fdcf353120"></a><br/></td></tr>
<tr class="separator:ga0e70247e5139f2b3c41850fdcf353120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13adc8f0ff2b34ec5aaa8fb9332c364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364">XADCPS_CFR0_EC_MASK</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:gaa13adc8f0ff2b34ec5aaa8fb9332c364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event driven/ Continuous mode selection.  <a href="#gaa13adc8f0ff2b34ec5aaa8fb9332c364"></a><br/></td></tr>
<tr class="separator:gaa13adc8f0ff2b34ec5aaa8fb9332c364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9dc69ceb63d4485f3fde0d952b06bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaad9dc69ceb63d4485f3fde0d952b06bb">XADCPS_CFR0_ACQ_MASK</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:gaad9dc69ceb63d4485f3fde0d952b06bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add acquisition by 6 ADCCLK.  <a href="#gaad9dc69ceb63d4485f3fde0d952b06bb"></a><br/></td></tr>
<tr class="separator:gaad9dc69ceb63d4485f3fde0d952b06bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c69b95fd51ff52988c20a110ab25c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9c69b95fd51ff52988c20a110ab25c35">XADCPS_CFR0_CHANNEL_MASK</a>&#160;&#160;&#160;0x001F</td></tr>
<tr class="memdesc:ga9c69b95fd51ff52988c20a110ab25c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel number bit Mask.  <a href="#ga9c69b95fd51ff52988c20a110ab25c35"></a><br/></td></tr>
<tr class="separator:ga9c69b95fd51ff52988c20a110ab25c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration Register 1 (CFR1) mask(s)</h2></td></tr>
<tr class="memitem:gafee869f1abc2dd824777c3c2ac95a551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafee869f1abc2dd824777c3c2ac95a551">XADCPS_CFR1_SEQ_VALID_MASK</a>&#160;&#160;&#160;0xF000</td></tr>
<tr class="memdesc:gafee869f1abc2dd824777c3c2ac95a551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence bit Mask.  <a href="#gafee869f1abc2dd824777c3c2ac95a551"></a><br/></td></tr>
<tr class="separator:gafee869f1abc2dd824777c3c2ac95a551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aae41ee725462883920a217135179e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga57aae41ee725462883920a217135179e">XADCPS_CFR1_SEQ_SAFEMODE_MASK</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga57aae41ee725462883920a217135179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default Safe Mode.  <a href="#ga57aae41ee725462883920a217135179e"></a><br/></td></tr>
<tr class="separator:ga57aae41ee725462883920a217135179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ea45ace2f509f6a56e250f31683f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga05ea45ace2f509f6a56e250f31683f88">XADCPS_CFR1_SEQ_ONEPASS_MASK</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:ga05ea45ace2f509f6a56e250f31683f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Onepass through Seq.  <a href="#ga05ea45ace2f509f6a56e250f31683f88"></a><br/></td></tr>
<tr class="separator:ga05ea45ace2f509f6a56e250f31683f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57fbe6000bfe0b7feb3c53757aee231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab57fbe6000bfe0b7feb3c53757aee231">XADCPS_CFR1_SEQ_CONTINPASS_MASK</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:gab57fbe6000bfe0b7feb3c53757aee231"><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuous Cycling Seq.  <a href="#gab57fbe6000bfe0b7feb3c53757aee231"></a><br/></td></tr>
<tr class="separator:gab57fbe6000bfe0b7feb3c53757aee231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4287c870dd3d9319807d8f26a4090e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4287c870dd3d9319807d8f26a4090e5a">XADCPS_CFR1_SEQ_SINGCHAN_MASK</a>&#160;&#160;&#160;0x3000</td></tr>
<tr class="memdesc:ga4287c870dd3d9319807d8f26a4090e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single channel - No Seq.  <a href="#ga4287c870dd3d9319807d8f26a4090e5a"></a><br/></td></tr>
<tr class="separator:ga4287c870dd3d9319807d8f26a4090e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd630cec8deea4e40d06340bb30ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gacbdd630cec8deea4e40d06340bb30ae4">XADCPS_CFR1_SEQ_SIMUL_SAMPLING_MASK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:gacbdd630cec8deea4e40d06340bb30ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulataneous Sampling Mask.  <a href="#gacbdd630cec8deea4e40d06340bb30ae4"></a><br/></td></tr>
<tr class="separator:gacbdd630cec8deea4e40d06340bb30ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad762545168110f9ea0da4d321b3b544a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad762545168110f9ea0da4d321b3b544a">XADCPS_CFR1_SEQ_INDEPENDENT_MASK</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gad762545168110f9ea0da4d321b3b544a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Mode.  <a href="#gad762545168110f9ea0da4d321b3b544a"></a><br/></td></tr>
<tr class="separator:gad762545168110f9ea0da4d321b3b544a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d9b1c23c2fb49112236f49bd301b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga35d9b1c23c2fb49112236f49bd301b72">XADCPS_CFR1_SEQ_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga35d9b1c23c2fb49112236f49bd301b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence bit shift.  <a href="#ga35d9b1c23c2fb49112236f49bd301b72"></a><br/></td></tr>
<tr class="separator:ga35d9b1c23c2fb49112236f49bd301b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a2179adb03c9fa2930b0cad80ab4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab0a2179adb03c9fa2930b0cad80ab4f2">XADCPS_CFR1_ALM_VCCPDRO_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:gab0a2179adb03c9fa2930b0cad80ab4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 6 - VCCPDRO, Zynq.  <a href="#gab0a2179adb03c9fa2930b0cad80ab4f2"></a><br/></td></tr>
<tr class="separator:gab0a2179adb03c9fa2930b0cad80ab4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54298c05f82868fef46c104fc6efc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac54298c05f82868fef46c104fc6efc7d">XADCPS_CFR1_ALM_VCCPAUX_MASK</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:gac54298c05f82868fef46c104fc6efc7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 5 - VCCPAUX, Zynq.  <a href="#gac54298c05f82868fef46c104fc6efc7d"></a><br/></td></tr>
<tr class="separator:gac54298c05f82868fef46c104fc6efc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a474ec38ecdacccca404727175ff380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4a474ec38ecdacccca404727175ff380">XADCPS_CFR1_ALM_VCCPINT_MASK</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:ga4a474ec38ecdacccca404727175ff380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 4 - VCCPINT, Zynq.  <a href="#ga4a474ec38ecdacccca404727175ff380"></a><br/></td></tr>
<tr class="separator:ga4a474ec38ecdacccca404727175ff380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa863dac59a8041e09912da706f2124b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa863dac59a8041e09912da706f2124b8">XADCPS_CFR1_ALM_VBRAM_MASK</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:gaa863dac59a8041e09912da706f2124b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 3 - VBRAM, 7 series.  <a href="#gaa863dac59a8041e09912da706f2124b8"></a><br/></td></tr>
<tr class="separator:gaa863dac59a8041e09912da706f2124b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988b4d734b081bee5cc8668f278f94ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga988b4d734b081bee5cc8668f278f94ef">XADCPS_CFR1_CAL_VALID_MASK</a>&#160;&#160;&#160;0x00F0</td></tr>
<tr class="memdesc:ga988b4d734b081bee5cc8668f278f94ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid Calibration Mask.  <a href="#ga988b4d734b081bee5cc8668f278f94ef"></a><br/></td></tr>
<tr class="separator:ga988b4d734b081bee5cc8668f278f94ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63aa69cf0475960c9dd1ab057f02195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae63aa69cf0475960c9dd1ab057f02195">XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="memdesc:gae63aa69cf0475960c9dd1ab057f02195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 3 -Power Supply Gain/Offset Enable.  <a href="#gae63aa69cf0475960c9dd1ab057f02195"></a><br/></td></tr>
<tr class="separator:gae63aa69cf0475960c9dd1ab057f02195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6a0fd758aaffc280f426995f94eb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1f6a0fd758aaffc280f426995f94eb7f">XADCPS_CFR1_CAL_PS_OFFSET_MASK</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="memdesc:ga1f6a0fd758aaffc280f426995f94eb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 2 -Power Supply Offset Enable.  <a href="#ga1f6a0fd758aaffc280f426995f94eb7f"></a><br/></td></tr>
<tr class="separator:ga1f6a0fd758aaffc280f426995f94eb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea917989cf49ab45d658b53f7be0fd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaea917989cf49ab45d658b53f7be0fd9a">XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:gaea917989cf49ab45d658b53f7be0fd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 1 -ADC Gain Offset Enable.  <a href="#gaea917989cf49ab45d658b53f7be0fd9a"></a><br/></td></tr>
<tr class="separator:gaea917989cf49ab45d658b53f7be0fd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb64dcbe2f7d274b5890724bf07b6af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gabb64dcbe2f7d274b5890724bf07b6af0">XADCPS_CFR1_CAL_ADC_OFFSET_MASK</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="memdesc:gabb64dcbe2f7d274b5890724bf07b6af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 0 -ADC Offset Enable.  <a href="#gabb64dcbe2f7d274b5890724bf07b6af0"></a><br/></td></tr>
<tr class="separator:gabb64dcbe2f7d274b5890724bf07b6af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb591f85377d33483c464e57ea833bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaeeb591f85377d33483c464e57ea833bb">XADCPS_CFR1_CAL_DISABLE_MASK</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:gaeeb591f85377d33483c464e57ea833bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Calibration.  <a href="#gaeeb591f85377d33483c464e57ea833bb"></a><br/></td></tr>
<tr class="separator:gaeeb591f85377d33483c464e57ea833bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96f4d0ec69b055d8f77c94237684152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab96f4d0ec69b055d8f77c94237684152">XADCPS_CFR1_ALM_ALL_MASK</a>&#160;&#160;&#160;0x0F0F</td></tr>
<tr class="memdesc:gab96f4d0ec69b055d8f77c94237684152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all alarms.  <a href="#gab96f4d0ec69b055d8f77c94237684152"></a><br/></td></tr>
<tr class="separator:gab96f4d0ec69b055d8f77c94237684152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga596b1a1f7bd2a9fb7e48751d3cb5f8eb">XADCPS_CFR1_ALM_VCCAUX_MASK</a>&#160;&#160;&#160;0x0008</td></tr>
<tr class="memdesc:ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 2 - VCCAUX Enable.  <a href="#ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"></a><br/></td></tr>
<tr class="separator:ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa978401f22ca67e538233f90b0e1b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa978401f22ca67e538233f90b0e1b9ab">XADCPS_CFR1_ALM_VCCINT_MASK</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="memdesc:gaa978401f22ca67e538233f90b0e1b9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 1 - VCCINT Enable.  <a href="#gaa978401f22ca67e538233f90b0e1b9ab"></a><br/></td></tr>
<tr class="separator:gaa978401f22ca67e538233f90b0e1b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b883d0d89ba8ce2e809408c5f5cb553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6b883d0d89ba8ce2e809408c5f5cb553">XADCPS_CFR1_ALM_TEMP_MASK</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="memdesc:ga6b883d0d89ba8ce2e809408c5f5cb553"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 0 - Temperature.  <a href="#ga6b883d0d89ba8ce2e809408c5f5cb553"></a><br/></td></tr>
<tr class="separator:ga6b883d0d89ba8ce2e809408c5f5cb553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976b2a14c72ea5755023a6e7c1c53d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga976b2a14c72ea5755023a6e7c1c53d12">XADCPS_CFR1_OT_MASK</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:ga976b2a14c72ea5755023a6e7c1c53d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temperature Enable.  <a href="#ga976b2a14c72ea5755023a6e7c1c53d12"></a><br/></td></tr>
<tr class="separator:ga976b2a14c72ea5755023a6e7c1c53d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration Register 2 (CFR2) mask(s)</h2></td></tr>
<tr class="memitem:gad1d97be8505bbe1763d12377fe1d51d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad1d97be8505bbe1763d12377fe1d51d1">XADCPS_CFR2_CD_VALID_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:gad1d97be8505bbe1763d12377fe1d51d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Divisor bit Mask.  <a href="#gad1d97be8505bbe1763d12377fe1d51d1"></a><br/></td></tr>
<tr class="separator:gad1d97be8505bbe1763d12377fe1d51d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25fddb95811a016a9e50d1e081355e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf25fddb95811a016a9e50d1e081355e4">XADCPS_CFR2_CD_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf25fddb95811a016a9e50d1e081355e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Num of shift on division.  <a href="#gaf25fddb95811a016a9e50d1e081355e4"></a><br/></td></tr>
<tr class="separator:gaf25fddb95811a016a9e50d1e081355e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459069fc226a9bbeaf0883bd961ec391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga459069fc226a9bbeaf0883bd961ec391">XADCPS_CFR2_CD_MIN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga459069fc226a9bbeaf0883bd961ec391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum value of divisor.  <a href="#ga459069fc226a9bbeaf0883bd961ec391"></a><br/></td></tr>
<tr class="separator:ga459069fc226a9bbeaf0883bd961ec391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459069fc226a9bbeaf0883bd961ec391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga459069fc226a9bbeaf0883bd961ec391">XADCPS_CFR2_CD_MIN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga459069fc226a9bbeaf0883bd961ec391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum value of divisor.  <a href="#ga459069fc226a9bbeaf0883bd961ec391"></a><br/></td></tr>
<tr class="separator:ga459069fc226a9bbeaf0883bd961ec391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d51e2794637d1bb1a5f02d2ede453e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1d51e2794637d1bb1a5f02d2ede453e0">XADCPS_CFR2_CD_MAX</a>&#160;&#160;&#160;255</td></tr>
<tr class="memdesc:ga1d51e2794637d1bb1a5f02d2ede453e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum value of divisor.  <a href="#ga1d51e2794637d1bb1a5f02d2ede453e0"></a><br/></td></tr>
<tr class="separator:ga1d51e2794637d1bb1a5f02d2ede453e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34454f7662ba42d01b784055f31b02de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga34454f7662ba42d01b784055f31b02de">XADCPS_CFR2_PD_MASK</a>&#160;&#160;&#160;0x0030</td></tr>
<tr class="memdesc:ga34454f7662ba42d01b784055f31b02de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down Mask.  <a href="#ga34454f7662ba42d01b784055f31b02de"></a><br/></td></tr>
<tr class="separator:ga34454f7662ba42d01b784055f31b02de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51aad8377bbda05ceb993347f51e6eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga51aad8377bbda05ceb993347f51e6eab">XADCPS_CFR2_PD_XADC_MASK</a>&#160;&#160;&#160;0x0030</td></tr>
<tr class="memdesc:ga51aad8377bbda05ceb993347f51e6eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down XADC Mask.  <a href="#ga51aad8377bbda05ceb993347f51e6eab"></a><br/></td></tr>
<tr class="separator:ga51aad8377bbda05ceb993347f51e6eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd435011bd59b89fd328d0f35ac87bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3fd435011bd59b89fd328d0f35ac87bd">XADCPS_CFR2_PD_ADC1_MASK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:ga3fd435011bd59b89fd328d0f35ac87bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down ADC1 Mask.  <a href="#ga3fd435011bd59b89fd328d0f35ac87bd"></a><br/></td></tr>
<tr class="separator:ga3fd435011bd59b89fd328d0f35ac87bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7e7085d01a42bb9003c84f612f2d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaae7e7085d01a42bb9003c84f612f2d22">XADCPS_CFR2_PD_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaae7e7085d01a42bb9003c84f612f2d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down Shift.  <a href="#gaae7e7085d01a42bb9003c84f612f2d22"></a><br/></td></tr>
<tr class="separator:gaae7e7085d01a42bb9003c84f612f2d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Sequence Register (SEQ) Bit Definitions</h2></td></tr>
<tr class="memitem:ga0d671ddfc8e82077cadac2a7c83da0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga0d671ddfc8e82077cadac2a7c83da0db">XADCPS_SEQ_CH_CALIB</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga0d671ddfc8e82077cadac2a7c83da0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Calibration Channel.  <a href="#ga0d671ddfc8e82077cadac2a7c83da0db"></a><br/></td></tr>
<tr class="separator:ga0d671ddfc8e82077cadac2a7c83da0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4179175b256f3d51d805f92aaa6a837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4179175b256f3d51d805f92aaa6a837c">XADCPS_SEQ_CH_VCCPINT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga4179175b256f3d51d805f92aaa6a837c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT, Zynq Only.  <a href="#ga4179175b256f3d51d805f92aaa6a837c"></a><br/></td></tr>
<tr class="separator:ga4179175b256f3d51d805f92aaa6a837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b52366552c0e5f7390c29b70768099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga66b52366552c0e5f7390c29b70768099">XADCPS_SEQ_CH_VCCPAUX</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga66b52366552c0e5f7390c29b70768099"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX, Zynq Only.  <a href="#ga66b52366552c0e5f7390c29b70768099"></a><br/></td></tr>
<tr class="separator:ga66b52366552c0e5f7390c29b70768099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6599530e7dc54263fbb9394866a65d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6599530e7dc54263fbb9394866a65d8e">XADCPS_SEQ_CH_VCCPDRO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga6599530e7dc54263fbb9394866a65d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO, Zynq Only.  <a href="#ga6599530e7dc54263fbb9394866a65d8e"></a><br/></td></tr>
<tr class="separator:ga6599530e7dc54263fbb9394866a65d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4959553870ac3ca383cd662178892d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga4959553870ac3ca383cd662178892d5b">XADCPS_SEQ_CH_TEMP</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga4959553870ac3ca383cd662178892d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On Chip Temperature Channel.  <a href="#ga4959553870ac3ca383cd662178892d5b"></a><br/></td></tr>
<tr class="separator:ga4959553870ac3ca383cd662178892d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5082190ca4bdf4ca9417c2abaaadb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf5082190ca4bdf4ca9417c2abaaadb6a">XADCPS_SEQ_CH_VCCINT</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gaf5082190ca4bdf4ca9417c2abaaadb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT Channel.  <a href="#gaf5082190ca4bdf4ca9417c2abaaadb6a"></a><br/></td></tr>
<tr class="separator:gaf5082190ca4bdf4ca9417c2abaaadb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab043481fd1e876b188f33d49a55e4580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab043481fd1e876b188f33d49a55e4580">XADCPS_SEQ_CH_VCCAUX</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gab043481fd1e876b188f33d49a55e4580"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX Channel.  <a href="#gab043481fd1e876b188f33d49a55e4580"></a><br/></td></tr>
<tr class="separator:gab043481fd1e876b188f33d49a55e4580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98105135f4be02fec7cc6a35f5a7b5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga98105135f4be02fec7cc6a35f5a7b5aa">XADCPS_SEQ_CH_VPVN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga98105135f4be02fec7cc6a35f5a7b5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">VP/VN analog inputs Channel.  <a href="#ga98105135f4be02fec7cc6a35f5a7b5aa"></a><br/></td></tr>
<tr class="separator:ga98105135f4be02fec7cc6a35f5a7b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee3b4e004156e9597498e09b4c274b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6ee3b4e004156e9597498e09b4c274b4">XADCPS_SEQ_CH_VREFP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga6ee3b4e004156e9597498e09b4c274b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREFP Channel.  <a href="#ga6ee3b4e004156e9597498e09b4c274b4"></a><br/></td></tr>
<tr class="separator:ga6ee3b4e004156e9597498e09b4c274b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc1207b8218146c18e04a5fd8855bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gabcfc1207b8218146c18e04a5fd8855bd">XADCPS_SEQ_CH_VREFN</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gabcfc1207b8218146c18e04a5fd8855bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREFN Channel.  <a href="#gabcfc1207b8218146c18e04a5fd8855bd"></a><br/></td></tr>
<tr class="separator:gabcfc1207b8218146c18e04a5fd8855bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ffab5a488da7958ffdec55f6b6296a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga63ffab5a488da7958ffdec55f6b6296a">XADCPS_SEQ_CH_VBRAM</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ga63ffab5a488da7958ffdec55f6b6296a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBRAM Channel, 7 series.  <a href="#ga63ffab5a488da7958ffdec55f6b6296a"></a><br/></td></tr>
<tr class="separator:ga63ffab5a488da7958ffdec55f6b6296a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59680669467f267c8c977b1420929f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga59680669467f267c8c977b1420929f01">XADCPS_SEQ_CH_AUX00</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga59680669467f267c8c977b1420929f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Aux Channel  <a href="#ga59680669467f267c8c977b1420929f01"></a><br/></td></tr>
<tr class="separator:ga59680669467f267c8c977b1420929f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cde1503ac1794e2886dded414af00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf2cde1503ac1794e2886dded414af00c">XADCPS_SEQ_CH_AUX01</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:gaf2cde1503ac1794e2886dded414af00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Aux Channel  <a href="#gaf2cde1503ac1794e2886dded414af00c"></a><br/></td></tr>
<tr class="separator:gaf2cde1503ac1794e2886dded414af00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33b510b726d8ebbf589aa64604d60d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gab33b510b726d8ebbf589aa64604d60d7">XADCPS_SEQ_CH_AUX02</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:gab33b510b726d8ebbf589aa64604d60d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Aux Channel  <a href="#gab33b510b726d8ebbf589aa64604d60d7"></a><br/></td></tr>
<tr class="separator:gab33b510b726d8ebbf589aa64604d60d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33b717af04083461ef70f8a535ac6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gad33b717af04083461ef70f8a535ac6b6">XADCPS_SEQ_CH_AUX03</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:gad33b717af04083461ef70f8a535ac6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Aux Channel  <a href="#gad33b717af04083461ef70f8a535ac6b6"></a><br/></td></tr>
<tr class="separator:gad33b717af04083461ef70f8a535ac6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad93b1836e7c6574505e31333f23620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga1ad93b1836e7c6574505e31333f23620">XADCPS_SEQ_CH_AUX04</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga1ad93b1836e7c6574505e31333f23620"><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Aux Channel  <a href="#ga1ad93b1836e7c6574505e31333f23620"></a><br/></td></tr>
<tr class="separator:ga1ad93b1836e7c6574505e31333f23620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9300a355f493484883ea1530d7f426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga7a9300a355f493484883ea1530d7f426">XADCPS_SEQ_CH_AUX05</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga7a9300a355f493484883ea1530d7f426"><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Aux Channel  <a href="#ga7a9300a355f493484883ea1530d7f426"></a><br/></td></tr>
<tr class="separator:ga7a9300a355f493484883ea1530d7f426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e3b264223fd0e2db38bbf4daa1ae94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gae2e3b264223fd0e2db38bbf4daa1ae94">XADCPS_SEQ_CH_AUX06</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:gae2e3b264223fd0e2db38bbf4daa1ae94"><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Aux Channel  <a href="#gae2e3b264223fd0e2db38bbf4daa1ae94"></a><br/></td></tr>
<tr class="separator:gae2e3b264223fd0e2db38bbf4daa1ae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbf47433147abc51d26e5294e5bea17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga5fbf47433147abc51d26e5294e5bea17">XADCPS_SEQ_CH_AUX07</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:ga5fbf47433147abc51d26e5294e5bea17"><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Aux Channel  <a href="#ga5fbf47433147abc51d26e5294e5bea17"></a><br/></td></tr>
<tr class="separator:ga5fbf47433147abc51d26e5294e5bea17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e9d5de1a511e9e55d5139057cbf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga32e9d5de1a511e9e55d5139057cbf678">XADCPS_SEQ_CH_AUX08</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:ga32e9d5de1a511e9e55d5139057cbf678"><td class="mdescLeft">&#160;</td><td class="mdescRight">9th Aux Channel  <a href="#ga32e9d5de1a511e9e55d5139057cbf678"></a><br/></td></tr>
<tr class="separator:ga32e9d5de1a511e9e55d5139057cbf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c22d5d9f79b66be570336c6a7a7e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga17c22d5d9f79b66be570336c6a7a7e45">XADCPS_SEQ_CH_AUX09</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="memdesc:ga17c22d5d9f79b66be570336c6a7a7e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">10th Aux Channel  <a href="#ga17c22d5d9f79b66be570336c6a7a7e45"></a><br/></td></tr>
<tr class="separator:ga17c22d5d9f79b66be570336c6a7a7e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d9f4d6e4f11ebbaaba1b1534f13951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gac0d9f4d6e4f11ebbaaba1b1534f13951">XADCPS_SEQ_CH_AUX10</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:gac0d9f4d6e4f11ebbaaba1b1534f13951"><td class="mdescLeft">&#160;</td><td class="mdescRight">11th Aux Channel  <a href="#gac0d9f4d6e4f11ebbaaba1b1534f13951"></a><br/></td></tr>
<tr class="separator:gac0d9f4d6e4f11ebbaaba1b1534f13951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c543f7273ca6cb1c63c6f620ca692e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga58c543f7273ca6cb1c63c6f620ca692e">XADCPS_SEQ_CH_AUX11</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga58c543f7273ca6cb1c63c6f620ca692e"><td class="mdescLeft">&#160;</td><td class="mdescRight">12th Aux Channel  <a href="#ga58c543f7273ca6cb1c63c6f620ca692e"></a><br/></td></tr>
<tr class="separator:ga58c543f7273ca6cb1c63c6f620ca692e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768e6bac230b084cf21de248f27f8673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga768e6bac230b084cf21de248f27f8673">XADCPS_SEQ_CH_AUX12</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga768e6bac230b084cf21de248f27f8673"><td class="mdescLeft">&#160;</td><td class="mdescRight">13th Aux Channel  <a href="#ga768e6bac230b084cf21de248f27f8673"></a><br/></td></tr>
<tr class="separator:ga768e6bac230b084cf21de248f27f8673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac37e29dce2476a48690ef41b97a7b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaac37e29dce2476a48690ef41b97a7b98">XADCPS_SEQ_CH_AUX13</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gaac37e29dce2476a48690ef41b97a7b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">14th Aux Channel  <a href="#gaac37e29dce2476a48690ef41b97a7b98"></a><br/></td></tr>
<tr class="separator:gaac37e29dce2476a48690ef41b97a7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cb5a19ac5519a4ae9e593c23376fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga91cb5a19ac5519a4ae9e593c23376fab">XADCPS_SEQ_CH_AUX14</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga91cb5a19ac5519a4ae9e593c23376fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">15th Aux Channel  <a href="#ga91cb5a19ac5519a4ae9e593c23376fab"></a><br/></td></tr>
<tr class="separator:ga91cb5a19ac5519a4ae9e593c23376fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf714c5db8c6585631b2b766350997408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf714c5db8c6585631b2b766350997408">XADCPS_SEQ_CH_AUX15</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaf714c5db8c6585631b2b766350997408"><td class="mdescLeft">&#160;</td><td class="mdescRight">16th Aux Channel  <a href="#gaf714c5db8c6585631b2b766350997408"></a><br/></td></tr>
<tr class="separator:gaf714c5db8c6585631b2b766350997408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2814b6310385ac1a8bbd0aac365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaba7a2814b6310385ac1a8bbd0aac365f">XADCPS_SEQ00_CH_VALID_MASK</a>&#160;&#160;&#160;0x7FE1</td></tr>
<tr class="memdesc:gaba7a2814b6310385ac1a8bbd0aac365f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#gaba7a2814b6310385ac1a8bbd0aac365f"></a><br/></td></tr>
<tr class="separator:gaba7a2814b6310385ac1a8bbd0aac365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7f1fefcb7f5e722034c88b7a7564b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafe7f1fefcb7f5e722034c88b7a7564b6">XADCPS_SEQ01_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:gafe7f1fefcb7f5e722034c88b7a7564b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#gafe7f1fefcb7f5e722034c88b7a7564b6"></a><br/></td></tr>
<tr class="separator:gafe7f1fefcb7f5e722034c88b7a7564b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca2ffee771035bb8e7ee56a479c871a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafca2ffee771035bb8e7ee56a479c871a">XADCPS_SEQ02_CH_VALID_MASK</a>&#160;&#160;&#160;0x7FE0</td></tr>
<tr class="memdesc:gafca2ffee771035bb8e7ee56a479c871a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#gafca2ffee771035bb8e7ee56a479c871a"></a><br/></td></tr>
<tr class="separator:gafca2ffee771035bb8e7ee56a479c871a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce347c3573e6b961ee8d312ccbe7d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gafce347c3573e6b961ee8d312ccbe7d70">XADCPS_SEQ03_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:gafce347c3573e6b961ee8d312ccbe7d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#gafce347c3573e6b961ee8d312ccbe7d70"></a><br/></td></tr>
<tr class="separator:gafce347c3573e6b961ee8d312ccbe7d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f20b25b2f69684d1182d497002e667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaf5f20b25b2f69684d1182d497002e667">XADCPS_SEQ04_CH_VALID_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:gaf5f20b25b2f69684d1182d497002e667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#gaf5f20b25b2f69684d1182d497002e667"></a><br/></td></tr>
<tr class="separator:gaf5f20b25b2f69684d1182d497002e667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafadd9de4db08fdf0bd4be3ef4c4d663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaafadd9de4db08fdf0bd4be3ef4c4d663">XADCPS_SEQ05_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:gaafadd9de4db08fdf0bd4be3ef4c4d663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#gaafadd9de4db08fdf0bd4be3ef4c4d663"></a><br/></td></tr>
<tr class="separator:gaafadd9de4db08fdf0bd4be3ef4c4d663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8553753a5c70e8d00161ae1688449015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8553753a5c70e8d00161ae1688449015">XADCPS_SEQ06_CH_VALID_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:ga8553753a5c70e8d00161ae1688449015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#ga8553753a5c70e8d00161ae1688449015"></a><br/></td></tr>
<tr class="separator:ga8553753a5c70e8d00161ae1688449015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852dd3c11100ed4eee99fb1605ae73dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga852dd3c11100ed4eee99fb1605ae73dc">XADCPS_SEQ07_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:ga852dd3c11100ed4eee99fb1605ae73dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="#ga852dd3c11100ed4eee99fb1605ae73dc"></a><br/></td></tr>
<tr class="separator:ga852dd3c11100ed4eee99fb1605ae73dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1475d85c76b4a6a19ce81ce564cf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gada1475d85c76b4a6a19ce81ce564cf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for the Aux Channel.  <a href="#gada1475d85c76b4a6a19ce81ce564cf74"></a><br/></td></tr>
<tr class="separator:gada1475d85c76b4a6a19ce81ce564cf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OT Upper Alarm Threshold Register Bit Definitions</h2></td></tr>
<tr class="memitem:ga96219db592fd9666efcaa621c6271391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga96219db592fd9666efcaa621c6271391">XADCPS_ATR_OT_UPPER_ENB_MASK</a>&#160;&#160;&#160;0x000F</td></tr>
<tr class="memdesc:ga96219db592fd9666efcaa621c6271391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for OT enable.  <a href="#ga96219db592fd9666efcaa621c6271391"></a><br/></td></tr>
<tr class="separator:ga96219db592fd9666efcaa621c6271391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83018bb5be779a0d99a574d6377a820b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga83018bb5be779a0d99a574d6377a820b">XADCPS_ATR_OT_UPPER_VAL_MASK</a>&#160;&#160;&#160;0xFFF0</td></tr>
<tr class="memdesc:ga83018bb5be779a0d99a574d6377a820b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for OT value.  <a href="#ga83018bb5be779a0d99a574d6377a820b"></a><br/></td></tr>
<tr class="separator:ga83018bb5be779a0d99a574d6377a820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d3ec5b26b629dea31fad655653db47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaa5d3ec5b26b629dea31fad655653db47">XADCPS_ATR_OT_UPPER_VAL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaa5d3ec5b26b629dea31fad655653db47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for OT value.  <a href="#gaa5d3ec5b26b629dea31fad655653db47"></a><br/></td></tr>
<tr class="separator:gaa5d3ec5b26b629dea31fad655653db47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9e0bdc942e2132e429f4ba031beaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaae9e0bdc942e2132e429f4ba031beaf0">XADCPS_ATR_OT_UPPER_ENB_VAL</a>&#160;&#160;&#160;0x0003</td></tr>
<tr class="memdesc:gaae9e0bdc942e2132e429f4ba031beaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for OT enable.  <a href="#gaae9e0bdc942e2132e429f4ba031beaf0"></a><br/></td></tr>
<tr class="separator:gaae9e0bdc942e2132e429f4ba031beaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0d5d2796ac1fcde08cb7aa55e1a86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga8e0d5d2796ac1fcde08cb7aa55e1a86a">XADCPS_ATR_OT_UPPER_VAL_MAX</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="memdesc:ga8e0d5d2796ac1fcde08cb7aa55e1a86a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max OT value.  <a href="#ga8e0d5d2796ac1fcde08cb7aa55e1a86a"></a><br/></td></tr>
<tr class="separator:ga8e0d5d2796ac1fcde08cb7aa55e1a86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
JTAG DRP Bit Definitions</h2></td></tr>
<tr class="memitem:gadccc284765678674d44c61fb92e26a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gadccc284765678674d44c61fb92e26a16">XADCPS_JTAG_DATA_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:gadccc284765678674d44c61fb92e26a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the Data.  <a href="#gadccc284765678674d44c61fb92e26a16"></a><br/></td></tr>
<tr class="separator:gadccc284765678674d44c61fb92e26a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7422365a1356d7b5cea7371aaaa218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#gaaa7422365a1356d7b5cea7371aaaa218">XADCPS_JTAG_ADDR_MASK</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr class="memdesc:gaaa7422365a1356d7b5cea7371aaaa218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the Addr.  <a href="#gaaa7422365a1356d7b5cea7371aaaa218"></a><br/></td></tr>
<tr class="separator:gaaa7422365a1356d7b5cea7371aaaa218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e14572547a0496bc085fb1bfb8db2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga6e14572547a0496bc085fb1bfb8db2d8">XADCPS_JTAG_ADDR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga6e14572547a0496bc085fb1bfb8db2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for the Addr.  <a href="#ga6e14572547a0496bc085fb1bfb8db2d8"></a><br/></td></tr>
<tr class="separator:ga6e14572547a0496bc085fb1bfb8db2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22676da1317e9caf1f2474b8d1168f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga22676da1317e9caf1f2474b8d1168f30">XADCPS_JTAG_CMD_MASK</a>&#160;&#160;&#160;0x3C000000</td></tr>
<tr class="memdesc:ga22676da1317e9caf1f2474b8d1168f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the Cmd.  <a href="#ga22676da1317e9caf1f2474b8d1168f30"></a><br/></td></tr>
<tr class="separator:ga22676da1317e9caf1f2474b8d1168f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19aa9635a8e4bc5613b3316620779a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga19aa9635a8e4bc5613b3316620779a6c">XADCPS_JTAG_CMD_WRITE_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga19aa9635a8e4bc5613b3316620779a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CMD Write.  <a href="#ga19aa9635a8e4bc5613b3316620779a6c"></a><br/></td></tr>
<tr class="separator:ga19aa9635a8e4bc5613b3316620779a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e8183154dd76cba3f4de48e84119a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga47e8183154dd76cba3f4de48e84119a2">XADCPS_JTAG_CMD_READ_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:ga47e8183154dd76cba3f4de48e84119a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CMD Read.  <a href="#ga47e8183154dd76cba3f4de48e84119a2"></a><br/></td></tr>
<tr class="separator:ga47e8183154dd76cba3f4de48e84119a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19064798f0bb31d534a35d0acd187e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga19064798f0bb31d534a35d0acd187e7f">XADCPS_JTAG_CMD_SHIFT</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga19064798f0bb31d534a35d0acd187e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for the Cmd.  <a href="#ga19064798f0bb31d534a35d0acd187e7f"></a><br/></td></tr>
<tr class="separator:ga19064798f0bb31d534a35d0acd187e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Unlock Register Definitions</h2></td></tr>
<tr class="memitem:ga9151bdf140d5948e8316d6ce1c0989ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga9151bdf140d5948e8316d6ce1c0989ac">XADCPS_UNLK_OFFSET</a>&#160;&#160;&#160;0x034</td></tr>
<tr class="memdesc:ga9151bdf140d5948e8316d6ce1c0989ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock Register.  <a href="#ga9151bdf140d5948e8316d6ce1c0989ac"></a><br/></td></tr>
<tr class="separator:ga9151bdf140d5948e8316d6ce1c0989ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f16b5ac956bf5e0c0f65a51cc7cafa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__4.html#ga3f16b5ac956bf5e0c0f65a51cc7cafa5">XADCPS_UNLK_VALUE</a>&#160;&#160;&#160;0x757BDF0D</td></tr>
<tr class="memdesc:ga3f16b5ac956bf5e0c0f65a51cc7cafa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock Value.  <a href="#ga3f16b5ac956bf5e0c0f65a51cc7cafa5"></a><br/></td></tr>
<tr class="separator:ga3f16b5ac956bf5e0c0f65a51cc7cafa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga94436fe1ddde197ab9d01f4a90b26b0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ADC_A_GAINERR_CALIB_OFFSET&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC A Gain Error Reg. </p>

</div>
</div>
<a class="anchor" id="ga8e57f4848447e0eb5782c2c9d59eb264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ADC_A_OFFSET_CALIB_OFFSET&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC A Offset Data Reg. </p>

</div>
</div>
<a class="anchor" id="gae3aa072368343a7e669cffa799f3f733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ADC_A_SUPPLY_CALIB_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC A Supply Offset Reg. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga8a7eeef3612853a2473de9e887329623">XAdcPs_GetCalibCoefficient()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ab80955616330e65f29283cc62fa5cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_LOWER&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lower Over Temperature limit. </p>

</div>
</div>
<a class="anchor" id="gabe1c44be41632fa57e338890d4c0b3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_LOWER_OFFSET&#160;&#160;&#160;0x57</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over Temp Lower Alarm Reg. </p>

</div>
</div>
<a class="anchor" id="ga4d7a2dc7acf67238f8827b35ce22863c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX high voltage limit register. </p>

</div>
</div>
<a class="anchor" id="ga96219db592fd9666efcaa621c6271391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_ENB_MASK&#160;&#160;&#160;0x000F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for OT enable. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaac4aa7cafe46dc4ec867050db6bd8fd8">XAdcPs_DisableUserOverTemp()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga7bd1df96dde38098c639a690484c063d">XAdcPs_EnableUserOverTemp()</a>.</p>

</div>
</div>
<a class="anchor" id="gaae9e0bdc942e2132e429f4ba031beaf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_ENB_VAL&#160;&#160;&#160;0x0003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for OT enable. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga7bd1df96dde38098c639a690484c063d">XAdcPs_EnableUserOverTemp()</a>.</p>

</div>
</div>
<a class="anchor" id="gad8067965d143744eb266d45f697ea47f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_OFFSET&#160;&#160;&#160;0x53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over Temp Upper Alarm Reg. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaac4aa7cafe46dc4ec867050db6bd8fd8">XAdcPs_DisableUserOverTemp()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga7bd1df96dde38098c639a690484c063d">XAdcPs_EnableUserOverTemp()</a>.</p>

</div>
</div>
<a class="anchor" id="ga83018bb5be779a0d99a574d6377a820b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_VAL_MASK&#160;&#160;&#160;0xFFF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for OT value. </p>

</div>
</div>
<a class="anchor" id="ga8e0d5d2796ac1fcde08cb7aa55e1a86a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_VAL_MAX&#160;&#160;&#160;0x0FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max OT value. </p>

</div>
</div>
<a class="anchor" id="gaa5d3ec5b26b629dea31fad655653db47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_OT_UPPER_VAL_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift for OT value. </p>

</div>
</div>
<a class="anchor" id="ga365097ee163084219b30593e3fc886dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_TEMP_LOWER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Upper Over Temperature limit Reg. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga61503521a8d2f916b041253026741d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_TEMP_LOWER_OFFSET&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temp Lower Alarm Register. </p>

</div>
</div>
<a class="anchor" id="gabb9936055691b405167548fc61cab567"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_TEMP_UPPER&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High user Temperature. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf474b4c65c53c117fb44c3831bcaef07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_TEMP_UPPER_OFFSET&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Temp Upper Alarm Register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga486398d4b0619f38c1e9b0893f1f7bb3">XAdcPs_GetAlarmThreshold()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga222a97998083c80b4f0415a94aa4efc9">XAdcPs_SetAlarmThreshold()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f033674caa746489243cf47c0a3d34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VBRAM_LOWER&#160;&#160;&#160;0xC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VRBAM Lower Alarm Reg, 7 Series. </p>

</div>
</div>
<a class="anchor" id="ga2bc2f6d1ccc4db7a011827f98515a4bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VBRAM_LOWER_OFFSET&#160;&#160;&#160;0x5C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VRBAM Lower Alarm, 7 Series. </p>

</div>
</div>
<a class="anchor" id="ga8fccf632c3ed72fe8dbe5e5a73cacbdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VBRAM_UPPER_&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VRBAM Upper Alarm Reg, 7 Series. </p>

</div>
</div>
<a class="anchor" id="ga5134cc49bcd7d4caa80477f79a8d200d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VBRAM_UPPER_OFFSET&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VBRAM Upper Alarm, 7 series. </p>

</div>
</div>
<a class="anchor" id="ga68f4d450364d4a6d47bfd3c859e501bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCAUX_LOWER&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX low voltage limit register. </p>

</div>
</div>
<a class="anchor" id="ga45714756c4dfc3c1962be902eabf1b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCAUX_LOWER_OFFSET&#160;&#160;&#160;0x56</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX Lower Alarm Reg. </p>

</div>
</div>
<a class="anchor" id="gaf7ec64bbf7c7cdb10c7d0b1bd21bdb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCAUX_UPPER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX high voltage limit register. </p>

</div>
</div>
<a class="anchor" id="ga6ea7ba1f7191e2a669ccc6084cb8591f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCAUX_UPPER_OFFSET&#160;&#160;&#160;0x52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX Upper Alarm Reg. </p>

</div>
</div>
<a class="anchor" id="gab650bf9549d9da74d7edc448433c7726"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCINT_LOWER&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCINT high voltage limit register. </p>

</div>
</div>
<a class="anchor" id="gac507365ffab7b5ebf5efbd9aab9b15e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCINT_LOWER_OFFSET&#160;&#160;&#160;0x55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCINT Lower Alarm Reg. </p>

</div>
</div>
<a class="anchor" id="gaf1b941e38e172b1ffc75ca3ccdf2c2d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCINT_UPPER&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCINT high voltage limit register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga56acf22b23c7ff0ea8ba0c763209d0a6">XAdcPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c898dfccd76d299e974dae7c4a7de87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCINT_UPPER_OFFSET&#160;&#160;&#160;0x51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCINT Upper Alarm Reg. </p>

</div>
</div>
<a class="anchor" id="ga7adfae31cec49001437bd7eaaa90ee20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPAUX_LOWER&#160;&#160;&#160;0xE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPAUX Lower Alarm Reg , Zynq. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gac34bc441e1c2fd2d0b730e5d2e842b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPAUX_LOWER_OFFSET&#160;&#160;&#160;0x5E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPAUX Lower Alarm, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga16ba2a7160b86fb6bc5037e85edc52d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPAUX_UPPER&#160;&#160;&#160;0xA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPAUX Upper Alarm Reg, Zynq. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bef78f847f3f472eb6a45f1bb07a135"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPAUX_UPPER_OFFSET&#160;&#160;&#160;0x5A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPAUX Upper Alarm, Zynq. </p>

</div>
</div>
<a class="anchor" id="gae7bfca4338f79433f1a9a585614a643c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPDRO_LOWER&#160;&#160;&#160;0xF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPDRO Lower Alarm Reg , Zynq. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga486398d4b0619f38c1e9b0893f1f7bb3">XAdcPs_GetAlarmThreshold()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga222a97998083c80b4f0415a94aa4efc9">XAdcPs_SetAlarmThreshold()</a>.</p>

</div>
</div>
<a class="anchor" id="ga06e536525e237d3579bec273d08599d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPDRO_LOWER_OFFSET&#160;&#160;&#160;0x5F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPDRO Lower Alarm, Zynq. </p>

</div>
</div>
<a class="anchor" id="gae718153dbcfa49692e362c3d581b58da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPDRO_UPPER&#160;&#160;&#160;0xB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPDRO Upper Alarm Reg, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga2d298904e86864e973886a7dcdc2295b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPDRO_UPPER_OFFSET&#160;&#160;&#160;0x5B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPDRO Upper Alarm, Zynq. </p>

</div>
</div>
<a class="anchor" id="gae5236cec9a559096db14df95f06971e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPINT_LOWER&#160;&#160;&#160;0xD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPINT Lower Alarm Reg , Zynq. </p>

</div>
</div>
<a class="anchor" id="gaf087561e91e313f8961c8c4866248578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPINT_LOWER_OFFSET&#160;&#160;&#160;0x5D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPINT Lower Alarm, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga27f879296da31c2bcb6af21d3c377004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPINT_UPPER&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPINT Upper Alarm Reg, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga1d78f977f73a044f0b044d0f675f009b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_ATR_VCCPINT_UPPER_OFFSET&#160;&#160;&#160;0x59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPINT Upper Alarm, Zynq. </p>

</div>
</div>
<a class="anchor" id="gab5dee45b022fdd7241aad85401d33033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX00_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP0/VAUXN0. </p>

</div>
</div>
<a class="anchor" id="gaa805b2fa553116f51a8b164a2970ed8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX01_OFFSET&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP1/VAUXN1. </p>

</div>
</div>
<a class="anchor" id="gacdeb9217279a39766c6756c9eaf5f86c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX02_OFFSET&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP2/VAUXN2. </p>

</div>
</div>
<a class="anchor" id="ga54a1b77788237378af6d0291c0a9df54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX03_OFFSET&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP3/VAUXN3. </p>

</div>
</div>
<a class="anchor" id="ga00e3afb21bed9031d9225229c3842840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX04_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP4/VAUXN4. </p>

</div>
</div>
<a class="anchor" id="ga4ad4b2a7c792337a062c479feef0f327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX05_OFFSET&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP5/VAUXN5. </p>

</div>
</div>
<a class="anchor" id="ga1956fa6834b42d001ce6e60b746358c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX06_OFFSET&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP6/VAUXN6. </p>

</div>
</div>
<a class="anchor" id="ga6a447c4d29ab2c2f0266d10fb5cb44e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX07_OFFSET&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP7/VAUXN7. </p>

</div>
</div>
<a class="anchor" id="gab8aee4a0b2a343ce463c347d8059353d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX08_OFFSET&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP8/VAUXN8. </p>

</div>
</div>
<a class="anchor" id="ga7785b3eea5f4ee341dbe90bdd18bd526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX09_OFFSET&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP9/VAUXN9. </p>

</div>
</div>
<a class="anchor" id="ga94d56a929ad4f667dae86d683a1c90b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX10_OFFSET&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP10/VAUXN10. </p>

</div>
</div>
<a class="anchor" id="ga2f563f85d8172b0d5468a88c13639965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX11_OFFSET&#160;&#160;&#160;0x1B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP11/VAUXN11. </p>

</div>
</div>
<a class="anchor" id="gaca256931f800ddc0ec54a3a0f6b2e1fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX12_OFFSET&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP12/VAUXN12. </p>

</div>
</div>
<a class="anchor" id="gaebef142fce37758caf40fc84f65464e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX13_OFFSET&#160;&#160;&#160;0x1D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP13/VAUXN13. </p>

</div>
</div>
<a class="anchor" id="ga80b812bb9446a86c60a6d8d9afc8b939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX14_OFFSET&#160;&#160;&#160;0x1E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP14/VAUXN14. </p>

</div>
</div>
<a class="anchor" id="ga6c9c41ae860c4a0edca1686938def3a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AUX15_OFFSET&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VAUXP15/VAUXN15. </p>

</div>
</div>
<a class="anchor" id="gadb1cdd371d22e01cecb9291b2932abc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AVG_0_SAMPLES&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Averaging. </p>

</div>
</div>
<a class="anchor" id="gad0bcaa25ff0eb1e061bd115ed25012f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AVG_16_SAMPLES&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Average 16 samples. </p>

</div>
</div>
<a class="anchor" id="ga7b0e47dffe8eb913e5c47ee5d436a6d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AVG_256_SAMPLES&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Average 256 samples. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ca78ac3b39e3f901f2dce5d083a2a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_AVG_64_SAMPLES&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Average 64 samples. </p>

</div>
</div>
<a class="anchor" id="gab7a9a0302aebadbc4488f3dd13d001f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CALIB_ADC_COEFF&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Offset Calib Coefficient. </p>

</div>
</div>
<a class="anchor" id="ga018dd22f5fabb275d543ca2d8ce60e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CALIB_GAIN_ERROR_COEFF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gain Error Calib Coefficient. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga8a7eeef3612853a2473de9e887329623">XAdcPs_GetCalibCoefficient()</a>.</p>

</div>
</div>
<a class="anchor" id="gaec2667004230932c5d5ebbed38ca4e96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CALIB_SUPPLY_COEFF&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply Offset Calib Coefficient. </p>

</div>
</div>
<a class="anchor" id="ga91d1edce889e0696e1ca136e36ec882e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_CFIFOTH_MASK&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command FIFO Threshold mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d7bdad0e727d19c057c68b5254ec6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_DFIFOTH_MASK&#160;&#160;&#160;0x000F0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data FIFO Threshold mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ga97eb8a3672eb52d34a687b337f97f95e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_ENABLE_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable access from PS mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1b563d2c174051987c7827d3517567b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_IGAP_MASK&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Idle Gap between successive commands. </p>

</div>
</div>
<a class="anchor" id="ga68faeb1e24c6199c1b5225e8262bbc80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>, <a class="el" href="group__xadcps__v2__4.html#ga14382d04f08cd07a120af43f823b5e23">XAdcPs_GetConfigRegister()</a>, and <a class="el" href="group__xadcps__v2__4.html#gae236a12120e287388f8d6818d281aefc">XAdcPs_SetConfigRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ga51eb54a844ca9cd477f4e1cb3f7088b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_REDGE_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read Edge Mask. </p>

</div>
</div>
<a class="anchor" id="ga6f34e098ac272721b76f4848d33db8fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_TCKRATE_MASK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock freq control. </p>

</div>
</div>
<a class="anchor" id="ga84bcc9070cac6682694cd228a695516f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFG_WEDGE_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Edge Mask. </p>

</div>
</div>
<a class="anchor" id="gaad9dc69ceb63d4485f3fde0d952b06bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_ACQ_MASK&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add acquisition by 6 ADCCLK. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gad6599b7eaa6a7b7f9fb339b4a56a5228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG16_MASK&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Average 16 samples. </p>

</div>
</div>
<a class="anchor" id="gaf49976716c99df97da39a26de33b4533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG1_MASK&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Averaging. </p>

</div>
</div>
<a class="anchor" id="ga47a0bab85260fa57b78725f86310af46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG256_MASK&#160;&#160;&#160;0x3000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Average 256 samples. </p>

</div>
</div>
<a class="anchor" id="ga429201d0ae85fda7ec99ae01d8eb8378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG64_MASK&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Average 64 samples. </p>

</div>
</div>
<a class="anchor" id="gacd971534cb59694d4ac02e2578f198c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Averaging bits shift. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga0397f1d96815a4a31f17e807965061bc">XAdcPs_GetAvg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg()</a>.</p>

</div>
</div>
<a class="anchor" id="gaab16350a3df5796ab016bae6d876c50b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_AVG_VALID_MASK&#160;&#160;&#160;0x3000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Averaging bit Mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga0397f1d96815a4a31f17e807965061bc">XAdcPs_GetAvg()</a>, <a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gad07e168c40576d018070d3b72856793e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_CAL_AVG_MASK&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Averaging enable Mask. </p>

</div>
</div>
<a class="anchor" id="ga9c69b95fd51ff52988c20a110ab25c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_CHANNEL_MASK&#160;&#160;&#160;0x001F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel number bit Mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga78ab54803a8e6e9993de88523fdc93ab">XAdcPs_SetMuxMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e70247e5139f2b3c41850fdcf353120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_DU_MASK&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bipolar/Unipolar mode. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa13adc8f0ff2b34ec5aaa8fb9332c364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_EC_MASK&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Event driven/ Continuous mode selection. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga3df99fa9e9735c4bff9505973d2ec7d2">XAdcPs_GetSamplingMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga25ad16579977f4b366c57c5b0bdd8b65">XAdcPs_SetSequencerEvent()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2eff6b4692be3abac3c6d75bb5b42cb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_MUX_MASK&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Mask Enable. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga78ab54803a8e6e9993de88523fdc93ab">XAdcPs_SetMuxMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0465989cda869dc6bbc0d69d1c5a53c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR0_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register 0. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga0397f1d96815a4a31f17e807965061bc">XAdcPs_GetAvg()</a>, <a class="el" href="group__xadcps__v2__4.html#ga3df99fa9e9735c4bff9505973d2ec7d2">XAdcPs_GetSamplingMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg()</a>, <a class="el" href="group__xadcps__v2__4.html#ga78ab54803a8e6e9993de88523fdc93ab">XAdcPs_SetMuxMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga25ad16579977f4b366c57c5b0bdd8b65">XAdcPs_SetSequencerEvent()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gab96f4d0ec69b055d8f77c94237684152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_ALL_MASK&#160;&#160;&#160;0x0F0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for all alarms. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga38e17d0dd36367a5aa24c5444e4382b7">XAdcPs_GetAlarmEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga62adf11abdc10aa3d1f064265337a3dd">XAdcPs_SetAlarmEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b883d0d89ba8ce2e809408c5f5cb553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_TEMP_MASK&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 0 - Temperature. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa863dac59a8041e09912da706f2124b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VBRAM_MASK&#160;&#160;&#160;0x0100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alm 3 - VBRAM, 7 series. </p>

</div>
</div>
<a class="anchor" id="ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCAUX_MASK&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 2 - VCCAUX Enable. </p>

</div>
</div>
<a class="anchor" id="gaa978401f22ca67e538233f90b0e1b9ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCINT_MASK&#160;&#160;&#160;0x0004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 1 - VCCINT Enable. </p>

</div>
</div>
<a class="anchor" id="gac54298c05f82868fef46c104fc6efc7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCPAUX_MASK&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alm 5 - VCCPAUX, Zynq. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gab0a2179adb03c9fa2930b0cad80ab4f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCPDRO_MASK&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alm 6 - VCCPDRO, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga4a474ec38ecdacccca404727175ff380"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_ALM_VCCPINT_MASK&#160;&#160;&#160;0x0200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alm 4 - VCCPINT, Zynq. </p>

</div>
</div>
<a class="anchor" id="gaea917989cf49ab45d658b53f7be0fd9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration 1 -ADC Gain Offset Enable. </p>

</div>
</div>
<a class="anchor" id="gabb64dcbe2f7d274b5890724bf07b6af0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_ADC_OFFSET_MASK&#160;&#160;&#160;0x0010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration 0 -ADC Offset Enable. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeeb591f85377d33483c464e57ea833bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_DISABLE_MASK&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Calibration. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gae63aa69cf0475960c9dd1ab057f02195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK&#160;&#160;&#160;0x0080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration 3 -Power Supply Gain/Offset Enable. </p>

</div>
</div>
<a class="anchor" id="ga1f6a0fd758aaffc280f426995f94eb7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_PS_OFFSET_MASK&#160;&#160;&#160;0x0040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration 2 -Power Supply Offset Enable. </p>

</div>
</div>
<a class="anchor" id="ga988b4d734b081bee5cc8668f278f94ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_CAL_VALID_MASK&#160;&#160;&#160;0x00F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid Calibration Mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gafa9c172914ab5ce1d737ecf2d6d96707">XAdcPs_GetCalibEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="ga51e3109e270a76fd9ae6856a526eff23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_OFFSET&#160;&#160;&#160;0x41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register 1. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga38e17d0dd36367a5aa24c5444e4382b7">XAdcPs_GetAlarmEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#gafa9c172914ab5ce1d737ecf2d6d96707">XAdcPs_GetCalibEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga62adf11abdc10aa3d1f064265337a3dd">XAdcPs_SetAlarmEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga976b2a14c72ea5755023a6e7c1c53d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_OT_MASK&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over Temperature Enable. </p>

</div>
</div>
<a class="anchor" id="gab57fbe6000bfe0b7feb3c53757aee231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_CONTINPASS_MASK&#160;&#160;&#160;0x2000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Continuous Cycling Seq. </p>

</div>
</div>
<a class="anchor" id="gad762545168110f9ea0da4d321b3b544a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_INDEPENDENT_MASK&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Mode. </p>

</div>
</div>
<a class="anchor" id="ga05ea45ace2f509f6a56e250f31683f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_ONEPASS_MASK&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Onepass through Seq. </p>

</div>
</div>
<a class="anchor" id="ga57aae41ee725462883920a217135179e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SAFEMODE_MASK&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default Safe Mode. </p>

</div>
</div>
<a class="anchor" id="ga35d9b1c23c2fb49112236f49bd301b72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sequence bit shift. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gacbdd630cec8deea4e40d06340bb30ae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SIMUL_SAMPLING_MASK&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Simulataneous Sampling Mask. </p>

</div>
</div>
<a class="anchor" id="ga4287c870dd3d9319807d8f26a4090e5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_SINGCHAN_MASK&#160;&#160;&#160;0x3000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single channel - No Seq. </p>

</div>
</div>
<a class="anchor" id="gafee869f1abc2dd824777c3c2ac95a551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR1_SEQ_VALID_MASK&#160;&#160;&#160;0xF000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sequence bit Mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d51e2794637d1bb1a5f02d2ede453e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_MAX&#160;&#160;&#160;255</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum value of divisor. </p>

</div>
</div>
<a class="anchor" id="ga459069fc226a9bbeaf0883bd961ec391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_MIN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum value of divisor. </p>

</div>
</div>
<a class="anchor" id="ga459069fc226a9bbeaf0883bd961ec391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_MIN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum value of divisor. </p>

</div>
</div>
<a class="anchor" id="gaf25fddb95811a016a9e50d1e081355e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Num of shift on division. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaa4717a648a61251606e5278c696e6443">XAdcPs_GetAdcClkDivisor()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga533b23d4d7b4e0bee4517b0ae0329576">XAdcPs_SetAdcClkDivisor()</a>.</p>

</div>
</div>
<a class="anchor" id="gad1d97be8505bbe1763d12377fe1d51d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_CD_VALID_MASK&#160;&#160;&#160;0xFF00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Divisor bit Mask. </p>

</div>
</div>
<a class="anchor" id="ga480941fa571069ef1b39273216c8dba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_OFFSET&#160;&#160;&#160;0x42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register 2. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaa4717a648a61251606e5278c696e6443">XAdcPs_GetAdcClkDivisor()</a>, <a class="el" href="group__xadcps__v2__4.html#gade5ed9cc4af7327d8d8e9c90c967c7fe">XAdcPs_GetPowerdownMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga533b23d4d7b4e0bee4517b0ae0329576">XAdcPs_SetAdcClkDivisor()</a>, and <a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fd435011bd59b89fd328d0f35ac87bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_ADC1_MASK&#160;&#160;&#160;0x0020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Down ADC1 Mask. </p>

</div>
</div>
<a class="anchor" id="ga34454f7662ba42d01b784055f31b02de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_MASK&#160;&#160;&#160;0x0030</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Down Mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gade5ed9cc4af7327d8d8e9c90c967c7fe">XAdcPs_GetPowerdownMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaae7e7085d01a42bb9003c84f612f2d22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Down Shift. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gade5ed9cc4af7327d8d8e9c90c967c7fe">XAdcPs_GetPowerdownMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga51aad8377bbda05ceb993347f51e6eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CFR2_PD_XADC_MASK&#160;&#160;&#160;0x0030</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Down XADC Mask. </p>

</div>
</div>
<a class="anchor" id="ga3a890ee18b909698d5b9847044ec5ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_ADC_CALIB&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Offset Channel Reg. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="ga908ab70d7b6ba30490aadc6a39609515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_AUX_MAX&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel number for Last Aux channel. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga249774f7bd8cf631b066db344e77807a">XAdcPs_GetAdcData()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gab9ea0454ee45e4f4482d553e10b961e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_AUX_MIN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel number for 1st Aux Channel. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="ga76333242081e55e8db5b38d146717b75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_GAINERR_CALIB&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gain Error Channel Reg. </p>

</div>
</div>
<a class="anchor" id="ga70d562d928ce2dc7354be157ef39ffff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_SUPPLY_CALIB&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supply Calib Data Reg. </p>

</div>
</div>
<a class="anchor" id="gadea5053b3abf2d83b93ed125ff5e2255"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_TEMP&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On Chip Temperature. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga660629e3cbd893d9d2bf12fa1c7767bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VBRAM&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VBRAM Data Reg, 7 series. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga249774f7bd8cf631b066db344e77807a">XAdcPs_GetAdcData()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6816ddc0beab7c068edbff236ef16cfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VCCAUX&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX. </p>

</div>
</div>
<a class="anchor" id="gacfc874d5131f02908cf772e8b24f628f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VCCINT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCINT. </p>

</div>
</div>
<a class="anchor" id="gaf8512c31afc362730ef6efbded2015d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VCCPAUX&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip PS VCCPAUX Channel , Zynq. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga673ddf3fb75b0b7e17cf4081ee8c8b00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VCCPDRO&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip PS VCCPDRO Channel , Zynq. </p>

</div>
</div>
<a class="anchor" id="ga8cd67708bf7ca40c46d3690391ced7fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VCCPINT&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip PS VCCPINT Channel , Zynq. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga249774f7bd8cf631b066db344e77807a">XAdcPs_GetAdcData()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc0714183a348b546ea3e9887f3cb110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VPVN&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VP/VN Dedicated analog inputs. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gae59cbd3b94a13841048f3ac4f7ac4e5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VREFN&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VREFN. </p>

</div>
</div>
<a class="anchor" id="gafea65c41f14f7d9c961e2a71eef02c69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CH_VREFP&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VREFP. </p>

</div>
</div>
<a class="anchor" id="ga87a13d19d9821e32eae2fd813cf7d99d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_CMDFIFO_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command FIFO Register. </p>

</div>
</div>
<a class="anchor" id="ga1e429077531e797147b8f16bf3ac0c7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_FLAG_OFFSET&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag Register. </p>

</div>
</div>
<a class="anchor" id="ga54cb6b8937cf82a8942b44c5431555d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_FormatWriteData</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ReadWrite&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((ReadWrite ? <a class="code" href="group__xadcps__v2__4.html#ga19aa9635a8e4bc5613b3316620779a6c" title="Mask for CMD Write.">XADCPS_JTAG_CMD_WRITE_MASK</a> : <a class="code" href="group__xadcps__v2__4.html#ga47e8183154dd76cba3f4de48e84119a2" title="Mask for CMD Read.">XADCPS_JTAG_CMD_READ_MASK</a> ) | \</div>
<div class="line">     ((RegOffset &lt;&lt; <a class="code" href="group__xadcps__v2__4.html#ga6e14572547a0496bc085fb1bfb8db2d8" title="Shift for the Addr.">XADCPS_JTAG_ADDR_SHIFT</a>) &amp; <a class="code" href="group__xadcps__v2__4.html#gaaa7422365a1356d7b5cea7371aaaa218" title="Mask for the Addr.">XADCPS_JTAG_ADDR_MASK</a>) |       \</div>
<div class="line">     (Data &amp; <a class="code" href="group__xadcps__v2__4.html#gadccc284765678674d44c61fb92e26a16" title="Mask for the Data.">XADCPS_JTAG_DATA_MASK</a>))</div>
</div><!-- fragment -->
<p>Formats the data to be written to the the XADC registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RegOffset</td><td>is the offset of the Register </td></tr>
    <tr><td class="paramname">Data</td><td>is the data to be written to the Register if it is a write. </td></tr>
    <tr><td class="paramname">ReadWrite</td><td>specifies whether it is a Read or a Write. Use 0 for Read, 1 for Write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style Signature: void XAdcPs_FormatWriteData(u32 RegOffset, u16 Data, int ReadWrite) </dd></dl>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga07a51f2e305a76820614eaca76a2b917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INT_MASK_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Mask Register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga8340c0a6f59fb3ed560fbcf8fd43ac2c">XAdcPs_IntrDisable()</a>, <a class="el" href="group__xadcps__v2__4.html#ga321d111c2a771286a7fc4b4bd8f3e744">XAdcPs_IntrEnable()</a>, and <a class="el" href="group__xadcps__v2__4.html#gafc0371ab003ca92552165bfd3ced33ee">XAdcPs_IntrGetEnabled()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8de2b14bf355495765652a96cf984196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INT_STS_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status Register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaa533b6151f09a4fa96ebfb8abd5fa519">XAdcPs_IntrClear()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga3b905da7fd36abc6ef2ea11dc6f6ec6d">XAdcPs_IntrGetStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga58603ef8e228edc64329d0df7d431f83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALL_MASK&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm Signals Mask. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaa533b6151f09a4fa96ebfb8abd5fa519">XAdcPs_IntrClear()</a>, <a class="el" href="group__xadcps__v2__4.html#ga8340c0a6f59fb3ed560fbcf8fd43ac2c">XAdcPs_IntrDisable()</a>, <a class="el" href="group__xadcps__v2__4.html#ga321d111c2a771286a7fc4b4bd8f3e744">XAdcPs_IntrEnable()</a>, <a class="el" href="group__xadcps__v2__4.html#gafc0371ab003ca92552165bfd3ced33ee">XAdcPs_IntrGetEnabled()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga3b905da7fd36abc6ef2ea11dc6f6ec6d">XAdcPs_IntrGetStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga934977b081f89e9fea6aefb02fc23949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM0_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 0 Mask. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gae8130235cf1bccddf96690f557a27668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM1_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 1 Mask. </p>

</div>
</div>
<a class="anchor" id="ga47324419edb8965bb1c670d832422edf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM2_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 2 Mask. </p>

</div>
</div>
<a class="anchor" id="ga1aaa9f406c9a1889d4e0cbfae041e299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM3_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 3 Mask. </p>

</div>
</div>
<a class="anchor" id="ga06e0406e6912068e91aef1a94429bafe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM4_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 4 Mask. </p>

</div>
</div>
<a class="anchor" id="gaea2998c3c0ec9c47f2c2429b79bd24df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM5_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 5 Mask. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gad63b8e26a8535dad37f57a1c13355884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM6_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm 6 Mask. </p>

</div>
</div>
<a class="anchor" id="gac5cb6156dffe3be672b642490c1b5bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_ALM_ALL_MASK&#160;&#160;&#160;0x0000007F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarm Signals Mask. </p>

</div>
</div>
<a class="anchor" id="ga0fc01dbce44790511275e6c4f63c25f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_CFIFO_LTH_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMD FIFO less than threshold. </p>

</div>
</div>
<a class="anchor" id="ga9dd90b9c9fa80921655c28ce04a59434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_DFIFO_GTH_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data FIFO greater than threshold. </p>

</div>
</div>
<a class="anchor" id="ga02fa3b51fb1c2af05ed9563c652da0d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_INTX_OT_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over temperature Alarm Status. </p>

</div>
</div>
<a class="anchor" id="ga67e2c510d46a33e3c74e52421203f579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_IsEventSamplingModeSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((<a class="code" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6" title="This function is used for reading from the XADC Registers using the Data FIFO.">XAdcPs_ReadInternalReg</a>(InstancePtr,                          \</div>
<div class="line">                        <a class="code" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0" title="Configuration Register 0.">XADCPS_CFR0_OFFSET</a>) &amp; <a class="code" href="group__xadcps__v2__4.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364" title="Event driven/ Continuous mode selection.">XADCPS_CFR0_EC_MASK</a>) ?    \</div>
<div class="line">                        TRUE : FALSE))</div>
</div><!-- fragment -->
<p>This macro checks if the XADC device is in Event Sampling mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE if the device is in Event Sampling Mode.</li>
<li>FALSE if the device is in Continuous Sampling Mode.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: int XAdcPs_IsEventSamplingMode(XAdcPs *InstancePtr); </dd></dl>

</div>
</div>
<a class="anchor" id="gaf81492eb0831e7276ace6909b435f709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_IsExternalMuxModeSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((<a class="code" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6" title="This function is used for reading from the XADC Registers using the Data FIFO.">XAdcPs_ReadInternalReg</a>(InstancePtr,                          \</div>
<div class="line">                        <a class="code" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0" title="Configuration Register 0.">XADCPS_CFR0_OFFSET</a>) &amp; <a class="code" href="group__xadcps__v2__4.html#ga2eff6b4692be3abac3c6d75bb5b42cb6" title="External Mask Enable.">XADCPS_CFR0_MUX_MASK</a>) ?   \</div>
<div class="line">                        TRUE : FALSE))</div>
</div><!-- fragment -->
<p>This macro checks if the XADC device is in External Mux mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE if the device is in External Mux Mode.</li>
<li>FALSE if the device is NOT in External Mux Mode.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: int XAdcPs_IsExternalMuxMode(XAdcPs *InstancePtr); </dd></dl>

</div>
</div>
<a class="anchor" id="gaaa7422365a1356d7b5cea7371aaaa218"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_ADDR_MASK&#160;&#160;&#160;0x03FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the Addr. </p>

</div>
</div>
<a class="anchor" id="ga6e14572547a0496bc085fb1bfb8db2d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_ADDR_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift for the Addr. </p>

</div>
</div>
<a class="anchor" id="ga22676da1317e9caf1f2474b8d1168f30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_MASK&#160;&#160;&#160;0x3C000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the Cmd. </p>

</div>
</div>
<a class="anchor" id="ga47e8183154dd76cba3f4de48e84119a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_READ_MASK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for CMD Read. </p>

</div>
</div>
<a class="anchor" id="ga19064798f0bb31d534a35d0acd187e7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_SHIFT&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift for the Cmd. </p>

</div>
</div>
<a class="anchor" id="ga19aa9635a8e4bc5613b3316620779a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_CMD_WRITE_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for CMD Write. </p>

</div>
</div>
<a class="anchor" id="gadccc284765678674d44c61fb92e26a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_JTAG_DATA_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the Data. </p>

</div>
</div>
<a class="anchor" id="gab1c8002139e905a700006150ea45fd08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_TEMP&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum Temperature Data. </p>

</div>
</div>
<a class="anchor" id="ga276410bfb2dbea221f51c3c2c637925d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_TEMP_OFFSET&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max Temperature Reg. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga4cecd7eded845124675357247a87bd2b">XAdcPs_GetMinMaxMeasurement()</a>.</p>

</div>
</div>
<a class="anchor" id="gac40249d391ea45fea29af1dec67f63b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VBRAM&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum VBRAM Data. </p>

</div>
</div>
<a class="anchor" id="ga1d060e11b4682e9be7d7653db2dd9b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCAUX&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum VCCAUX Data. </p>

</div>
</div>
<a class="anchor" id="gae90832c9d6007f02db4fe404c360a4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCAUX_OFFSET&#160;&#160;&#160;0x22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max VCCAUX Register. </p>

</div>
</div>
<a class="anchor" id="gaa3f1e7a4548f643306305f9afe49fdf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCBRAM_OFFSET&#160;&#160;&#160;0x23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max BRAM Register, 7 series. </p>

</div>
</div>
<a class="anchor" id="ga5443382eef1629daa0f25033139571e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCINT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum VCCINT Data. </p>

</div>
</div>
<a class="anchor" id="ga92d8e063065e74f7ec39d66c925eb10b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCINT_OFFSET&#160;&#160;&#160;0x21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max VCCINT Register. </p>

</div>
</div>
<a class="anchor" id="ga026ef03a5ad93fd7573316e27c935a7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPAUX&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum VCCPAUX Register , Zynq. </p>

</div>
</div>
<a class="anchor" id="ga9e6c43a99955acbf886d89962a13156c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPAUX_OFFSET&#160;&#160;&#160;0x29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max VCCPAUX Register, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga73ea1353b5dc0cb7db31b4fcce40a427"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPDRO&#160;&#160;&#160;0xA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum VCCPDRO Register , Zynq. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga4cecd7eded845124675357247a87bd2b">XAdcPs_GetMinMaxMeasurement()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaca340457bcb56ebbfcbd509900fc6c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPDRO_OFFSET&#160;&#160;&#160;0x2A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max VCCPDRO Register, Zynq. </p>

</div>
</div>
<a class="anchor" id="gab1dc807e5fcaaca70ddad267413e48f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPINT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum VCCPINT Register , Zynq. </p>

</div>
</div>
<a class="anchor" id="ga5eb2db0db3f0581aa9c858d50c00c87d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MAX_VCCPINT_OFFSET&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max VCCPINT Register, Zynq. </p>

</div>
</div>
<a class="anchor" id="gaa803ffae0e30319a93cee9b535dc4c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MCTL_FLUSH_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush the FIFOs. </p>

</div>
</div>
<a class="anchor" id="ga99b8d82247db725bfd0fb17a6c50cf6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MCTL_OFFSET&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Misc control register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>, <a class="el" href="group__xadcps__v2__4.html#ga6a44797b1370a4dc147d0249991893c9">XAdcPs_GetMiscCtrlRegister()</a>, <a class="el" href="group__xadcps__v2__4.html#ga5d96b5dc7c813d1f1aa6238885fbc44b">XAdcPs_Reset()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga763e37d1e500182da4a7a7dd1f765ee1">XAdcPs_SetMiscCtrlRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ga96647dda4bc4c7459180829b4eec90e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MCTL_RESET_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset XADC. </p>

</div>
</div>
<a class="anchor" id="gaadfe3a185c836f8b5eaef2e33cbcbcea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_TEMP&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum Temperature Data. </p>

</div>
</div>
<a class="anchor" id="gabab6b1f7636aa659070ee8e33e8e89ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_TEMP_OFFSET&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min Temperature Reg. </p>

</div>
</div>
<a class="anchor" id="gaeb9d6818a3af6e0300a2f5de5dca25f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VBRAM&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum VBRAM Data. </p>

</div>
</div>
<a class="anchor" id="gab7c654ea90be1084090ffcc218b577bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCAUX&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum VCCAUX Data. </p>

</div>
</div>
<a class="anchor" id="ga0477edb4abbf4c26c0f5bbedfad6ec6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCAUX_OFFSET&#160;&#160;&#160;0x26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min VCCAUX Register. </p>

</div>
</div>
<a class="anchor" id="ga249a6139198535cca377f2d28eaa22da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCBRAM_OFFSET&#160;&#160;&#160;0x27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min BRAM Register, 7 series. </p>

</div>
</div>
<a class="anchor" id="gacbc8534b2da01747971ebd9b8561ba0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCINT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum VCCINT Data. </p>

</div>
</div>
<a class="anchor" id="ga1bd607629d2856a685240315eedd917a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCINT_OFFSET&#160;&#160;&#160;0x25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min VCCINT Register. </p>

</div>
</div>
<a class="anchor" id="gaf60a6e1f1f63ea196e5c138cc3756e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPAUX&#160;&#160;&#160;0xD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum VCCPAUX Register , Zynq. </p>

</div>
</div>
<a class="anchor" id="gaa876a6ce73b685d5334b1fe36aebd989"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPAUX_OFFSET&#160;&#160;&#160;0x2D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min VCCPAUX Register, Zynq. </p>

</div>
</div>
<a class="anchor" id="gafbd736b9054a9ab04dd13dff1b20b352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPDRO&#160;&#160;&#160;0xE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum VCCPDRO Register , Zynq. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga4cecd7eded845124675357247a87bd2b">XAdcPs_GetMinMaxMeasurement()</a>.</p>

</div>
</div>
<a class="anchor" id="ga35a5d40ef4fd60ca4d3d7cec89d0a83a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPDRO_OFFSET&#160;&#160;&#160;0x2E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min VCCPDRO Register,Zynq. </p>

</div>
</div>
<a class="anchor" id="ga1c0280513d645840fd3791046b5f3e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPINT&#160;&#160;&#160;0xC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum VCCPINT Register , Zynq. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga4cecd7eded845124675357247a87bd2b">XAdcPs_GetMinMaxMeasurement()</a>.</p>

</div>
</div>
<a class="anchor" id="ga546042226fa8d0c6426051c3c41ee0b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MIN_VCCPINT_OFFSET&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min VCCPINT Register, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga8248f38c9de02132073459edae0e40da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_ALM_MASK&#160;&#160;&#160;0x0000007F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alarms Mask. </p>

</div>
</div>
<a class="anchor" id="ga78913f5d17856f0415cadac18cbc25c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_CFIFO_LVL_MASK&#160;&#160;&#160;0x000F0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command FIFO Level mask. </p>

</div>
</div>
<a class="anchor" id="ga3c80547bf599783e218aa04cbac20c50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_CFIFOE_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command FIFO Empty Mask. </p>

</div>
</div>
<a class="anchor" id="ga904ad16cd661685035d91797d972c27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_CFIFOF_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command FIFO Full Mask. </p>

</div>
</div>
<a class="anchor" id="gaee7acfd5b680e4a95e6c46b18e9b2190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_DFIFO_LVL_MASK&#160;&#160;&#160;0x0000F000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data FIFO Level Mask. </p>

</div>
</div>
<a class="anchor" id="ga6803f5e3d2b38a4fa1ca36139f621bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_DFIFOE_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data FIFO Empty Mask. </p>

</div>
</div>
<a class="anchor" id="ga918992ab84ea904198f1a9dd33a5b837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_DFIFOF_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data FIFO Full Mask. </p>

</div>
</div>
<a class="anchor" id="gac9c6382372822d080b51307a220a5aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_OFFSET&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Misc status register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga3a0b53ba580c00c9e9212ee47f38ecee">XAdcPs_GetMiscStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaedb1ed810531f94e6ee482a44e462fd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_MSTS_OT_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over Temperature Mask. </p>

</div>
</div>
<a class="anchor" id="ga0c71f14f278fbefe7e6a4d6f82a77865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_PD_MODE_ADCB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Down ADC B. </p>

</div>
</div>
<a class="anchor" id="gaf1aed807494f2f8d5e63b1c270581dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_PD_MODE_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No Power Down. </p>

</div>
</div>
<a class="anchor" id="ga4fab650f2a8839ff3bc3b02473977fd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_PD_MODE_XADC&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Down ADC A and ADC B. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5963e24ffc2977cbc40d089877e45639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_RawToTemperature</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">AdcData</td><td>)</td>
          <td>&#160;&#160;&#160;((((float)(AdcData)/65536.0f)/0.00198421639f ) - 273.15f)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro converts XADC Raw Data to Temperature(centigrades). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">AdcData</td><td>is the Raw ADC Data from XADC.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The Temperature in centigrades.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: float <a class="el" href="group__xadcps__v2__4.html#ga5963e24ffc2977cbc40d089877e45639" title="This macro converts XADC Raw Data to Temperature(centigrades).">XAdcPs_RawToTemperature(u32 AdcData)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ga87a27bb34c70dadaa6be27c83058ad21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_RawToVoltage</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">AdcData</td><td>)</td>
          <td>&#160;&#160;&#160;((((float)(AdcData))* (3.0f))/65536.0f)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro converts XADC/ADC Raw Data to Voltage(volts). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">AdcData</td><td>is the XADC/ADC Raw Data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The Voltage in volts.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: float <a class="el" href="group__xadcps__v2__4.html#ga87a27bb34c70dadaa6be27c83058ad21" title="This macro converts XADC/ADC Raw Data to Voltage(volts).">XAdcPs_RawToVoltage(u32 AdcData)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ga55935eddc71fef7540acc37423456980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_RDFIFO_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read FIFO Register. </p>

</div>
</div>
<a class="anchor" id="gaaf38a240a16e53a6afb6977113e3c3e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_ReadFifo</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6" title="Read a register of the XADC device.">XAdcPs_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div>
<div class="line">                          <a class="code" href="group__xadcps__v2__4.html#ga55935eddc71fef7540acc37423456980" title="Read FIFO Register.">XADCPS_RDFIFO_OFFSET</a>);</div>
</div><!-- fragment -->
<p>This macro is used for reading from the XADC Registers using the data FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data read from the FIFO</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 <a class="el" href="group__xadcps__v2__4.html#gaaf38a240a16e53a6afb6977113e3c3e1" title="This macro is used for reading from the XADC Registers using the data FIFO.">XAdcPs_ReadFifo(XAdcPs *InstancePtr)</a>; </dd></dl>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2bb7416cfd483de37442d6c4db638cf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register of the XADC device. </p>
<p>This macro provides register access to all registers using the register offsets defined above.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the offset of the register to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The contents of the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style Signature: u32 <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6" title="Read a register of the XADC device.">XAdcPs_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>, <a class="el" href="group__xadcps__v2__4.html#ga14382d04f08cd07a120af43f823b5e23">XAdcPs_GetConfigRegister()</a>, <a class="el" href="group__xadcps__v2__4.html#ga6a44797b1370a4dc147d0249991893c9">XAdcPs_GetMiscCtrlRegister()</a>, <a class="el" href="group__xadcps__v2__4.html#ga3a0b53ba580c00c9e9212ee47f38ecee">XAdcPs_GetMiscStatus()</a>, <a class="el" href="group__xadcps__v2__4.html#gaa533b6151f09a4fa96ebfb8abd5fa519">XAdcPs_IntrClear()</a>, <a class="el" href="group__xadcps__v2__4.html#ga8340c0a6f59fb3ed560fbcf8fd43ac2c">XAdcPs_IntrDisable()</a>, <a class="el" href="group__xadcps__v2__4.html#ga321d111c2a771286a7fc4b4bd8f3e744">XAdcPs_IntrEnable()</a>, <a class="el" href="group__xadcps__v2__4.html#gafc0371ab003ca92552165bfd3ced33ee">XAdcPs_IntrGetEnabled()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga3b905da7fd36abc6ef2ea11dc6f6ec6d">XAdcPs_IntrGetStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaba7a2814b6310385ac1a8bbd0aac365f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ00_CH_VALID_MASK&#160;&#160;&#160;0x7FE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4df4e9969d3d37155d8fc4f1e4383b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ00_OFFSET&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 00 Adc Channel Selection. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe7f1fefcb7f5e722034c88b7a7564b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ01_CH_VALID_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e962322e642b88e9cc209b9bbb7378a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ01_OFFSET&#160;&#160;&#160;0x49</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 01 Adc Channel Selection. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gafca2ffee771035bb8e7ee56a479c871a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ02_CH_VALID_MASK&#160;&#160;&#160;0x7FE0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="ga952947eadaefe959f7da43bf8455f985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ02_OFFSET&#160;&#160;&#160;0x4A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 02 Adc Average Enable. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gafce347c3573e6b961ee8d312ccbe7d70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ03_CH_VALID_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gaded54bf913644bbea7bd4d485fdda79d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ03_OFFSET&#160;&#160;&#160;0x4B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 03 Adc Average Enable. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5f20b25b2f69684d1182d497002e667"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ04_CH_VALID_MASK&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga35c4da0c7efc02c87ef4b6c513ce7bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ04_OFFSET&#160;&#160;&#160;0x4C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 04 Adc Input Mode Select. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaafadd9de4db08fdf0bd4be3ef4c4d663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ05_CH_VALID_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d12bb4acd125bff925e35e0460dcc34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ05_OFFSET&#160;&#160;&#160;0x4D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 05 Adc Input Mode Select. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8553753a5c70e8d00161ae1688449015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ06_CH_VALID_MASK&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>.</p>

</div>
</div>
<a class="anchor" id="gad01da0abb968660efaf1230df5eeac17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ06_OFFSET&#160;&#160;&#160;0x4E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 06 Adc Acquisition Select. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>.</p>

</div>
</div>
<a class="anchor" id="ga852dd3c11100ed4eee99fb1605ae73dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ07_CH_VALID_MASK&#160;&#160;&#160;0xFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for the valid channels. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>.</p>

</div>
</div>
<a class="anchor" id="ga327d321bb487fa1c3c123a80c147e457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ07_OFFSET&#160;&#160;&#160;0x4F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Seq Reg 07 Adc Acquisition Select. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>.</p>

</div>
</div>
<a class="anchor" id="ga59680669467f267c8c977b1420929f01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX00&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1st Aux Channel </p>

</div>
</div>
<a class="anchor" id="gaf2cde1503ac1794e2886dded414af00c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX01&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2nd Aux Channel </p>

</div>
</div>
<a class="anchor" id="gab33b510b726d8ebbf589aa64604d60d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX02&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3rd Aux Channel </p>

</div>
</div>
<a class="anchor" id="gad33b717af04083461ef70f8a535ac6b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX03&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga1ad93b1836e7c6574505e31333f23620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX04&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga7a9300a355f493484883ea1530d7f426"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX05&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6th Aux Channel </p>

</div>
</div>
<a class="anchor" id="gae2e3b264223fd0e2db38bbf4daa1ae94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX06&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga5fbf47433147abc51d26e5294e5bea17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX07&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga32e9d5de1a511e9e55d5139057cbf678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX08&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga17c22d5d9f79b66be570336c6a7a7e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX09&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10th Aux Channel </p>

</div>
</div>
<a class="anchor" id="gac0d9f4d6e4f11ebbaaba1b1534f13951"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX10&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>11th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga58c543f7273ca6cb1c63c6f620ca692e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX11&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga768e6bac230b084cf21de248f27f8673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX12&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13th Aux Channel </p>

</div>
</div>
<a class="anchor" id="gaac37e29dce2476a48690ef41b97a7b98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX13&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14th Aux Channel </p>

</div>
</div>
<a class="anchor" id="ga91cb5a19ac5519a4ae9e593c23376fab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX14&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>15th Aux Channel </p>

</div>
</div>
<a class="anchor" id="gaf714c5db8c6585631b2b766350997408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX15&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16th Aux Channel </p>

</div>
</div>
<a class="anchor" id="gada1475d85c76b4a6a19ce81ce564cf74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_AUX_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift for the Aux Channel. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime()</a>, <a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>, <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d671ddfc8e82077cadac2a7c83da0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_CALIB&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Calibration Channel. </p>

</div>
</div>
<a class="anchor" id="ga4959553870ac3ca383cd662178892d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_TEMP&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On Chip Temperature Channel. </p>

</div>
</div>
<a class="anchor" id="ga63ffab5a488da7958ffdec55f6b6296a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VBRAM&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VBRAM Channel, 7 series. </p>

</div>
</div>
<a class="anchor" id="gab043481fd1e876b188f33d49a55e4580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCAUX&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCAUX Channel. </p>

</div>
</div>
<a class="anchor" id="gaf5082190ca4bdf4ca9417c2abaaadb6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCINT&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCINT Channel. </p>

</div>
</div>
<a class="anchor" id="ga66b52366552c0e5f7390c29b70768099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCPAUX&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPAUX, Zynq Only. </p>

</div>
</div>
<a class="anchor" id="ga6599530e7dc54263fbb9394866a65d8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCPDRO&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPDRO, Zynq Only. </p>

</div>
</div>
<a class="anchor" id="ga4179175b256f3d51d805f92aaa6a837c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VCCPINT&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCCPINT, Zynq Only. </p>

</div>
</div>
<a class="anchor" id="ga98105135f4be02fec7cc6a35f5a7b5aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VPVN&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VP/VN analog inputs Channel. </p>

</div>
</div>
<a class="anchor" id="gabcfc1207b8218146c18e04a5fd8855bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VREFN&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VREFN Channel. </p>

</div>
</div>
<a class="anchor" id="ga6ee3b4e004156e9597498e09b4c274b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_CH_VREFP&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VREFP Channel. </p>

</div>
</div>
<a class="anchor" id="ga8f057289da345bfc62938fcd13d88512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_MODE_CONTINPASS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Continuous Cycling Sequencer. </p>

</div>
</div>
<a class="anchor" id="gac3a1e362d43ca6272a84b477205ef29a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_MODE_INDEPENDENT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent mode. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>, and <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gae1fbdfce66254dfb53e62a7a389e24c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_MODE_ONEPASS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Onepass through Sequencer. </p>

</div>
</div>
<a class="anchor" id="ga799c7fbcb2e7fd3f27b780f56d764844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_MODE_SAFE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default Safe Mode. </p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>, <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>, <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb64b12f9a6758ebb0adfbe9c4b08c53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_MODE_SIMUL_SAMPLING&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Simultaneous sampling. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9ef5e521cabdd0a008c5617687fca84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_SEQ_MODE_SINGCHAN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Single channel -No Sequencing. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gad208216b2c97323c1a1552798152b78b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_TEMP_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip Temperature Reg. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga249774f7bd8cf631b066db344e77807a">XAdcPs_GetAdcData()</a>.</p>

</div>
</div>
<a class="anchor" id="gaacca1d43ff3854002cf54e4b4989f3b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_TemperatureToRaw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Temperature</td><td>)</td>
          <td>&#160;&#160;&#160;((int)(((Temperature) + 273.15f)*65536.0f*0.00198421639f))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro converts Temperature in centigrades to XADC/ADC Raw Data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Temperature</td><td>is the Temperature in centigrades to be converted to XADC/ADC Raw Data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The XADC/ADC Raw Data.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: int <a class="el" href="group__xadcps__v2__4.html#gaacca1d43ff3854002cf54e4b4989f3b8" title="This macro converts Temperature in centigrades to XADC/ADC Raw Data.">XAdcPs_TemperatureToRaw(float Temperature)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ga9151bdf140d5948e8316d6ce1c0989ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_UNLK_OFFSET&#160;&#160;&#160;0x034</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock Register. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f16b5ac956bf5e0c0f65a51cc7cafa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_UNLK_VALUE&#160;&#160;&#160;0x757BDF0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock Value. </p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="gae2e4ddc61783e0ea7c201f61bd1381cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VBRAM_OFFSET&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VBRAM , 7 Series. </p>

</div>
</div>
<a class="anchor" id="ga5241470342961808b7315f88b66704aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCAUX_OFFSET&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VCCAUX Data Reg. </p>

</div>
</div>
<a class="anchor" id="ga0a73a0ddd38ed3e55387e941ce959beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCINT_OFFSET&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VCCINT Data Reg. </p>

</div>
</div>
<a class="anchor" id="gaaf92197f19f4c5d0f4f070a705f7529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCPAUX_OFFSET&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VCCPAUX Reg, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga49236f52791f86822e854f87a9fdc30b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCPDRO_OFFSET&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VCCPDRO Reg, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga543905cdceb3ea785d73b0f4e5f5de1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VCCPINT_OFFSET&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VCCPINT Reg, Zynq. </p>

</div>
</div>
<a class="anchor" id="ga38cad68c817e99d6fd7359a3a3175062"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_VoltageToRaw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Voltage</td><td>)</td>
          <td>&#160;&#160;&#160;((int)((Voltage)*65536.0f/3.0f))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This macro converts Voltage in Volts to XADC/ADC Raw Data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Voltage</td><td>is the Voltage in volts to be converted to XADC/ADC Raw Data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The XADC/ADC Raw Data.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: int <a class="el" href="group__xadcps__v2__4.html#ga38cad68c817e99d6fd7359a3a3175062" title="This macro converts Voltage in Volts to XADC/ADC Raw Data.">XAdcPs_VoltageToRaw(float Voltage)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="gadc565fda183714c71bfbdd0f1604371a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VPVN_OFFSET&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC out of VP/VN. </p>

</div>
</div>
<a class="anchor" id="ga55563309df0f6cdde853f0c23bf5224e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VREFN_OFFSET&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VREFN Data Reg. </p>

</div>
</div>
<a class="anchor" id="ga7eb0c93ec901ebd9baeacafa4d4f11e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XADCPS_VREFP_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>On-chip VREFP Data Reg. </p>

</div>
</div>
<a class="anchor" id="ga1ef487633f003d94a16459f6a5e7f7f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_WriteFifo</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911" title="Write a register of the XADC device.">XAdcPs_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,              \</div>
<div class="line">                          <a class="code" href="group__xadcps__v2__4.html#ga87a13d19d9821e32eae2fd813cf7d99d" title="Command FIFO Register.">XADCPS_CMDFIFO_OFFSET</a>, Data);</div>
</div><!-- fragment -->
<p>This macro is used for writing to the XADC Registers using the command FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Data</td><td>is the value to be written to XADC register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void <a class="el" href="group__xadcps__v2__4.html#ga1ef487633f003d94a16459f6a5e7f7f5" title="This macro is used for writing to the XADC Registers using the command FIFO.">XAdcPs_WriteFifo(XAdcPs *InstancePtr, u32 Data)</a>; </dd></dl>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga48770272099dfc236414809f6ac0f911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAdcPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a register of the XADC device. </p>
<p>This macro provides register access to all registers using the register offsets defined above.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the offset of the register to write. </td></tr>
    <tr><td class="paramname">Data</td><td>is the value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style Signature: void XAdcPs_WriteReg(u32 BaseAddress, u32 RegOffset,u32 Data) </dd></dl>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff">XAdcPs_CfgInitialize()</a>, <a class="el" href="group__xadcps__v2__4.html#gaa533b6151f09a4fa96ebfb8abd5fa519">XAdcPs_IntrClear()</a>, <a class="el" href="group__xadcps__v2__4.html#ga8340c0a6f59fb3ed560fbcf8fd43ac2c">XAdcPs_IntrDisable()</a>, <a class="el" href="group__xadcps__v2__4.html#ga321d111c2a771286a7fc4b4bd8f3e744">XAdcPs_IntrEnable()</a>, <a class="el" href="group__xadcps__v2__4.html#ga5d96b5dc7c813d1f1aa6238885fbc44b">XAdcPs_Reset()</a>, <a class="el" href="group__xadcps__v2__4.html#gae236a12120e287388f8d6818d281aefc">XAdcPs_SetConfigRegister()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga763e37d1e500182da4a7a7dd1f765ee1">XAdcPs_SetMiscCtrlRegister()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga57807452402a6b52dd48083f676bd4ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>EffectiveAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function initializes a specific <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> device/instance. </p>
<p>Functions in <a class="el" href="xadcps_8c.html">xadcps.c</a>.</p>
<p>This function must be called prior to using the XADC device.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">ConfigPtr</td><td>points to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> device configuration structure. </td></tr>
    <tr><td class="paramname">EffectiveAddr</td><td>is the device base address in the virtual memory address space. If the address translation is not used then the physical address is passed. Unexpected errors may occur if the address mapping is changed after this function is invoked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The user needs to first call the <a class="el" href="group__xadcps__v2__4.html#gadf27053ce16b799289b609bce586aa21" title="Functions in xadcps_sinit.c.">XAdcPs_LookupConfig()</a> API which returns the Configuration structure pointer which is passed as a parameter to the <a class="el" href="group__xadcps__v2__4.html#ga57807452402a6b52dd48083f676bd4ff" title="This function initializes a specific XAdcPs device/instance.">XAdcPs_CfgInitialize()</a> API. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps___config.html#a972132ac319cf4b4ba44c471e6764c32">XAdcPs_Config::BaseAddress</a>, <a class="el" href="struct_x_adc_ps.html#abc36cf9ffc332333b61451e78cdf9d2b">XAdcPs::Config</a>, <a class="el" href="struct_x_adc_ps___config.html#a2400854d15e1dd88e972a80d4c3d81ea">XAdcPs_Config::DeviceId</a>, <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga91d1edce889e0696e1ca136e36ec882e">XADCPS_CFG_CFIFOTH_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga4d7bdad0e727d19c057c68b5254ec6f7">XADCPS_CFG_DFIFOTH_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga97eb8a3672eb52d34a687b337f97f95e">XADCPS_CFG_ENABLE_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga68faeb1e24c6199c1b5225e8262bbc80">XADCPS_CFG_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>, <a class="el" href="group__xadcps__v2__4.html#ga9151bdf140d5948e8316d6ce1c0989ac">XADCPS_UNLK_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga3f16b5ac956bf5e0c0f65a51cc7cafa5">XADCPS_UNLK_VALUE</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gaac4aa7cafe46dc4ec867050db6bd8fd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_DisableUserOverTemp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables programming of the powerdown temperature for the OverTemp signal in the OT Powerdown register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga96219db592fd9666efcaa621c6271391">XADCPS_ATR_OT_UPPER_ENB_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gad8067965d143744eb266d45f697ea47f">XADCPS_ATR_OT_UPPER_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bd1df96dde38098c639a690484c063d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_EnableUserOverTemp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables programming of the powerdown temperature for the OverTemp signal in the OT Powerdown register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga96219db592fd9666efcaa621c6271391">XADCPS_ATR_OT_UPPER_ENB_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaae9e0bdc942e2132e429f4ba031beaf0">XADCPS_ATR_OT_UPPER_ENB_VAL</a>, <a class="el" href="group__xadcps__v2__4.html#gad8067965d143744eb266d45f697ea47f">XADCPS_ATR_OT_UPPER_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4717a648a61251606e5278c696e6443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAdcPs_GetAdcClkDivisor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function gets the ADCCLK divisor from the Configuration Register 2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The divisor read from the Configuration Register 2.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The ADCCLK is an internal clock used by the ADC and is synchronized to the DCLK clock. The ADCCLK is equal to DCLK divided by the user selection in the Configuration Register 2. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaf25fddb95811a016a9e50d1e081355e4">XADCPS_CFR2_CD_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga249774f7bd8cf631b066db344e77807a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAdcPs_GetAdcData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the ADC converted data for the specified channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Channel</td><td>is the channel number. Use the XADCPS_CH_* defined in the file <a class="el" href="xadcps_8h.html">xadcps.h</a>. The valid channels are<ul>
<li>0 to 6</li>
<li>13 to 31</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 16-bit value representing the ADC converted data for the specified channel. The XADC Monitor/ADC device guarantees a 10 bit resolution for the ADC converted data and data is the 10 MSB bits of the 16 data read from the device.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The channels 7,8,9 are used for calibration of the device and hence there is no associated data with this channel. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga908ab70d7b6ba30490aadc6a39609515">XADCPS_CH_AUX_MAX</a>, <a class="el" href="group__xadcps__v2__4.html#ga660629e3cbd893d9d2bf12fa1c7767bd">XADCPS_CH_VBRAM</a>, <a class="el" href="group__xadcps__v2__4.html#ga8cd67708bf7ca40c46d3690391ced7fa">XADCPS_CH_VCCPINT</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gad208216b2c97323c1a1552798152b78b">XADCPS_TEMP_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga38e17d0dd36367a5aa24c5444e4382b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAdcPs_GetAlarmEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the status of the alarm output enables in the Configuration Register 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This is the bit-mask of the enabled alarm outputs in the Configuration Register 1. Use the masks XADCPS_CFR1_ALM*_* and XADCPS_CFR1_OT_MASK defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the returned value. Bit positions of 1 indicate that the alarm output is enabled. Bit positions of 0 indicate that the alarm output is disabled.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The implementation of the alarm enables in the Configuration register 1 is such that alarms for the bit positions of 1 will be disabled and alarms for bit positions of 0 will be enabled. The enabled alarm outputs returned by this function is the negated value of the the data read from the Configuration Register 1. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gab96f4d0ec69b055d8f77c94237684152">XADCPS_CFR1_ALM_ALL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga486398d4b0619f38c1e9b0893f1f7bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAdcPs_GetAlarmThreshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>AlarmThrReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the contents of the specified Alarm Threshold Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">AlarmThrReg</td><td>is the index of an Alarm Threshold Register to be read. Use XADCPS_ATR_* constants defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to specify the index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 16-bit value representing the contents of the selected Alarm Threshold Register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaf474b4c65c53c117fb44c3831bcaef07">XADCPS_ATR_TEMP_UPPER_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gae7bfca4338f79433f1a9a585614a643c">XADCPS_ATR_VCCPDRO_LOWER</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga56acf22b23c7ff0ea8ba0c763209d0a6">XAdcPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0397f1d96815a4a31f17e807965061bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAdcPs_GetAvg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the number of samples of averaging configured for all the channels in the Configuration Register 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The averaging read from the Configuration Register 0 is returned. Use the XADCPS_AVG_* bit definitions defined in <a class="el" href="xadcps_8h.html">xadcps.h</a> file to interpret the returned value :<ul>
<li>XADCPS_AVG_0_SAMPLES means no averaging</li>
<li>XADCPS_AVG_16_SAMPLES means 16 samples of averaging</li>
<li>XADCPS_AVG_64_SAMPLES means 64 samples of averaging</li>
<li>XADCPS_AVG_256_SAMPLES means 256 samples of averaging</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gacd971534cb59694d4ac02e2578f198c2">XADCPS_CFR0_AVG_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#gaab16350a3df5796ab016bae6d876c50b">XADCPS_CFR0_AVG_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a7eeef3612853a2473de9e887329623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAdcPs_GetCalibCoefficient </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>CoeffType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the calibration coefficient data for the specified parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">CoeffType</td><td>specifies the calibration coefficient to be read. Use XADCPS_CALIB_* constants defined in <a class="el" href="xadcps_8h.html">xadcps.h</a> to specify the calibration coefficient to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 16-bit value representing the calibration coefficient. The XADC device guarantees a 10 bit resolution for the ADC converted data and data is the 10 MSB bits of the 16 data read from the device.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gae3aa072368343a7e669cffa799f3f733">XADCPS_ADC_A_SUPPLY_CALIB_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga018dd22f5fabb275d543ca2d8ce60e43">XADCPS_CALIB_GAIN_ERROR_COEFF</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa9c172914ab5ce1d737ecf2d6d96707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAdcPs_GetCalibEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the value of the calibration enables from the Configuration Register 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of the calibration enables in the Configuration Register 1 :<ul>
<li>XADCPS_CFR1_CAL_ADC_OFFSET_MASK : ADC offset correction</li>
<li>XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK : ADC gain and offset correction</li>
<li>XADCPS_CFR1_CAL_PS_OFFSET_MASK : Power Supply sensor offset correction</li>
<li>XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK : Power Supply sensor gain and offset correction</li>
<li>XADCPS_CFR1_CAL_DISABLE_MASK : No Calibration</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga988b4d734b081bee5cc8668f278f94ef">XADCPS_CFR1_CAL_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga14382d04f08cd07a120af43f823b5e23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetConfigRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The functions reads the contents of the Config Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the Config Register. Use the XADCPS_SR_*_MASK constants defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the returned value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga68faeb1e24c6199c1b5225e8262bbc80">XADCPS_CFG_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cecd7eded845124675357247a87bd2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XAdcPs_GetMinMaxMeasurement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>MeasurementType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the Minimum/Maximum measurement for one of the specified parameters. </p>
<p>Use XADCPS_MAX_* and XADCPS_MIN_* constants defined in <a class="el" href="xadcps_8h.html">xadcps.h</a> to specify the parameters (Temperature, VccInt, VccAux, VBram, VccPInt, VccPAux and VccPDro).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">MeasurementType</td><td>specifies the parameter for which the Minimum/Maximum measurement has to be read. Use XADCPS_MAX_* and XADCPS_MIN_* constants defined in <a class="el" href="xadcps_8h.html">xadcps.h</a> to specify the data to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 16-bit value representing the maximum/minimum measurement for specified parameter. The XADC device guarantees a 10 bit resolution for the ADC converted data and data is the 10 MSB bits of the 16 data read from the device.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga276410bfb2dbea221f51c3c2c637925d">XADCPS_MAX_TEMP_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga73ea1353b5dc0cb7db31b4fcce40a427">XADCPS_MAX_VCCPDRO</a>, <a class="el" href="group__xadcps__v2__4.html#gafbd736b9054a9ab04dd13dff1b20b352">XADCPS_MIN_VCCPDRO</a>, <a class="el" href="group__xadcps__v2__4.html#ga1c0280513d645840fd3791046b5f3e9d">XADCPS_MIN_VCCPINT</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a44797b1370a4dc147d0249991893c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetMiscCtrlRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The functions reads the contents of the Miscellaneous control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the Config Register. Use the XADCPS_SR_*_MASK constants defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the returned value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a0b53ba580c00c9e9212ee47f38ecee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetMiscStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The functions reads the contents of the Miscellaneous Status Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the Miscellaneous Status Register. Use the XADCPS_MSTS_*_MASK constants defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the returned value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gac9c6382372822d080b51307a220a5aa7">XADCPS_MSTS_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="gade5ed9cc4af7327d8d8e9c90c967c7fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetPowerdownMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the Power Down mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mode specifies the Power Down Mode<ul>
<li>XADCPS_PD_MODE_NONE specifies NO Power Down (Both ADC A and ADC B are enabled)</li>
<li>XADCPS_PD_MODE_ADCB specfies the Power Down of ADC B</li>
<li>XADCPS_PD_MODE_XADC specifies the Power Down of both ADC A and ADC B.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga34454f7662ba42d01b784055f31b02de">XADCPS_CFR2_PD_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaae7e7085d01a42bb9003c84f612f2d22">XADCPS_CFR2_PD_SHIFT</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3df99fa9e9735c4bff9505973d2ec7d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_GetSamplingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the sampling mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The sampling mode<ul>
<li>0 specifies continuous sampling</li>
<li>1 specifies event driven sampling mode</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364">XADCPS_CFR0_EC_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gab1c514d17f79cecc7e962b5ab449ba25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetSeqAcqTime </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the status of acquisition from the ADC Channel Acquisition Time Sequencer Registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The acquisition time for all the channels. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the Channel numbers. Bit masks of 1 are the channels for which acquisition cycles are extended and bit mask of 0 are the channels for which acquisition cycles are not extended.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, <a class="el" href="group__xadcps__v2__4.html#ga8553753a5c70e8d00161ae1688449015">XADCPS_SEQ06_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gad01da0abb968660efaf1230df5eeac17">XADCPS_SEQ06_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga852dd3c11100ed4eee99fb1605ae73dc">XADCPS_SEQ07_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga327d321bb487fa1c3c123a80c147e457">XADCPS_SEQ07_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga1366299a4770116ed0153c9b5ce45aa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetSeqAvgEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the channels for which the averaging has been enabled in the ADC Channel Averaging Enables Sequencer Registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of averaging (enabled/disabled) for all the channels. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the Channel numbers. Bit masks of 1 are the channels for which averaging is enabled and bit mask of 0 are the channels for averaging is disabled</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, <a class="el" href="group__xadcps__v2__4.html#gafca2ffee771035bb8e7ee56a479c871a">XADCPS_SEQ02_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga952947eadaefe959f7da43bf8455f985">XADCPS_SEQ02_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gafce347c3573e6b961ee8d312ccbe7d70">XADCPS_SEQ03_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaded54bf913644bbea7bd4d485fdda79d">XADCPS_SEQ03_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gad57d70cea121cfe0e1bf04c9362b8024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetSeqChEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the channel enable bits status from the ADC Channel Selection Sequencer Registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Gets the channel enable bits. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the Channel numbers. Bit masks of 1 are the channels that are enabled and bit mask of 0 are the channels that are disabled.</dd>
<dd>
None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, <a class="el" href="group__xadcps__v2__4.html#gaba7a2814b6310385ac1a8bbd0aac365f">XADCPS_SEQ00_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga4df4e9969d3d37155d8fc4f1e4383b6b">XADCPS_SEQ00_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gafe7f1fefcb7f5e722034c88b7a7564b6">XADCPS_SEQ01_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga5e962322e642b88e9cc209b9bbb7378a">XADCPS_SEQ01_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga1735b8b15f8d2c11a7315d1cb361c81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_GetSeqInputMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the Analog input mode for all the channels from the ADC Channel Analog-Input Mode Sequencer Registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The input mode for all the channels. Use XADCPS_SEQ_CH_* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the Channel numbers. Bit masks of 1 are the channels for which input mode is differential and bit mask of 0 are the channels for which input mode is unipolar.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, <a class="el" href="group__xadcps__v2__4.html#gaf5f20b25b2f69684d1182d497002e667">XADCPS_SEQ04_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga35c4da0c7efc02c87ef4b6c513ce7bf6">XADCPS_SEQ04_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gaafadd9de4db08fdf0bd4be3ef4c4d663">XADCPS_SEQ05_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga4d12bb4acd125bff925e35e0460dcc34">XADCPS_SEQ05_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gadebc7c47c2bd2b8dbede2ba65224c395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XAdcPs_GetSequencerMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the channel sequencer mode from the Configuration Register 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The channel sequencer mode :<ul>
<li>XADCPS_SEQ_MODE_SAFE : Default safe mode</li>
<li>XADCPS_SEQ_MODE_ONEPASS : One pass through sequence</li>
<li>XADCPS_SEQ_MODE_CONTINPASS : Continuous channel sequencing</li>
<li>XADCPS_SEQ_MODE_SINGCHAN : Single channel/Sequencer off</li>
<li>XADCPS_SEQ_MODE_SIMUL_SAMPLING : Simulataneous sampling mode</li>
<li>XADCPS_SEQ_MODE_INDEPENDENT : Independent mode</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga35d9b1c23c2fb49112236f49bd301b72">XADCPS_CFR1_SEQ_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#gafee869f1abc2dd824777c3c2ac95a551">XADCPS_CFR1_SEQ_VALID_MASK</a>, and <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>.</p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>, <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa533b6151f09a4fa96ebfb8abd5fa519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_IntrClear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function clears the specified interrupts in the Interrupt Status Register (IPISR). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bit-mask of the interrupts to be cleared. Bit positions of 1 will be cleared. Bit positions of 0 will not change the previous interrupt status. This mask is formed by OR'ing XADCPS_IPIXR_* bits which are defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps___config.html#a972132ac319cf4b4ba44c471e6764c32">XAdcPs_Config::BaseAddress</a>, <a class="el" href="struct_x_adc_ps.html#abc36cf9ffc332333b61451e78cdf9d2b">XAdcPs::Config</a>, <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga8de2b14bf355495765652a96cf984196">XADCPS_INT_STS_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8340c0a6f59fb3ed560fbcf8fd43ac2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_IntrDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables the specified interrupts in the device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bit-mask of the interrupts to be disabled. Bit positions of 1 will be disabled. Bit positions of 0 will keep the previous setting. This mask is formed by OR'ing XADCPS_INTX_* bits defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps___config.html#a972132ac319cf4b4ba44c471e6764c32">XAdcPs_Config::BaseAddress</a>, <a class="el" href="struct_x_adc_ps.html#abc36cf9ffc332333b61451e78cdf9d2b">XAdcPs::Config</a>, <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga07a51f2e305a76820614eaca76a2b917">XADCPS_INT_MASK_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga321d111c2a771286a7fc4b4bd8f3e744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_IntrEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Functions in <a class="el" href="xadcps__intr_8c.html">xadcps_intr.c</a>. </p>
<p>This function enables the specified interrupts in the device.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the bit-mask of the interrupts to be enabled. Bit positions of 1 will be enabled. Bit positions of 0 will keep the previous setting. This mask is formed by OR'ing XADCPS_INTX_* bits defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps___config.html#a972132ac319cf4b4ba44c471e6764c32">XAdcPs_Config::BaseAddress</a>, <a class="el" href="struct_x_adc_ps.html#abc36cf9ffc332333b61451e78cdf9d2b">XAdcPs::Config</a>, <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga07a51f2e305a76820614eaca76a2b917">XADCPS_INT_MASK_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gafc0371ab003ca92552165bfd3ced33ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_IntrGetEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the enabled interrupts read from the Interrupt Mask Register (IPIER). </p>
<p>Use the XADCPS_IPIXR_* constants defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the returned value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the I.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps___config.html#a972132ac319cf4b4ba44c471e6764c32">XAdcPs_Config::BaseAddress</a>, <a class="el" href="struct_x_adc_ps.html#abc36cf9ffc332333b61451e78cdf9d2b">XAdcPs::Config</a>, <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga07a51f2e305a76820614eaca76a2b917">XADCPS_INT_MASK_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>, and <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b905da7fd36abc6ef2ea11dc6f6ec6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_IntrGetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the interrupt status read from Interrupt Status Register(IPISR). </p>
<p>Use the XADCPS_IPIXR_* constants defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to interpret the returned value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A 32-bit value representing the contents of the IPISR.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The device must be configured at hardware build time to include interrupt component for this function to work. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps___config.html#a972132ac319cf4b4ba44c471e6764c32">XAdcPs_Config::BaseAddress</a>, <a class="el" href="struct_x_adc_ps.html#abc36cf9ffc332333b61451e78cdf9d2b">XAdcPs::Config</a>, <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga8de2b14bf355495765652a96cf984196">XADCPS_INT_STS_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>, and <a class="el" href="group__xadcps__v2__4.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gadf27053ce16b799289b609bce586aa21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a> * XAdcPs_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Functions in <a class="el" href="xadcps__sinit_8c.html">xadcps_sinit.c</a>. </p>
<p>This function looks up the device configuration based on the unique device ID.</p>
<p>The table XAdcPs_ConfigTable contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device for which the device configuration pointer is to be returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>A pointer to the configuration found.</li>
<li>NULL if the specified device ID was not found.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga900ea66de82858d239a5936ead385ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAdcPs_ReadInternalReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>RegOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used for reading from the XADC Registers using the Data FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the offset of the XADC register to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Data read from the FIFO</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__xadcps__v2__4.html#ga54cb6b8937cf82a8942b44c5431555d3">XAdcPs_FormatWriteData</a>, <a class="el" href="group__xadcps__v2__4.html#gaaf38a240a16e53a6afb6977113e3c3e1">XAdcPs_ReadFifo</a>, and <a class="el" href="group__xadcps__v2__4.html#ga1ef487633f003d94a16459f6a5e7f7f5">XAdcPs_WriteFifo</a>.</p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaac4aa7cafe46dc4ec867050db6bd8fd8">XAdcPs_DisableUserOverTemp()</a>, <a class="el" href="group__xadcps__v2__4.html#ga7bd1df96dde38098c639a690484c063d">XAdcPs_EnableUserOverTemp()</a>, <a class="el" href="group__xadcps__v2__4.html#gaa4717a648a61251606e5278c696e6443">XAdcPs_GetAdcClkDivisor()</a>, <a class="el" href="group__xadcps__v2__4.html#ga249774f7bd8cf631b066db344e77807a">XAdcPs_GetAdcData()</a>, <a class="el" href="group__xadcps__v2__4.html#ga38e17d0dd36367a5aa24c5444e4382b7">XAdcPs_GetAlarmEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga486398d4b0619f38c1e9b0893f1f7bb3">XAdcPs_GetAlarmThreshold()</a>, <a class="el" href="group__xadcps__v2__4.html#ga0397f1d96815a4a31f17e807965061bc">XAdcPs_GetAvg()</a>, <a class="el" href="group__xadcps__v2__4.html#ga8a7eeef3612853a2473de9e887329623">XAdcPs_GetCalibCoefficient()</a>, <a class="el" href="group__xadcps__v2__4.html#gafa9c172914ab5ce1d737ecf2d6d96707">XAdcPs_GetCalibEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga4cecd7eded845124675357247a87bd2b">XAdcPs_GetMinMaxMeasurement()</a>, <a class="el" href="group__xadcps__v2__4.html#gade5ed9cc4af7327d8d8e9c90c967c7fe">XAdcPs_GetPowerdownMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga3df99fa9e9735c4bff9505973d2ec7d2">XAdcPs_GetSamplingMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gab1c514d17f79cecc7e962b5ab449ba25">XAdcPs_GetSeqAcqTime()</a>, <a class="el" href="group__xadcps__v2__4.html#ga1366299a4770116ed0153c9b5ce45aa5">XAdcPs_GetSeqAvgEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#gad57d70cea121cfe0e1bf04c9362b8024">XAdcPs_GetSeqChEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga1735b8b15f8d2c11a7315d1cb361c81e">XAdcPs_GetSeqInputMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga62adf11abdc10aa3d1f064265337a3dd">XAdcPs_SetAlarmEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg()</a>, <a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga78ab54803a8e6e9993de88523fdc93ab">XAdcPs_SetMuxMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga25ad16579977f4b366c57c5b0bdd8b65">XAdcPs_SetSequencerEvent()</a>, <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d96b5dc7c813d1f1aa6238885fbc44b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function resets the XADC Hard Macro in the device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the Xxadc instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#ga56acf22b23c7ff0ea8ba0c763209d0a6">XAdcPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="ga56acf22b23c7ff0ea8ba0c763209d0a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_SelfTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Functions in <a class="el" href="xadcps__selftest_8c.html">xadcps_selftest.c</a>. </p>
<p>Run a self-test on the driver/device.</p>
<p>The test</p>
<ul>
<li>Resets the device,</li>
<li>Writes a value into the Alarm Threshold register and reads it back for comparison.</li>
<li>Resets the device again.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the value read from the Alarm Threshold register is the same as the value written.</li>
<li>XST_FAILURE Otherwise</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This is a destructive test in that resets of the device are performed. Refer to the device specification for the device status after the reset operation. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaf1b941e38e172b1ffc75ca3ccdf2c2d0">XADCPS_ATR_VCCINT_UPPER</a>, <a class="el" href="group__xadcps__v2__4.html#ga486398d4b0619f38c1e9b0893f1f7bb3">XAdcPs_GetAlarmThreshold()</a>, <a class="el" href="group__xadcps__v2__4.html#ga5d96b5dc7c813d1f1aa6238885fbc44b">XAdcPs_Reset()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga222a97998083c80b4f0415a94aa4efc9">XAdcPs_SetAlarmThreshold()</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga533b23d4d7b4e0bee4517b0ae0329576"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetAdcClkDivisor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Divisor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function sets the frequency of the ADCCLK by configuring the DCLK to ADCCLK ratio in the Configuration Register #2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Divisor</td><td>is clock divisor used to derive ADCCLK from DCLK. Valid values of the divisor are<ul>
<li>0 to 255. Values 0, 1, 2 are all mapped to 2. Refer to the device specification for more details</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>- The ADCCLK is an internal clock used by the ADC and is synchronized to the DCLK clock. The ADCCLK is equal to DCLK divided by the user selection in the Configuration Register 2.<ul>
<li>There is no Assert on the minimum value of the Divisor. </li>
</ul>
</dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaf25fddb95811a016a9e50d1e081355e4">XADCPS_CFR2_CD_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga62adf11abdc10aa3d1f064265337a3dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetAlarmEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>AlmEnableMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the alarm outputs for the specified alarms in the Configuration Register 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">AlmEnableMask</td><td>is the bit-mask of the alarm outputs to be enabled in the Configuration Register 1. Bit positions of 1 will be enabled. Bit positions of 0 will be disabled. This mask is formed by OR'ing XADCPS_CFR1_ALM_*_MASK and XADCPS_CFR1_OT_MASK masks defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The implementation of the alarm enables in the Configuration register 1 is such that the alarms for bit positions of 1 will be disabled and alarms for bit positions of 0 will be enabled. The alarm outputs specified by the AlmEnableMask are negated before writing to the Configuration Register 1. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gab96f4d0ec69b055d8f77c94237684152">XADCPS_CFR1_ALM_ALL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga222a97998083c80b4f0415a94aa4efc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetAlarmThreshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>AlarmThrReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This functions sets the contents of the given Alarm Threshold Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">AlarmThrReg</td><td>is the index of an Alarm Threshold Register to be set. Use XADCPS_ATR_* constants defined in <a class="el" href="xadcps_8h.html">xadcps.h</a> to specify the index. </td></tr>
    <tr><td class="paramname">Value</td><td>is the 16-bit threshold value to write into the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Use XAdcPs_SetOverTemp() to set the Over Temperature upper threshold value. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaf474b4c65c53c117fb44c3831bcaef07">XADCPS_ATR_TEMP_UPPER_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gae7bfca4338f79433f1a9a585614a643c">XADCPS_ATR_VCCPDRO_LOWER</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>, and <a class="el" href="group__xadcps__v2__4.html#ga56acf22b23c7ff0ea8ba0c763209d0a6">XAdcPs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="gae1f591246d331a09c598f2b01590e1f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetAvg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Average</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the number of samples of averaging that is to be done for all the channels in both the single channel mode and sequence mode of operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Average</td><td>is the number of samples of averaging programmed to the Configuration Register 0. Use the XADCPS_AVG_* definitions defined in <a class="el" href="xadcps_8h.html">xadcps.h</a> file :<ul>
<li>XADCPS_AVG_0_SAMPLES for no averaging</li>
<li>XADCPS_AVG_16_SAMPLES for 16 samples of averaging</li>
<li>XADCPS_AVG_64_SAMPLES for 64 samples of averaging</li>
<li>XADCPS_AVG_256_SAMPLES for 256 samples of averaging</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga7b0e47dffe8eb913e5c47ee5d436a6d8">XADCPS_AVG_256_SAMPLES</a>, <a class="el" href="group__xadcps__v2__4.html#gacd971534cb59694d4ac02e2578f198c2">XADCPS_CFR0_AVG_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#gaab16350a3df5796ab016bae6d876c50b">XADCPS_CFR0_AVG_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gac53ac264bb557251c7b3ea90ccb1c389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetCalibEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>Calibration</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the specified calibration in the Configuration Register 1 : </p>
<ul>
<li>XADCPS_CFR1_CAL_ADC_OFFSET_MASK : Calibration 0 -ADC offset correction</li>
<li>XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK : Calibration 1 -ADC gain and offset correction</li>
<li>XADCPS_CFR1_CAL_PS_OFFSET_MASK : Calibration 2 -Power Supply sensor offset correction</li>
<li>XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK : Calibration 3 -Power Supply sensor gain and offset correction</li>
<li>XADCPS_CFR1_CAL_DISABLE_MASK : No Calibration</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Calibration</td><td>is the Calibration to be applied. Use XADCPS_CFR1_CAL*_* bits defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a>. Multiple calibrations can be enabled at a time by oring the XADCPS_CFR1_CAL_ADC_* and XADCPS_CFR1_CAL_PS_* bits. Calibration can be disabled by specifying XADCPS_CFR1_CAL_DISABLE_MASK;</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gabb64dcbe2f7d274b5890724bf07b6af0">XADCPS_CFR1_CAL_ADC_OFFSET_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaeeb591f85377d33483c464e57ea833bb">XADCPS_CFR1_CAL_DISABLE_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga988b4d734b081bee5cc8668f278f94ef">XADCPS_CFR1_CAL_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gae236a12120e287388f8d6818d281aefc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetConfigRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The functions sets the contents of the Config Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32 bit data to be written to the Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga68faeb1e24c6199c1b5225e8262bbc80">XADCPS_CFG_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga763e37d1e500182da4a7a7dd1f765ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetMiscCtrlRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The functions sets the contents of the Miscellaneous Control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32 bit data to be written to the Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>, and <a class="el" href="group__xadcps__v2__4.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga78ab54803a8e6e9993de88523fdc93ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetMuxMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>MuxMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the External Mux mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">MuxMode</td><td>specifies whether External Mux is used<ul>
<li>FALSE specifies NO external MUX</li>
<li>TRUE specifies External Mux is used </li>
</ul>
</td></tr>
    <tr><td class="paramname">Channel</td><td>specifies the channel to be used for the external Mux. Please read the Device Spec for which channels are valid for which mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>There is no Assert in this function for checking the channel number if the external Mux is used. The user should provide a valid channel number. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga9c69b95fd51ff52988c20a110ab25c35">XADCPS_CFR0_CHANNEL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga2eff6b4692be3abac3c6d75bb5b42cb6">XADCPS_CFR0_MUX_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gad8e4a4799ac10ae15c068f660d3d5392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetPowerdownMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the Power Down mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Mode</td><td>specifies the Power Down Mode<ul>
<li>XADCPS_PD_MODE_NONE specifies NO Power Down (Both ADC A and ADC B are enabled)</li>
<li>XADCPS_PD_MODE_ADCB specfies the Power Down of ADC B</li>
<li>XADCPS_PD_MODE_XADC specifies the Power Down of both ADC A and ADC B.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga34454f7662ba42d01b784055f31b02de">XADCPS_CFR2_PD_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaae7e7085d01a42bb9003c84f612f2d22">XADCPS_CFR2_PD_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga4fab650f2a8839ff3bc3b02473977fd6">XADCPS_PD_MODE_XADC</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff3e133a519580ccdb9a415b26d0382c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_SetSeqAcqTime </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>AcqCyclesChMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the number of Acquisition cycles in the ADC Channel Acquisition Time Sequencer Registers. </p>
<p>The sequencer must be disabled before writing to these regsiters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">AcqCyclesChMask</td><td>is the bit mask of all the channels for which the number of acquisition cycles is to be extended. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to specify the Channel numbers. Acquisition cycles will be extended to 10 ADCCLK cycles for bit masks of 1 and will be the default 4 ADCCLK cycles for bit masks of 0. The AcqCyclesChMask is a 32 bit mask that is written to the two 16 bit ADC Channel Acquisition Time Sequencer Registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the given values were written successfully to the Channel Sequencer Registers.</li>
<li>XST_FAILURE if the channel sequencer is enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga8553753a5c70e8d00161ae1688449015">XADCPS_SEQ06_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gad01da0abb968660efaf1230df5eeac17">XADCPS_SEQ06_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga852dd3c11100ed4eee99fb1605ae73dc">XADCPS_SEQ07_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga327d321bb487fa1c3c123a80c147e457">XADCPS_SEQ07_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga799c7fbcb2e7fd3f27b780f56d764844">XADCPS_SEQ_MODE_SAFE</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga326bb6bf25e4bb80e7622eb23f5021a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_SetSeqAvgEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>AvgEnableChMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the averaging for the specified channels in the ADC Channel Averaging Enable Sequencer Registers. </p>
<p>The sequencer must be disabled before writing to these regsiters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">AvgEnableChMask</td><td>is the bit mask of all the channels for which averaging is to be enabled. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to specify the Channel numbers. Averaging will be enabled for bit masks of 1 and disabled for bit mask of 0. The AvgEnableChMask is a 32 bit mask that is written to the two 16 bit ADC Channel Averaging Enable Sequencer Registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the given values were written successfully to the ADC Channel Averaging Enables Sequencer Registers.</li>
<li>XST_FAILURE if the channel sequencer is enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gafca2ffee771035bb8e7ee56a479c871a">XADCPS_SEQ02_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga952947eadaefe959f7da43bf8455f985">XADCPS_SEQ02_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gafce347c3573e6b961ee8d312ccbe7d70">XADCPS_SEQ03_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaded54bf913644bbea7bd4d485fdda79d">XADCPS_SEQ03_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga799c7fbcb2e7fd3f27b780f56d764844">XADCPS_SEQ_MODE_SAFE</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ca50428b4ee0369cd2dcd5bbdb0f6f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_SetSeqChEnables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ChEnableMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the specified channels in the ADC Channel Selection Sequencer Registers. </p>
<p>The sequencer must be disabled before writing to these regsiters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">ChEnableMask</td><td>is the bit mask of all the channels to be enabled. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to specify the Channel numbers. Bit masks of 1 will be enabled and bit mask of 0 will be disabled. The ChEnableMask is a 32 bit mask that is written to the two 16 bit ADC Channel Selection Sequencer Registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the given values were written successfully to the ADC Channel Selection Sequencer Registers.</li>
<li>XST_FAILURE if the channel sequencer is enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gaba7a2814b6310385ac1a8bbd0aac365f">XADCPS_SEQ00_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga4df4e9969d3d37155d8fc4f1e4383b6b">XADCPS_SEQ00_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gafe7f1fefcb7f5e722034c88b7a7564b6">XADCPS_SEQ01_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga5e962322e642b88e9cc209b9bbb7378a">XADCPS_SEQ01_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga799c7fbcb2e7fd3f27b780f56d764844">XADCPS_SEQ_MODE_SAFE</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bb2c8daf81fcb50c214834e900c44ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_SetSeqInputMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>InputModeChMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the Analog input mode for the specified channels in the ADC Channel Analog-Input Mode Sequencer Registers. </p>
<p>The sequencer must be disabled before writing to these regsiters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">InputModeChMask</td><td>is the bit mask of all the channels for which the input mode is differential mode. Use XADCPS_SEQ_CH__* defined in <a class="el" href="xadcps__hw_8h.html">xadcps_hw.h</a> to specify the channel numbers. Differential input mode will be set for bit masks of 1 and unipolar input mode for bit masks of 0. The InputModeChMask is a 32 bit mask that is written to the two 16 bit ADC Channel Analog-Input Mode Sequencer Registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the given values were written successfully to the ADC Channel Analog-Input Mode Sequencer Registers.</li>
<li>XST_FAILURE if the channel sequencer is enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gaf5f20b25b2f69684d1182d497002e667">XADCPS_SEQ04_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga35c4da0c7efc02c87ef4b6c513ce7bf6">XADCPS_SEQ04_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gaafadd9de4db08fdf0bd4be3ef4c4d663">XADCPS_SEQ05_CH_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga4d12bb4acd125bff925e35e0460dcc34">XADCPS_SEQ05_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#ga799c7fbcb2e7fd3f27b780f56d764844">XADCPS_SEQ_MODE_SAFE</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ga25ad16579977f4b366c57c5b0bdd8b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetSequencerEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>IsEventMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function enables the Event mode or Continuous mode in the sequencer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">IsEventMode</td><td>is a boolean parameter that specifies continuous sampling (specify FALSE) or event driven sampling mode (specify TRUE) for the given channel.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364">XADCPS_CFR0_EC_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf004d6f72df7692239604326bb2de23d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_SetSequencerMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>SequencerMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the specified Channel Sequencer Mode in the Configuration Register 1 : </p>
<pre class="fragment">    - Default safe mode (XADCPS_SEQ_MODE_SAFE)
    - One pass through sequence (XADCPS_SEQ_MODE_ONEPASS)
    - Continuous channel sequencing (XADCPS_SEQ_MODE_CONTINPASS)
    - Single Channel/Sequencer off (XADCPS_SEQ_MODE_SINGCHAN)
    - Simulataneous sampling mode (XADCPS_SEQ_MODE_SIMUL_SAMPLING)
    - Independent mode (XADCPS_SEQ_MODE_INDEPENDENT)
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">SequencerMode</td><td>is the sequencer mode to be set. Use XADCPS_SEQ_MODE_* bits defined in <a class="el" href="xadcps_8h.html">xadcps.h</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only one of the modes can be enabled at a time. Please read the Spec of the XADC for further information about the sequencer modes. </dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga35d9b1c23c2fb49112236f49bd301b72">XADCPS_CFR1_SEQ_SHIFT</a>, <a class="el" href="group__xadcps__v2__4.html#gafee869f1abc2dd824777c3c2ac95a551">XADCPS_CFR1_SEQ_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, <a class="el" href="group__xadcps__v2__4.html#gac3a1e362d43ca6272a84b477205ef29a">XADCPS_SEQ_MODE_INDEPENDENT</a>, <a class="el" href="group__xadcps__v2__4.html#gacb64b12f9a6758ebb0adfbe9c4b08c53">XADCPS_SEQ_MODE_SIMUL_SAMPLING</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

<p>Referenced by <a class="el" href="xadcps__intr__example_8c.html#a1c6d46393cad7397e19d5978f448d60c">XAdcIntrExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gac586b30d9704eecc92119c437430d3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XAdcPs_SetSingleChParams </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>IncreaseAcqCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>IsEventMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>IsDifferentialMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function sets the given parameters in the Configuration Register 0 in the single channel mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">Channel</td><td>is the channel number for the singel channel mode. The valid channels are 0 to 6, 8, and 13 to 31. If the external Mux is used then this specifies the channel oonnected to the external Mux. Please read the Device Spec to know which channels are valid. </td></tr>
    <tr><td class="paramname">IncreaseAcqCycles</td><td>is a boolean parameter which specifies whether the Acquisition time for the external channels has to be increased to 10 ADCCLK cycles (specify TRUE) or remain at the default 4 ADCCLK cycles (specify FALSE). This parameter is only valid for the external channels. </td></tr>
    <tr><td class="paramname">IsEventMode</td><td>specifies whether the operation of the ADC is Event driven or Continuous mode. </td></tr>
    <tr><td class="paramname">IsDifferentialMode</td><td>is a boolean parameter which specifies unipolar(specify FALSE) or differential mode (specify TRUE) for the analog inputs. The input mode is only valid for the external channels.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the given values were written successfully to the Configuration Register 0.</li>
<li>XST_FAILURE if the channel sequencer is enabled or the input parameters are not valid for the selected channel.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>The number of samples for the averaging for all the channels is set by using the function XAdcPs_SetAvg.</li>
<li>The calibration of the device is done by doing a ADC conversion on the calibration channel(channel 8). The input parameters IncreaseAcqCycles, IsDifferentialMode and IsEventMode are not valid for this channel </li>
</ul>
</dd></dl>

<p>References <a class="el" href="struct_x_adc_ps.html#a40e3a4f4eab9a20778cc65642a3b9785">XAdcPs::IsReady</a>, <a class="el" href="group__xadcps__v2__4.html#gaad9dc69ceb63d4485f3fde0d952b06bb">XADCPS_CFR0_ACQ_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaab16350a3df5796ab016bae6d876c50b">XADCPS_CFR0_AVG_VALID_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga9c69b95fd51ff52988c20a110ab25c35">XADCPS_CFR0_CHANNEL_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0e70247e5139f2b3c41850fdcf353120">XADCPS_CFR0_DU_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364">XADCPS_CFR0_EC_MASK</a>, <a class="el" href="group__xadcps__v2__4.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>, <a class="el" href="group__xadcps__v2__4.html#ga3a890ee18b909698d5b9847044ec5ac8">XADCPS_CH_ADC_CALIB</a>, <a class="el" href="group__xadcps__v2__4.html#ga908ab70d7b6ba30490aadc6a39609515">XADCPS_CH_AUX_MAX</a>, <a class="el" href="group__xadcps__v2__4.html#gab9ea0454ee45e4f4482d553e10b961e3">XADCPS_CH_AUX_MIN</a>, <a class="el" href="group__xadcps__v2__4.html#ga660629e3cbd893d9d2bf12fa1c7767bd">XADCPS_CH_VBRAM</a>, <a class="el" href="group__xadcps__v2__4.html#ga8cd67708bf7ca40c46d3690391ced7fa">XADCPS_CH_VCCPINT</a>, <a class="el" href="group__xadcps__v2__4.html#gacc0714183a348b546ea3e9887f3cb110">XADCPS_CH_VPVN</a>, <a class="el" href="group__xadcps__v2__4.html#gadebc7c47c2bd2b8dbede2ba65224c395">XAdcPs_GetSequencerMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga900ea66de82858d239a5936ead385ad6">XAdcPs_ReadInternalReg()</a>, <a class="el" href="group__xadcps__v2__4.html#gaf9ef5e521cabdd0a008c5617687fca84">XADCPS_SEQ_MODE_SINGCHAN</a>, and <a class="el" href="group__xadcps__v2__4.html#gacd9b3f5a63f29c6592fcecd9f97f5a2c">XAdcPs_WriteInternalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="gacd9b3f5a63f29c6592fcecd9f97f5a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAdcPs_WriteInternalReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_adc_ps.html">XAdcPs</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>RegOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used for writing to XADC Registers using the command FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_adc_ps.html" title="The driver&#39;s instance data.">XAdcPs</a> instance. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the offset of the XADC register to be written. </td></tr>
    <tr><td class="paramname">Data</td><td>is the data to be written.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__xadcps__v2__4.html#ga54cb6b8937cf82a8942b44c5431555d3">XAdcPs_FormatWriteData</a>, <a class="el" href="group__xadcps__v2__4.html#gaaf38a240a16e53a6afb6977113e3c3e1">XAdcPs_ReadFifo</a>, and <a class="el" href="group__xadcps__v2__4.html#ga1ef487633f003d94a16459f6a5e7f7f5">XAdcPs_WriteFifo</a>.</p>

<p>Referenced by <a class="el" href="group__xadcps__v2__4.html#gaac4aa7cafe46dc4ec867050db6bd8fd8">XAdcPs_DisableUserOverTemp()</a>, <a class="el" href="group__xadcps__v2__4.html#ga7bd1df96dde38098c639a690484c063d">XAdcPs_EnableUserOverTemp()</a>, <a class="el" href="group__xadcps__v2__4.html#ga533b23d4d7b4e0bee4517b0ae0329576">XAdcPs_SetAdcClkDivisor()</a>, <a class="el" href="group__xadcps__v2__4.html#ga62adf11abdc10aa3d1f064265337a3dd">XAdcPs_SetAlarmEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga222a97998083c80b4f0415a94aa4efc9">XAdcPs_SetAlarmThreshold()</a>, <a class="el" href="group__xadcps__v2__4.html#gae1f591246d331a09c598f2b01590e1f8">XAdcPs_SetAvg()</a>, <a class="el" href="group__xadcps__v2__4.html#gac53ac264bb557251c7b3ea90ccb1c389">XAdcPs_SetCalibEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga78ab54803a8e6e9993de88523fdc93ab">XAdcPs_SetMuxMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gad8e4a4799ac10ae15c068f660d3d5392">XAdcPs_SetPowerdownMode()</a>, <a class="el" href="group__xadcps__v2__4.html#gaff3e133a519580ccdb9a415b26d0382c">XAdcPs_SetSeqAcqTime()</a>, <a class="el" href="group__xadcps__v2__4.html#ga326bb6bf25e4bb80e7622eb23f5021a2">XAdcPs_SetSeqAvgEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga9ca50428b4ee0369cd2dcd5bbdb0f6f3">XAdcPs_SetSeqChEnables()</a>, <a class="el" href="group__xadcps__v2__4.html#ga9bb2c8daf81fcb50c214834e900c44ff">XAdcPs_SetSeqInputMode()</a>, <a class="el" href="group__xadcps__v2__4.html#ga25ad16579977f4b366c57c5b0bdd8b65">XAdcPs_SetSequencerEvent()</a>, <a class="el" href="group__xadcps__v2__4.html#gaf004d6f72df7692239604326bb2de23d">XAdcPs_SetSequencerMode()</a>, and <a class="el" href="group__xadcps__v2__4.html#gac586b30d9704eecc92119c437430d3ef">XAdcPs_SetSingleChParams()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga2846df3afc348d4b4fe43748290ff7f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a> XAdcPs_ConfigTable[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains configuration information for each XADC Monitor/ADC device in the system. </p>

</div>
</div>
<a class="anchor" id="gad1fe9d00502851b876d4aa6b73496738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_adc_ps___config.html">XAdcPs_Config</a> XAdcPs_ConfigTable[XPAR_XADCPS_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">        {</div>
<div class="line">                XPAR_XADCPS_0_DEVICE_ID,        </div>
<div class="line">                XPAR_XADCPS_0_BASEADDR          </div>
<div class="line">        }</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>This table contains configuration information for each XADC Monitor/ADC device in the system. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
