set output_file [open "mem_tester_sim/ddr2_controller_v1_00_a/hdl/vhdl/unisim.vhd" w ]
set line_num 1;  if $synthesize {
set line_num 2; puts $output_file "library IEEE;"
set line_num 3; puts $output_file "library synplify;"
set line_num 4; puts $output_file "use synplify.attributes.all;"
set line_num 5; puts $output_file "use IEEE.STD_LOGIC_1164.all;"
set line_num 6; puts $output_file "-- synopsys translate_off"
set line_num 7; puts $output_file ""
set line_num 8; puts $output_file "library IEEE;"
set line_num 9; puts $output_file "library synplify;"
set line_num 10; puts $output_file "use synplify.attributes.all;"
set line_num 11; puts $output_file "use IEEE.VITAL_Timing.all;"
set line_num 12; puts $output_file "-- synopsys translate_on"
set line_num 13; puts $output_file ""
set line_num 14; puts $output_file "package VCOMPONENTS is"
set line_num 15; puts $output_file ""
set line_num 16; puts $output_file "attribute BOX_TYPE : string;"
set line_num 17; puts $output_file ""
set line_num 18; puts $output_file "constant DefaultTimingChecksOn : Boolean := False;"
set line_num 19; puts $output_file "constant DefaultXon : Boolean := True;"
set line_num 20; puts $output_file "constant DefaultMsgOn : Boolean := False;"
set line_num 21; puts $output_file ""
set line_num 22; puts $output_file "  component AND2"
set line_num 23; puts $output_file "    port("
set line_num 24; puts $output_file "      O  : out std_ulogic;"
set line_num 25; puts $output_file ""
set line_num 26; puts $output_file "      I0 : in  std_ulogic;"
set line_num 27; puts $output_file "      I1 : in  std_ulogic"
set line_num 28; puts $output_file "      );"
set line_num 29; puts $output_file "  end component;"
set line_num 30; puts $output_file "attribute syn_black_box of AND2 : component is true;"
set line_num 31; puts $output_file ""
set line_num 32; puts $output_file "  component AND2B1"
set line_num 33; puts $output_file "    port("
set line_num 34; puts $output_file "      O  : out std_ulogic;"
set line_num 35; puts $output_file ""
set line_num 36; puts $output_file "      I0 : in  std_ulogic;"
set line_num 37; puts $output_file "      I1 : in  std_ulogic"
set line_num 38; puts $output_file "      );"
set line_num 39; puts $output_file "  end component;"
set line_num 40; puts $output_file "attribute syn_black_box of AND2B1 : component is true;"
set line_num 41; puts $output_file ""
set line_num 42; puts $output_file "  component AND2B2"
set line_num 43; puts $output_file "    port("
set line_num 44; puts $output_file "      O  : out std_ulogic;"
set line_num 45; puts $output_file ""
set line_num 46; puts $output_file "      I0 : in  std_ulogic;"
set line_num 47; puts $output_file "      I1 : in  std_ulogic"
set line_num 48; puts $output_file "      );"
set line_num 49; puts $output_file "  end component;"
set line_num 50; puts $output_file "attribute syn_black_box of AND2B2 : component is true;"
set line_num 51; puts $output_file ""
set line_num 52; puts $output_file "  component AND3"
set line_num 53; puts $output_file "    port("
set line_num 54; puts $output_file "      O  : out std_ulogic;"
set line_num 55; puts $output_file ""
set line_num 56; puts $output_file "      I0 : in  std_ulogic;"
set line_num 57; puts $output_file "      I1 : in  std_ulogic;"
set line_num 58; puts $output_file "      I2 : in  std_ulogic"
set line_num 59; puts $output_file "      );"
set line_num 60; puts $output_file "  end component;"
set line_num 61; puts $output_file "attribute syn_black_box of AND3 : component is true;"
set line_num 62; puts $output_file ""
set line_num 63; puts $output_file "  component AND3B1"
set line_num 64; puts $output_file "    port("
set line_num 65; puts $output_file "      O  : out std_ulogic;"
set line_num 66; puts $output_file ""
set line_num 67; puts $output_file "      I0 : in  std_ulogic;"
set line_num 68; puts $output_file "      I1 : in  std_ulogic;"
set line_num 69; puts $output_file "      I2 : in  std_ulogic"
set line_num 70; puts $output_file "      );"
set line_num 71; puts $output_file "  end component;"
set line_num 72; puts $output_file "attribute syn_black_box of AND3B1 : component is true;"
set line_num 73; puts $output_file ""
set line_num 74; puts $output_file "  component AND3B2"
set line_num 75; puts $output_file "    port("
set line_num 76; puts $output_file "      O  : out std_ulogic;"
set line_num 77; puts $output_file ""
set line_num 78; puts $output_file "      I0 : in  std_ulogic;"
set line_num 79; puts $output_file "      I1 : in  std_ulogic;"
set line_num 80; puts $output_file "      I2 : in  std_ulogic"
set line_num 81; puts $output_file "      );"
set line_num 82; puts $output_file "  end component;"
set line_num 83; puts $output_file "attribute syn_black_box of AND3B2 : component is true;"
set line_num 84; puts $output_file ""
set line_num 85; puts $output_file "  component AND3B3"
set line_num 86; puts $output_file "    port("
set line_num 87; puts $output_file "      O  : out std_ulogic;"
set line_num 88; puts $output_file ""
set line_num 89; puts $output_file "      I0 : in  std_ulogic;"
set line_num 90; puts $output_file "      I1 : in  std_ulogic;"
set line_num 91; puts $output_file "      I2 : in  std_ulogic"
set line_num 92; puts $output_file "      );"
set line_num 93; puts $output_file "  end component;"
set line_num 94; puts $output_file "attribute syn_black_box of AND3B3 : component is true;"
set line_num 95; puts $output_file ""
set line_num 96; puts $output_file "  component AND4"
set line_num 97; puts $output_file "    port("
set line_num 98; puts $output_file "      O  : out std_ulogic;"
set line_num 99; puts $output_file ""
set line_num 100; puts $output_file "      I0 : in  std_ulogic;"
set line_num 101; puts $output_file "      I1 : in  std_ulogic;"
set line_num 102; puts $output_file "      I2 : in  std_ulogic;"
set line_num 103; puts $output_file "      I3 : in  std_ulogic"
set line_num 104; puts $output_file "      );"
set line_num 105; puts $output_file "  end component;"
set line_num 106; puts $output_file "attribute syn_black_box of AND4 : component is true;"
set line_num 107; puts $output_file ""
set line_num 108; puts $output_file "  component AND4B1"
set line_num 109; puts $output_file "    port("
set line_num 110; puts $output_file "      O  : out std_ulogic;"
set line_num 111; puts $output_file ""
set line_num 112; puts $output_file "      I0 : in  std_ulogic;"
set line_num 113; puts $output_file "      I1 : in  std_ulogic;"
set line_num 114; puts $output_file "      I2 : in  std_ulogic;"
set line_num 115; puts $output_file "      I3 : in  std_ulogic"
set line_num 116; puts $output_file "      );"
set line_num 117; puts $output_file "  end component;"
set line_num 118; puts $output_file "attribute syn_black_box of AND4B1 : component is true;"
set line_num 119; puts $output_file ""
set line_num 120; puts $output_file "  component AND4B2"
set line_num 121; puts $output_file "    port("
set line_num 122; puts $output_file "      O  : out std_ulogic;"
set line_num 123; puts $output_file ""
set line_num 124; puts $output_file "      I0 : in  std_ulogic;"
set line_num 125; puts $output_file "      I1 : in  std_ulogic;"
set line_num 126; puts $output_file "      I2 : in  std_ulogic;"
set line_num 127; puts $output_file "      I3 : in  std_ulogic"
set line_num 128; puts $output_file "      );"
set line_num 129; puts $output_file "  end component;"
set line_num 130; puts $output_file "attribute syn_black_box of AND4B2 : component is true;"
set line_num 131; puts $output_file ""
set line_num 132; puts $output_file "  component AND4B3"
set line_num 133; puts $output_file "    port("
set line_num 134; puts $output_file "      O  : out std_ulogic;"
set line_num 135; puts $output_file "      I0 : in  std_ulogic;"
set line_num 136; puts $output_file "      I1 : in  std_ulogic;"
set line_num 137; puts $output_file "      I2 : in  std_ulogic;"
set line_num 138; puts $output_file "      I3 : in  std_ulogic"
set line_num 139; puts $output_file "      );"
set line_num 140; puts $output_file "  end component;"
set line_num 141; puts $output_file "attribute syn_black_box of AND4B3 : component is true;"
set line_num 142; puts $output_file ""
set line_num 143; puts $output_file "  component AND4B4"
set line_num 144; puts $output_file "    port("
set line_num 145; puts $output_file "      O  : out std_ulogic;"
set line_num 146; puts $output_file "      I0 : in  std_ulogic;"
set line_num 147; puts $output_file "      I1 : in  std_ulogic;"
set line_num 148; puts $output_file "      I2 : in  std_ulogic;"
set line_num 149; puts $output_file "      I3 : in  std_ulogic"
set line_num 150; puts $output_file "      );"
set line_num 151; puts $output_file "  end component;"
set line_num 152; puts $output_file "attribute syn_black_box of AND4B4 : component is true;"
set line_num 153; puts $output_file ""
set line_num 154; puts $output_file "  component AND5"
set line_num 155; puts $output_file "    port("
set line_num 156; puts $output_file "      O  : out std_ulogic;"
set line_num 157; puts $output_file ""
set line_num 158; puts $output_file "      I0 : in  std_ulogic;"
set line_num 159; puts $output_file "      I1 : in  std_ulogic;"
set line_num 160; puts $output_file "      I2 : in  std_ulogic;"
set line_num 161; puts $output_file "      I3 : in  std_ulogic;"
set line_num 162; puts $output_file "      I4 : in  std_ulogic"
set line_num 163; puts $output_file "      );"
set line_num 164; puts $output_file "  end component;"
set line_num 165; puts $output_file "attribute syn_black_box of AND5 : component is true;"
set line_num 166; puts $output_file ""
set line_num 167; puts $output_file "  component AND5B1"
set line_num 168; puts $output_file "    port("
set line_num 169; puts $output_file "      O  : out std_ulogic;"
set line_num 170; puts $output_file ""
set line_num 171; puts $output_file "      I0 : in  std_ulogic;"
set line_num 172; puts $output_file "      I1 : in  std_ulogic;"
set line_num 173; puts $output_file "      I2 : in  std_ulogic;"
set line_num 174; puts $output_file "      I3 : in  std_ulogic;"
set line_num 175; puts $output_file "      I4 : in  std_ulogic"
set line_num 176; puts $output_file "      );"
set line_num 177; puts $output_file "  end component;"
set line_num 178; puts $output_file "attribute syn_black_box of AND5B1 : component is true;"
set line_num 179; puts $output_file ""
set line_num 180; puts $output_file "  component AND5B2"
set line_num 181; puts $output_file "    port("
set line_num 182; puts $output_file "      O  : out std_ulogic;"
set line_num 183; puts $output_file ""
set line_num 184; puts $output_file "      I0 : in  std_ulogic;"
set line_num 185; puts $output_file "      I1 : in  std_ulogic;"
set line_num 186; puts $output_file "      I2 : in  std_ulogic;"
set line_num 187; puts $output_file "      I3 : in  std_ulogic;"
set line_num 188; puts $output_file "      I4 : in  std_ulogic"
set line_num 189; puts $output_file "      );"
set line_num 190; puts $output_file "  end component;"
set line_num 191; puts $output_file "attribute syn_black_box of AND5B2 : component is true;"
set line_num 192; puts $output_file ""
set line_num 193; puts $output_file "  component AND5B3"
set line_num 194; puts $output_file "    port("
set line_num 195; puts $output_file "      O  : out std_ulogic;"
set line_num 196; puts $output_file ""
set line_num 197; puts $output_file "      I0 : in  std_ulogic;"
set line_num 198; puts $output_file "      I1 : in  std_ulogic;"
set line_num 199; puts $output_file "      I2 : in  std_ulogic;"
set line_num 200; puts $output_file "      I3 : in  std_ulogic;"
set line_num 201; puts $output_file "      I4 : in  std_ulogic"
set line_num 202; puts $output_file "      );"
set line_num 203; puts $output_file "  end component;"
set line_num 204; puts $output_file "attribute syn_black_box of AND5B3 : component is true;"
set line_num 205; puts $output_file ""
set line_num 206; puts $output_file "  component AND5B4"
set line_num 207; puts $output_file "    port("
set line_num 208; puts $output_file "      O  : out std_ulogic;"
set line_num 209; puts $output_file ""
set line_num 210; puts $output_file "      I0 : in  std_ulogic;"
set line_num 211; puts $output_file "      I1 : in  std_ulogic;"
set line_num 212; puts $output_file "      I2 : in  std_ulogic;"
set line_num 213; puts $output_file "      I3 : in  std_ulogic;"
set line_num 214; puts $output_file "      I4 : in  std_ulogic"
set line_num 215; puts $output_file "      );"
set line_num 216; puts $output_file "  end component;"
set line_num 217; puts $output_file "attribute syn_black_box of AND5B4 : component is true;"
set line_num 218; puts $output_file ""
set line_num 219; puts $output_file "  component AND5B5"
set line_num 220; puts $output_file "    port("
set line_num 221; puts $output_file "      O  : out std_ulogic;"
set line_num 222; puts $output_file ""
set line_num 223; puts $output_file "      I0 : in  std_ulogic;"
set line_num 224; puts $output_file "      I1 : in  std_ulogic;"
set line_num 225; puts $output_file "      I2 : in  std_ulogic;"
set line_num 226; puts $output_file "      I3 : in  std_ulogic;"
set line_num 227; puts $output_file "      I4 : in  std_ulogic"
set line_num 228; puts $output_file "      );"
set line_num 229; puts $output_file "  end component;"
set line_num 230; puts $output_file "attribute syn_black_box of AND5B5 : component is true;"
set line_num 231; puts $output_file ""
set line_num 232; puts $output_file "  component AND6"
set line_num 233; puts $output_file "    port("
set line_num 234; puts $output_file "      O  : out std_ulogic;"
set line_num 235; puts $output_file ""
set line_num 236; puts $output_file "      I0 : in  std_ulogic;"
set line_num 237; puts $output_file "      I1 : in  std_ulogic;"
set line_num 238; puts $output_file "      I2 : in  std_ulogic;"
set line_num 239; puts $output_file "      I3 : in  std_ulogic;"
set line_num 240; puts $output_file "      I4 : in  std_ulogic;"
set line_num 241; puts $output_file "      I5 : in  std_ulogic"
set line_num 242; puts $output_file "      );"
set line_num 243; puts $output_file "  end component;"
set line_num 244; puts $output_file "attribute syn_black_box of AND6 : component is true;"
set line_num 245; puts $output_file ""
set line_num 246; puts $output_file "  component AND7"
set line_num 247; puts $output_file "    port("
set line_num 248; puts $output_file "      O  : out std_ulogic;"
set line_num 249; puts $output_file ""
set line_num 250; puts $output_file "      I0 : in  std_ulogic;"
set line_num 251; puts $output_file "      I1 : in  std_ulogic;"
set line_num 252; puts $output_file "      I2 : in  std_ulogic;"
set line_num 253; puts $output_file "      I3 : in  std_ulogic;"
set line_num 254; puts $output_file "      I4 : in  std_ulogic;"
set line_num 255; puts $output_file "      I5 : in  std_ulogic;"
set line_num 256; puts $output_file "      I6 : in  std_ulogic"
set line_num 257; puts $output_file "      );"
set line_num 258; puts $output_file "  end component;"
set line_num 259; puts $output_file "attribute syn_black_box of AND7 : component is true;"
set line_num 260; puts $output_file ""
set line_num 261; puts $output_file "  component AND8"
set line_num 262; puts $output_file "    port("
set line_num 263; puts $output_file "      O  : out std_ulogic;"
set line_num 264; puts $output_file ""
set line_num 265; puts $output_file "      I0 : in  std_ulogic;"
set line_num 266; puts $output_file "      I1 : in  std_ulogic;"
set line_num 267; puts $output_file "      I2 : in  std_ulogic;"
set line_num 268; puts $output_file "      I3 : in  std_ulogic;"
set line_num 269; puts $output_file "      I4 : in  std_ulogic;"
set line_num 270; puts $output_file "      I5 : in  std_ulogic;"
set line_num 271; puts $output_file "      I6 : in  std_ulogic;"
set line_num 272; puts $output_file "      I7 : in  std_ulogic"
set line_num 273; puts $output_file "      );"
set line_num 274; puts $output_file "  end component;"
set line_num 275; puts $output_file "attribute syn_black_box of AND8 : component is true;"
set line_num 276; puts $output_file ""
set line_num 277; puts $output_file "  component BSCAN_FPGACORE"
set line_num 278; puts $output_file "    port("
set line_num 279; puts $output_file "      CAPTURE : out std_ulogic := 'H';"
set line_num 280; puts $output_file "      DRCK1   : out std_ulogic := 'H';"
set line_num 281; puts $output_file "      DRCK2   : out std_ulogic := 'H';"
set line_num 282; puts $output_file "      RESET   : out std_ulogic := 'H';"
set line_num 283; puts $output_file "      SEL1    : out std_ulogic := 'L';"
set line_num 284; puts $output_file "      SEL2    : out std_ulogic := 'L';"
set line_num 285; puts $output_file "      SHIFT   : out std_ulogic := 'L';"
set line_num 286; puts $output_file "      TDI     : out std_ulogic := 'L';"
set line_num 287; puts $output_file "      UPDATE  : out std_ulogic := 'L';"
set line_num 288; puts $output_file ""
set line_num 289; puts $output_file "      TDO1    : in  std_ulogic := 'X';"
set line_num 290; puts $output_file "      TDO2    : in  std_ulogic := 'X'"
set line_num 291; puts $output_file "      );"
set line_num 292; puts $output_file "  end component;"
set line_num 293; puts $output_file "attribute syn_black_box of BSCAN_FPGACORE : component is true;"
set line_num 294; puts $output_file ""
set line_num 295; puts $output_file "  component BSCAN_SPARTAN2"
set line_num 296; puts $output_file "    port("
set line_num 297; puts $output_file "      DRCK1  : out std_ulogic := 'H';"
set line_num 298; puts $output_file "      DRCK2  : out std_ulogic := 'H';"
set line_num 299; puts $output_file "      RESET  : out std_ulogic := 'H';"
set line_num 300; puts $output_file "      SEL1   : out std_ulogic := 'L';"
set line_num 301; puts $output_file "      SEL2   : out std_ulogic := 'L';"
set line_num 302; puts $output_file "      SHIFT  : out std_ulogic := 'L';"
set line_num 303; puts $output_file "      TDI    : out std_ulogic := 'L';"
set line_num 304; puts $output_file "      UPDATE : out std_ulogic := 'L';"
set line_num 305; puts $output_file ""
set line_num 306; puts $output_file "      TDO1   : in  std_ulogic := 'X';"
set line_num 307; puts $output_file "      TDO2   : in  std_ulogic := 'X'"
set line_num 308; puts $output_file "      );"
set line_num 309; puts $output_file "  end component;"
set line_num 310; puts $output_file "attribute syn_black_box of BSCAN_SPARTAN2 : component is true;"
set line_num 311; puts $output_file ""
set line_num 312; puts $output_file "  component BSCAN_SPARTAN3"
set line_num 313; puts $output_file "    port("
set line_num 314; puts $output_file "      CAPTURE : out std_ulogic := 'H';"
set line_num 315; puts $output_file "      DRCK1   : out std_ulogic := 'L';"
set line_num 316; puts $output_file "      DRCK2   : out std_ulogic := 'L';"
set line_num 317; puts $output_file "      RESET   : out std_ulogic := 'L';"
set line_num 318; puts $output_file "      SEL1    : out std_ulogic := 'L';"
set line_num 319; puts $output_file "      SEL2    : out std_ulogic := 'L';"
set line_num 320; puts $output_file "      SHIFT   : out std_ulogic := 'L';"
set line_num 321; puts $output_file "      TDI     : out std_ulogic := 'L';"
set line_num 322; puts $output_file "      UPDATE  : out std_ulogic := 'L';"
set line_num 323; puts $output_file ""
set line_num 324; puts $output_file "      TDO1    : in  std_ulogic;"
set line_num 325; puts $output_file "      TDO2    : in  std_ulogic"
set line_num 326; puts $output_file "      );"
set line_num 327; puts $output_file "  end component;"
set line_num 328; puts $output_file "attribute syn_black_box of BSCAN_SPARTAN3 : component is true;"
set line_num 329; puts $output_file ""
set line_num 330; puts $output_file "  component BSCAN_VIRTEX"
set line_num 331; puts $output_file "    port("
set line_num 332; puts $output_file "      DRCK1  : out std_ulogic := 'H';"
set line_num 333; puts $output_file "      DRCK2  : out std_ulogic := 'H';"
set line_num 334; puts $output_file "      RESET  : out std_ulogic := 'H';"
set line_num 335; puts $output_file "      SEL1   : out std_ulogic := 'L';"
set line_num 336; puts $output_file "      SEL2   : out std_ulogic := 'L';"
set line_num 337; puts $output_file "      SHIFT  : out std_ulogic := 'L';"
set line_num 338; puts $output_file "      TDI    : out std_ulogic := 'L';"
set line_num 339; puts $output_file "      UPDATE : out std_ulogic := 'L';"
set line_num 340; puts $output_file ""
set line_num 341; puts $output_file "      TDO1   : in  std_ulogic := 'X';"
set line_num 342; puts $output_file "      TDO2   : in  std_ulogic := 'X'"
set line_num 343; puts $output_file "      );"
set line_num 344; puts $output_file "  end component;"
set line_num 345; puts $output_file "attribute syn_black_box of BSCAN_VIRTEX : component is true;"
set line_num 346; puts $output_file ""
set line_num 347; puts $output_file "  component BSCAN_VIRTEX2"
set line_num 348; puts $output_file "    port("
set line_num 349; puts $output_file "      CAPTURE : out std_ulogic := 'H';"
set line_num 350; puts $output_file "      DRCK1   : out std_ulogic := 'H';"
set line_num 351; puts $output_file "      DRCK2   : out std_ulogic := 'H';"
set line_num 352; puts $output_file "      RESET   : out std_ulogic := 'H';"
set line_num 353; puts $output_file "      SEL1    : out std_ulogic := 'L';"
set line_num 354; puts $output_file "      SEL2    : out std_ulogic := 'L';"
set line_num 355; puts $output_file "      SHIFT   : out std_ulogic := 'L';"
set line_num 356; puts $output_file "      TDI     : out std_ulogic := 'L';"
set line_num 357; puts $output_file "      UPDATE  : out std_ulogic := 'L';"
set line_num 358; puts $output_file ""
set line_num 359; puts $output_file "      TDO1    : in  std_ulogic := 'X';"
set line_num 360; puts $output_file "      TDO2    : in  std_ulogic := 'X'"
set line_num 361; puts $output_file "      );"
set line_num 362; puts $output_file "  end component;"
set line_num 363; puts $output_file "attribute syn_black_box of BSCAN_VIRTEX2 : component is true;"
set line_num 364; puts $output_file ""
set line_num 365; puts $output_file "  component BUF"
set line_num 366; puts $output_file "    port("
set line_num 367; puts $output_file "      O : out std_ulogic;"
set line_num 368; puts $output_file ""
set line_num 369; puts $output_file "      I : in  std_ulogic"
set line_num 370; puts $output_file "      );"
set line_num 371; puts $output_file "  end component;"
set line_num 372; puts $output_file "attribute syn_black_box of BUF : component is true;"
set line_num 373; puts $output_file ""
set line_num 374; puts $output_file "  component BUFCF"
set line_num 375; puts $output_file "    port("
set line_num 376; puts $output_file "      O : out std_ulogic;"
set line_num 377; puts $output_file ""
set line_num 378; puts $output_file "      I : in  std_ulogic"
set line_num 379; puts $output_file "      );"
set line_num 380; puts $output_file "  end component;"
set line_num 381; puts $output_file "attribute syn_black_box of BUFCF : component is true;"
set line_num 382; puts $output_file ""
set line_num 383; puts $output_file "  component BUFE"
set line_num 384; puts $output_file "    port("
set line_num 385; puts $output_file "      O : out std_ulogic;"
set line_num 386; puts $output_file ""
set line_num 387; puts $output_file "      E : in  std_ulogic;"
set line_num 388; puts $output_file "      I : in  std_ulogic"
set line_num 389; puts $output_file "      );"
set line_num 390; puts $output_file "  end component;"
set line_num 391; puts $output_file "attribute syn_black_box of BUFE : component is true;"
set line_num 392; puts $output_file "attribute black_box_tri_pins of BUFE : component is \"O\";"
set line_num 393; puts $output_file ""
set line_num 394; puts $output_file "  component BUFFOE"
set line_num 395; puts $output_file "    port("
set line_num 396; puts $output_file "      O : out std_ulogic;"
set line_num 397; puts $output_file ""
set line_num 398; puts $output_file "      I : in  std_ulogic"
set line_num 399; puts $output_file "      );"
set line_num 400; puts $output_file "  end component;"
set line_num 401; puts $output_file "attribute syn_black_box of BUFFOE : component is true;"
set line_num 402; puts $output_file ""
set line_num 403; puts $output_file "  component BUFG"
set line_num 404; puts $output_file "    port("
set line_num 405; puts $output_file "      O : out std_ulogic;"
set line_num 406; puts $output_file ""
set line_num 407; puts $output_file "      I : in  std_ulogic"
set line_num 408; puts $output_file "      );"
set line_num 409; puts $output_file "  end component;"
set line_num 410; puts $output_file "attribute syn_black_box of BUFG : component is true;"
set line_num 411; puts $output_file ""
set line_num 412; puts $output_file "  component BUFGCE"
set line_num 413; puts $output_file "    port("
set line_num 414; puts $output_file "      O  : out std_ulogic;"
set line_num 415; puts $output_file ""
set line_num 416; puts $output_file "      CE : in  std_ulogic;"
set line_num 417; puts $output_file "      I  : in  std_ulogic"
set line_num 418; puts $output_file "      );"
set line_num 419; puts $output_file "  end component;"
set line_num 420; puts $output_file "attribute syn_black_box of BUFGCE : component is true;"
set line_num 421; puts $output_file ""
set line_num 422; puts $output_file "  component BUFGCE_1"
set line_num 423; puts $output_file "    port("
set line_num 424; puts $output_file "      O  : out std_ulogic;"
set line_num 425; puts $output_file ""
set line_num 426; puts $output_file "      CE : in  std_ulogic;"
set line_num 427; puts $output_file "      I  : in  std_ulogic"
set line_num 428; puts $output_file "      );"
set line_num 429; puts $output_file "  end component;"
set line_num 430; puts $output_file "attribute syn_black_box of BUFGCE_1 : component is true;"
set line_num 431; puts $output_file ""
set line_num 432; puts $output_file "  component BUFGCTRL"
set line_num 433; puts $output_file "  generic("
set line_num 434; puts $output_file "      INIT_OUT     : integer := 0;"
set line_num 435; puts $output_file "      PRESELECT_I0 : boolean := false;"
set line_num 436; puts $output_file "      PRESELECT_I1 : boolean := false"
set line_num 437; puts $output_file "    );"
set line_num 438; puts $output_file ""
set line_num 439; puts $output_file "  port("
set line_num 440; puts $output_file "    O		: out std_ulogic;"
set line_num 441; puts $output_file ""
set line_num 442; puts $output_file "    CE0		: in  std_ulogic;"
set line_num 443; puts $output_file "    CE1		: in  std_ulogic;"
set line_num 444; puts $output_file "    I0	        : in  std_ulogic;"
set line_num 445; puts $output_file "    I1        	: in  std_ulogic;"
set line_num 446; puts $output_file "    IGNORE0	: in  std_ulogic;"
set line_num 447; puts $output_file "    IGNORE1	: in  std_ulogic;"
set line_num 448; puts $output_file "    S0		: in  std_ulogic;"
set line_num 449; puts $output_file "    S1		: in  std_ulogic"
set line_num 450; puts $output_file "    );"
set line_num 451; puts $output_file "  end component;"
set line_num 452; puts $output_file "attribute syn_black_box of BUFGCTRL : component is true;"
set line_num 453; puts $output_file ""
set line_num 454; puts $output_file "  component BUFGDLL"
set line_num 455; puts $output_file "    generic("
set line_num 456; puts $output_file "      DUTY_CYCLE_CORRECTION : boolean    := true"
set line_num 457; puts $output_file "      );    "
set line_num 458; puts $output_file "    port("
set line_num 459; puts $output_file "      O : out std_ulogic;"
set line_num 460; puts $output_file ""
set line_num 461; puts $output_file "      I : in  std_ulogic"
set line_num 462; puts $output_file "      );"
set line_num 463; puts $output_file "  end component;"
set line_num 464; puts $output_file "attribute syn_black_box of BUFGDLL : component is true;"
set line_num 465; puts $output_file ""
set line_num 466; puts $output_file "  component BUFGMUX"
set line_num 467; puts $output_file "    port("
set line_num 468; puts $output_file "      O  : out std_ulogic := '0';"
set line_num 469; puts $output_file ""
set line_num 470; puts $output_file "      I0 : in  std_ulogic := '0';"
set line_num 471; puts $output_file "      I1 : in  std_ulogic := '0';"
set line_num 472; puts $output_file "      S  : in  std_ulogic := '0'"
set line_num 473; puts $output_file "      );"
set line_num 474; puts $output_file "  end component;"
set line_num 475; puts $output_file "attribute syn_black_box of BUFGMUX : component is true;"
set line_num 476; puts $output_file ""
set line_num 477; puts $output_file "  component BUFGMUX_1"
set line_num 478; puts $output_file "    port ("
set line_num 479; puts $output_file "      O  : out std_ulogic := '0';"
set line_num 480; puts $output_file ""
set line_num 481; puts $output_file "      I0 : in  std_ulogic := '0';"
set line_num 482; puts $output_file "      I1 : in  std_ulogic := '0';"
set line_num 483; puts $output_file "      S  : in  std_ulogic := '0'"
set line_num 484; puts $output_file "      );"
set line_num 485; puts $output_file "  end component;"
set line_num 486; puts $output_file "attribute syn_black_box of BUFGMUX_1 : component is true;"
set line_num 487; puts $output_file ""
set line_num 488; puts $output_file "  component BUFGMUX_VIRTEX4"
set line_num 489; puts $output_file "  port("
set line_num 490; puts $output_file "      O                 : out std_ulogic;"
set line_num 491; puts $output_file ""
set line_num 492; puts $output_file "      I0                : in std_ulogic;"
set line_num 493; puts $output_file "      I1                : in std_ulogic;"
set line_num 494; puts $output_file "      S                 : in std_ulogic"
set line_num 495; puts $output_file "    );"
set line_num 496; puts $output_file "  end component;"
set line_num 497; puts $output_file "attribute syn_black_box of BUFGMUX_VIRTEX4 : component is true;"
set line_num 498; puts $output_file ""
set line_num 499; puts $output_file "  component BUFGP"
set line_num 500; puts $output_file "    port("
set line_num 501; puts $output_file "      O : out std_ulogic;"
set line_num 502; puts $output_file ""
set line_num 503; puts $output_file "      I : in  std_ulogic"
set line_num 504; puts $output_file "      );"
set line_num 505; puts $output_file "  end component;"
set line_num 506; puts $output_file "attribute syn_black_box of BUFGP : component is true;"
set line_num 507; puts $output_file ""
set line_num 508; puts $output_file "  component BUFGSR"
set line_num 509; puts $output_file "    port("
set line_num 510; puts $output_file "      O : out std_ulogic;"
set line_num 511; puts $output_file ""
set line_num 512; puts $output_file "      I : in  std_ulogic"
set line_num 513; puts $output_file "      );"
set line_num 514; puts $output_file "  end component;"
set line_num 515; puts $output_file "attribute syn_black_box of BUFGSR : component is true;"
set line_num 516; puts $output_file ""
set line_num 517; puts $output_file "  component BUFGTS"
set line_num 518; puts $output_file "    port("
set line_num 519; puts $output_file "      O : out std_ulogic;"
set line_num 520; puts $output_file ""
set line_num 521; puts $output_file "      I : in  std_ulogic"
set line_num 522; puts $output_file "      );"
set line_num 523; puts $output_file "  end component;"
set line_num 524; puts $output_file "attribute syn_black_box of BUFGTS : component is true;"
set line_num 525; puts $output_file ""
set line_num 526; puts $output_file "  component BUFIO"
set line_num 527; puts $output_file "    port("
set line_num 528; puts $output_file "      O : out std_ulogic;"
set line_num 529; puts $output_file ""
set line_num 530; puts $output_file "      I : in  std_ulogic"
set line_num 531; puts $output_file "      );"
set line_num 532; puts $output_file "  end component;"
set line_num 533; puts $output_file "attribute syn_black_box of BUFIO : component is true;"
set line_num 534; puts $output_file ""
set line_num 535; puts $output_file "  component BUFR"
set line_num 536; puts $output_file "  generic("
set line_num 537; puts $output_file "      BUFR_DIVIDE   : string := \"BYPASS\""
set line_num 538; puts $output_file "      );"
set line_num 539; puts $output_file "  port("
set line_num 540; puts $output_file "      O           : out std_ulogic;"
set line_num 541; puts $output_file ""
set line_num 542; puts $output_file "      CE          : in  std_ulogic;"
set line_num 543; puts $output_file "      CLR         : in  std_ulogic;"
set line_num 544; puts $output_file "      I           : in  std_ulogic"
set line_num 545; puts $output_file "      );"
set line_num 546; puts $output_file "  end component;"
set line_num 547; puts $output_file "attribute syn_black_box of BUFR : component is true;"
set line_num 548; puts $output_file ""
set line_num 549; puts $output_file "  component BUFT"
set line_num 550; puts $output_file "    port("
set line_num 551; puts $output_file "      O : out std_ulogic;"
set line_num 552; puts $output_file ""
set line_num 553; puts $output_file "      I : in  std_ulogic;"
set line_num 554; puts $output_file "      T : in  std_ulogic"
set line_num 555; puts $output_file "      );"
set line_num 556; puts $output_file "  end component;"
set line_num 557; puts $output_file "attribute syn_black_box of BUFT : component is true;"
set line_num 558; puts $output_file "attribute black_box_tri_pins of BUFT : component is \"O\";"
set line_num 559; puts $output_file ""
set line_num 560; puts $output_file "  component CAPTURE_FPGACORE"
set line_num 561; puts $output_file "    port("
set line_num 562; puts $output_file "      CAP : in std_ulogic;"
set line_num 563; puts $output_file "      CLK : in std_ulogic"
set line_num 564; puts $output_file "      );"
set line_num 565; puts $output_file "  end component;"
set line_num 566; puts $output_file "attribute syn_black_box of CAPTURE_FPGACORE : component is true;"
set line_num 567; puts $output_file ""
set line_num 568; puts $output_file "  component CAPTURE_SPARTAN2"
set line_num 569; puts $output_file "    port("
set line_num 570; puts $output_file "      CAP : in std_ulogic;"
set line_num 571; puts $output_file "      CLK : in std_ulogic"
set line_num 572; puts $output_file "      );"
set line_num 573; puts $output_file "  end component;"
set line_num 574; puts $output_file "attribute syn_black_box of CAPTURE_SPARTAN2 : component is true;"
set line_num 575; puts $output_file ""
set line_num 576; puts $output_file "  component CAPTURE_SPARTAN3"
set line_num 577; puts $output_file "    port("
set line_num 578; puts $output_file "      CAP : in std_ulogic;"
set line_num 579; puts $output_file "      CLK : in std_ulogic"
set line_num 580; puts $output_file "      );"
set line_num 581; puts $output_file "  end component;"
set line_num 582; puts $output_file "attribute syn_black_box of CAPTURE_SPARTAN3 : component is true;"
set line_num 583; puts $output_file ""
set line_num 584; puts $output_file "  component CAPTURE_VIRTEX"
set line_num 585; puts $output_file "    port("
set line_num 586; puts $output_file "      CAP : in std_ulogic;"
set line_num 587; puts $output_file "      CLK : in std_ulogic"
set line_num 588; puts $output_file "      );"
set line_num 589; puts $output_file "  end component;"
set line_num 590; puts $output_file "attribute syn_black_box of CAPTURE_VIRTEX : component is true;"
set line_num 591; puts $output_file ""
set line_num 592; puts $output_file "  component CAPTURE_VIRTEX2"
set line_num 593; puts $output_file "    port("
set line_num 594; puts $output_file "      CAP : in std_ulogic;"
set line_num 595; puts $output_file "      CLK : in std_ulogic"
set line_num 596; puts $output_file "      );"
set line_num 597; puts $output_file "  end component;"
set line_num 598; puts $output_file "attribute syn_black_box of CAPTURE_VIRTEX2 : component is true;"
set line_num 599; puts $output_file ""
set line_num 600; puts $output_file "  component CLKDLL"
set line_num 601; puts $output_file "    generic("
set line_num 602; puts $output_file "      CLKDV_DIVIDE            : real       := 2.0;"
set line_num 603; puts $output_file "      DUTY_CYCLE_CORRECTION   : boolean    := true;"
set line_num 604; puts $output_file "      FACTORY_JF              : bit_vector := X\"C080\";   --non-simulatable"
set line_num 605; puts $output_file "-- synopsys translate_off"
set line_num 606; puts $output_file "      MAXPERCLKIN             : time       := 40000 ps;  --simulation parameter"
set line_num 607; puts $output_file "      SIM_CLKIN_CYCLE_JITTER  : time       := 300 ps;    --simulation parameter"
set line_num 608; puts $output_file "      SIM_CLKIN_PERIOD_JITTER : time       := 1000 ps;   --simulation parameter"
set line_num 609; puts $output_file "-- synopsys translate_on"
set line_num 610; puts $output_file "      STARTUP_WAIT            : boolean    := false      --non-simulatable"
set line_num 611; puts $output_file "      );"
set line_num 612; puts $output_file ""
set line_num 613; puts $output_file "    port("
set line_num 614; puts $output_file "      CLK0   : out std_ulogic := '0';"
set line_num 615; puts $output_file "      CLK180 : out std_ulogic := '0';"
set line_num 616; puts $output_file "      CLK270 : out std_ulogic := '0';"
set line_num 617; puts $output_file "      CLK2X  : out std_ulogic := '0';"
set line_num 618; puts $output_file "      CLK90  : out std_ulogic := '0';"
set line_num 619; puts $output_file "      CLKDV  : out std_ulogic := '0';"
set line_num 620; puts $output_file "      LOCKED : out std_ulogic := '0';"
set line_num 621; puts $output_file "      "
set line_num 622; puts $output_file "      CLKFB  : in  std_ulogic := '0';"
set line_num 623; puts $output_file "      CLKIN  : in  std_ulogic := '0';"
set line_num 624; puts $output_file "      RST    : in  std_ulogic := '0'"
set line_num 625; puts $output_file "      );"
set line_num 626; puts $output_file "  end component;"
set line_num 627; puts $output_file "attribute syn_black_box of CLKDLL : component is true;"
set line_num 628; puts $output_file ""
set line_num 629; puts $output_file "  component CLKDLLE"
set line_num 630; puts $output_file "    generic ("
set line_num 631; puts $output_file "      CLKDV_DIVIDE            : real       := 2.0;"
set line_num 632; puts $output_file "      DUTY_CYCLE_CORRECTION   : boolean    := true;"
set line_num 633; puts $output_file "      FACTORY_JF              : bit_vector := X\"C080\";   --non-simulatable"
set line_num 634; puts $output_file "-- synopsys translate_off"
set line_num 635; puts $output_file "      MAXPERCLKIN             : time       := 40000 ps;  --simulation parameter"
set line_num 636; puts $output_file "      SIM_CLKIN_CYCLE_JITTER  : time       := 300 ps;    --simulation parameter"
set line_num 637; puts $output_file "      SIM_CLKIN_PERIOD_JITTER : time       := 1000 ps;   --simulation parameter"
set line_num 638; puts $output_file "-- synopsys translate_on"
set line_num 639; puts $output_file "      STARTUP_WAIT            : boolean    := false      --non-simulatable"
set line_num 640; puts $output_file "      );"
set line_num 641; puts $output_file ""
set line_num 642; puts $output_file "    port ("
set line_num 643; puts $output_file "      CLK0     : out std_ulogic := '0';"
set line_num 644; puts $output_file "      CLK180   : out std_ulogic := '0';"
set line_num 645; puts $output_file "      CLK270   : out std_ulogic := '0';"
set line_num 646; puts $output_file "      CLK2X    : out std_ulogic := '0';"
set line_num 647; puts $output_file "      CLK2X180 : out std_ulogic := '0';"
set line_num 648; puts $output_file "      CLK90    : out std_ulogic := '0';"
set line_num 649; puts $output_file "      CLKDV    : out std_ulogic := '0';"
set line_num 650; puts $output_file "      LOCKED   : out std_ulogic := '0';"
set line_num 651; puts $output_file "      "
set line_num 652; puts $output_file "      CLKFB    : in  std_ulogic := '0';"
set line_num 653; puts $output_file "      CLKIN    : in  std_ulogic := '0';"
set line_num 654; puts $output_file "      RST      : in  std_ulogic := '0'"
set line_num 655; puts $output_file "      );"
set line_num 656; puts $output_file "  end component;"
set line_num 657; puts $output_file "attribute syn_black_box of CLKDLLE : component is true;"
set line_num 658; puts $output_file ""
set line_num 659; puts $output_file "component CLKDLLHF"
set line_num 660; puts $output_file "  generic ("
set line_num 661; puts $output_file "    CLKDV_DIVIDE            : real       := 2.0;"
set line_num 662; puts $output_file "    DUTY_CYCLE_CORRECTION   : boolean    := true;"
set line_num 663; puts $output_file "    FACTORY_JF              : bit_vector := X\"FFF0\";   --non-simulatable"
set line_num 664; puts $output_file "-- synopsys translate_off"
set line_num 665; puts $output_file "    MAXPERCLKIN             : time       := 40000 ps;  --simulation parameter"
set line_num 666; puts $output_file "    SIM_CLKIN_CYCLE_JITTER  : time       := 300 ps;    --simulation parameter"
set line_num 667; puts $output_file "    SIM_CLKIN_PERIOD_JITTER : time       := 1000 ps;   --simulation parameter"
set line_num 668; puts $output_file "-- synopsys translate_on"
set line_num 669; puts $output_file "    STARTUP_WAIT            : boolean    := false      --non-simulatable"
set line_num 670; puts $output_file "    );"
set line_num 671; puts $output_file ""
set line_num 672; puts $output_file "  port ("
set line_num 673; puts $output_file "    CLK0   : out std_ulogic := '0';"
set line_num 674; puts $output_file "    CLK180 : out std_ulogic := '0';"
set line_num 675; puts $output_file "    CLKDV  : out std_ulogic := '0';"
set line_num 676; puts $output_file "    LOCKED : out std_ulogic := '0';"
set line_num 677; puts $output_file "    CLKFB  : in  std_ulogic := '0';"
set line_num 678; puts $output_file "    CLKIN  : in  std_ulogic := '0';"
set line_num 679; puts $output_file "    RST    : in  std_ulogic := '0'"
set line_num 680; puts $output_file "    );"
set line_num 681; puts $output_file "end component;"
set line_num 682; puts $output_file "attribute syn_black_box of CLKDLLHF : component is true;"
set line_num 683; puts $output_file ""
set line_num 684; puts $output_file "  component CONFIG"
set line_num 685; puts $output_file "  end component;"
set line_num 686; puts $output_file "attribute syn_black_box of CONFIG : component is true;"
set line_num 687; puts $output_file ""
set line_num 688; puts $output_file "  component DCIRESET"
set line_num 689; puts $output_file ""
set line_num 690; puts $output_file "  port("
set line_num 691; puts $output_file "      LOCKED	: out std_ulogic;"
set line_num 692; puts $output_file ""
set line_num 693; puts $output_file "      RST	: in  std_ulogic"
set line_num 694; puts $output_file "    );"
set line_num 695; puts $output_file "  end component;"
set line_num 696; puts $output_file "attribute syn_black_box of DCIRESET : component is true;"
set line_num 697; puts $output_file ""
set line_num 698; puts $output_file "component DCM"
set line_num 699; puts $output_file "  generic ("
set line_num 700; puts $output_file "    CLKDV_DIVIDE : real := 2.0;"
set line_num 701; puts $output_file "    CLKFX_DIVIDE : integer := 1;"
set line_num 702; puts $output_file "    CLKFX_MULTIPLY : integer := 4;"
set line_num 703; puts $output_file "    CLKIN_DIVIDE_BY_2 : boolean := false;"
set line_num 704; puts $output_file "    CLKIN_PERIOD : real := 0.0;                         --non-simulatable"
set line_num 705; puts $output_file "    CLKOUT_PHASE_SHIFT : string := \"NONE\";"
set line_num 706; puts $output_file "    CLK_FEEDBACK : string := \"1X\";"
set line_num 707; puts $output_file "    DESKEW_ADJUST : string := \"SYSTEM_SYNCHRONOUS\";     --non-simulatable"
set line_num 708; puts $output_file "    DFS_FREQUENCY_MODE : string := \"LOW\";"
set line_num 709; puts $output_file "    DLL_FREQUENCY_MODE : string := \"LOW\";"
set line_num 710; puts $output_file "    DSS_MODE : string := \"NONE\";                        --non-simulatable"
set line_num 711; puts $output_file "    DUTY_CYCLE_CORRECTION : boolean := true;"
set line_num 712; puts $output_file "    FACTORY_JF : bit_vector := X\"C080\";                 --non-simulatable"
set line_num 713; puts $output_file "-- synopsys translate_off"
set line_num 714; puts $output_file "    MAXPERCLKIN : time := 1000000 ps;                   --simulation parameter"
set line_num 715; puts $output_file "    MAXPERPSCLK : time := 100000000 ps;                 --simulation parameter"
set line_num 716; puts $output_file "-- synopsys translate_on"
set line_num 717; puts $output_file "    PHASE_SHIFT : integer := 0;"
set line_num 718; puts $output_file "-- synopsys translate_off"
set line_num 719; puts $output_file "    SIM_CLKIN_CYCLE_JITTER : time := 300 ps;            --simulation parameter"
set line_num 720; puts $output_file "    SIM_CLKIN_PERIOD_JITTER : time := 1000 ps;          --simulation parameter"
set line_num 721; puts $output_file "-- synopsys translate_on"
set line_num 722; puts $output_file "    STARTUP_WAIT : boolean := false                     --non-simulatable"
set line_num 723; puts $output_file "    );"
set line_num 724; puts $output_file ""
set line_num 725; puts $output_file "  port ("
set line_num 726; puts $output_file "    CLK0     : out std_ulogic                   := '0';"
set line_num 727; puts $output_file "    CLK180   : out std_ulogic                   := '0';"
set line_num 728; puts $output_file "    CLK270   : out std_ulogic                   := '0';"
set line_num 729; puts $output_file "    CLK2X    : out std_ulogic                   := '0';"
set line_num 730; puts $output_file "    CLK2X180 : out std_ulogic                   := '0';"
set line_num 731; puts $output_file "    CLK90    : out std_ulogic                   := '0';"
set line_num 732; puts $output_file "    CLKDV    : out std_ulogic                   := '0';"
set line_num 733; puts $output_file "    CLKFX    : out std_ulogic                   := '0';"
set line_num 734; puts $output_file "    CLKFX180 : out std_ulogic                   := '0';"
set line_num 735; puts $output_file "    LOCKED   : out std_ulogic                   := '0';"
set line_num 736; puts $output_file "    PSDONE   : out std_ulogic                   := '0';"
set line_num 737; puts $output_file "    STATUS   : out std_logic_vector(7 downto 0) := \"00000000\";"
set line_num 738; puts $output_file ""
set line_num 739; puts $output_file "    CLKFB    : in std_ulogic := '0';"
set line_num 740; puts $output_file "    CLKIN    : in std_ulogic := '0';"
set line_num 741; puts $output_file "    DSSEN    : in std_ulogic := '0';"
set line_num 742; puts $output_file "    PSCLK    : in std_ulogic := '0';"
set line_num 743; puts $output_file "    PSEN     : in std_ulogic := '0';"
set line_num 744; puts $output_file "    PSINCDEC : in std_ulogic := '0';"
set line_num 745; puts $output_file "    RST      : in std_ulogic := '0'"
set line_num 746; puts $output_file "    );"
set line_num 747; puts $output_file "end component;"
set line_num 748; puts $output_file "attribute syn_black_box of DCM : component is true;"
set line_num 749; puts $output_file ""
set line_num 750; puts $output_file "component DCM_ADV"
set line_num 751; puts $output_file "  generic ("
set line_num 752; puts $output_file "    CLKDV_DIVIDE : real := 2.0;"
set line_num 753; puts $output_file "    CLKFX_DIVIDE : integer := 1;"
set line_num 754; puts $output_file "    CLKFX_MULTIPLY : integer := 4;"
set line_num 755; puts $output_file "    CLKIN_DIVIDE_BY_2 : boolean := false;"
set line_num 756; puts $output_file "    CLKIN_PERIOD : real := 0.0;                         --non-simulatable"
set line_num 757; puts $output_file "    CLKOUT_PHASE_SHIFT : string := \"NONE\";"
set line_num 758; puts $output_file "    CLK_FEEDBACK : string := \"1X\";"
set line_num 759; puts $output_file "    DCM_PERFORMANCE_MODE : string := \"MAX_SPEED\";	-- non-simulatable    "
set line_num 760; puts $output_file "    DESKEW_ADJUST : string := \"SYSTEM_SYNCHRONOUS\";     --non-simulatable"
set line_num 761; puts $output_file "    DFS_FREQUENCY_MODE : string := \"LOW\";"
set line_num 762; puts $output_file "    DLL_FREQUENCY_MODE : string := \"LOW\";"
set line_num 763; puts $output_file "    DUTY_CYCLE_CORRECTION : boolean := true;"
set line_num 764; puts $output_file "    FACTORY_JF : bit_vector := X\"C080\";                 --non-simulatable"
set line_num 765; puts $output_file "-- synopsys translate_off"
set line_num 766; puts $output_file "    MAXPERCLKIN : time := 1000000 ps;                   --simulation parameter"
set line_num 767; puts $output_file "    MAXPERPSCLK : time := 100000000 ps;                 --simulation parameter"
set line_num 768; puts $output_file "-- synopsys translate_on"
set line_num 769; puts $output_file "    PHASE_SHIFT : integer := 0;"
set line_num 770; puts $output_file "-- synopsys translate_off"
set line_num 771; puts $output_file "    SIM_CLKIN_CYCLE_JITTER : time := 300 ps;            --simulation parameter"
set line_num 772; puts $output_file "    SIM_CLKIN_PERIOD_JITTER : time := 1000 ps;          --simulation parameter"
set line_num 773; puts $output_file "-- synopsys translate_on"
set line_num 774; puts $output_file "    STARTUP_WAIT : boolean := false                     --non-simulatable"
set line_num 775; puts $output_file "    );"
set line_num 776; puts $output_file ""
set line_num 777; puts $output_file "  port ("
set line_num 778; puts $output_file "    CLK0 : out std_ulogic := '0';"
set line_num 779; puts $output_file "    CLK180 : out std_ulogic := '0';"
set line_num 780; puts $output_file "    CLK270 : out std_ulogic := '0';"
set line_num 781; puts $output_file "    CLK2X : out std_ulogic := '0';"
set line_num 782; puts $output_file "    CLK2X180 : out std_ulogic := '0';"
set line_num 783; puts $output_file "    CLK90 : out std_ulogic := '0';"
set line_num 784; puts $output_file "    CLKDV : out std_ulogic := '0';"
set line_num 785; puts $output_file "    CLKFX : out std_ulogic := '0';"
set line_num 786; puts $output_file "    CLKFX180 : out std_ulogic := '0';"
set line_num 787; puts $output_file "    DO : out std_logic_vector(15 downto 0) := \"0000000000000000\";"
set line_num 788; puts $output_file "    DRDY : out std_ulogic := '0';    "
set line_num 789; puts $output_file "    LOCKED : out std_ulogic := '0';"
set line_num 790; puts $output_file "    PSDONE : out std_ulogic := '0';"
set line_num 791; puts $output_file ""
set line_num 792; puts $output_file "    "
set line_num 793; puts $output_file "    CLKFB : in std_ulogic := '0';"
set line_num 794; puts $output_file "    CLKIN : in std_ulogic := '0';"
set line_num 795; puts $output_file "    DADDR : in std_logic_vector(6 downto 0) := \"0000000\";"
set line_num 796; puts $output_file "    DCLK : in std_ulogic := '0';    "
set line_num 797; puts $output_file "    DEN : in std_ulogic := '0';"
set line_num 798; puts $output_file "    DI : in std_logic_vector(15 downto 0) := \"0000000000000000\";"
set line_num 799; puts $output_file "    DWE : in std_ulogic := '0';    "
set line_num 800; puts $output_file "    PSCLK : in std_ulogic := '0';"
set line_num 801; puts $output_file "    PSEN : in std_ulogic := '0';"
set line_num 802; puts $output_file "    PSINCDEC : in std_ulogic := '0';"
set line_num 803; puts $output_file "    RST : in std_ulogic := '0'"
set line_num 804; puts $output_file "    );"
set line_num 805; puts $output_file "end component;"
set line_num 806; puts $output_file "attribute syn_black_box of DCM_ADV : component is true;"
set line_num 807; puts $output_file ""
set line_num 808; puts $output_file "component DCM_BASE"
set line_num 809; puts $output_file "generic ("
set line_num 810; puts $output_file "  CLKDV_DIVIDE : real := 2.0;"
set line_num 811; puts $output_file "  CLKFX_DIVIDE : integer := 1;"
set line_num 812; puts $output_file "  CLKFX_MULTIPLY : integer := 4;                                "
set line_num 813; puts $output_file "  CLKIN_DIVIDE_BY_2 : boolean := FALSE;"
set line_num 814; puts $output_file "  CLKIN_PERIOD : real := 10.0;"
set line_num 815; puts $output_file "  CLKOUT_PHASE_SHIFT : string := \"NONE\";"
set line_num 816; puts $output_file "  CLK_FEEDBACK : string := \"1X\";"
set line_num 817; puts $output_file "  DCM_PERFORMANCE_MODE : string := \"MAX_SPEED\";"
set line_num 818; puts $output_file "  DESKEW_ADJUST : string := \"SYSTEM_SYNCHRONOUS\";"
set line_num 819; puts $output_file "  DFS_FREQUENCY_MODE : string := \"LOW\";                "
set line_num 820; puts $output_file "  DLL_FREQUENCY_MODE : string := \"LOW\";"
set line_num 821; puts $output_file "  DUTY_CYCLE_CORRECTION : boolean := TRUE;"
set line_num 822; puts $output_file "  FACTORY_JF : bit_vector := X\"C080\";"
set line_num 823; puts $output_file "  PHASE_SHIFT : integer := 0;"
set line_num 824; puts $output_file "  STARTUP_WAIT : boolean := false"
set line_num 825; puts $output_file "  );"
set line_num 826; puts $output_file ""
set line_num 827; puts $output_file "port ("
set line_num 828; puts $output_file "  CLK0 : out std_ulogic;"
set line_num 829; puts $output_file "  CLK180 : out std_ulogic;"
set line_num 830; puts $output_file "  CLK270 : out std_ulogic;"
set line_num 831; puts $output_file "  CLK2X : out std_ulogic;"
set line_num 832; puts $output_file "  CLK2X180 : out std_ulogic;"
set line_num 833; puts $output_file "  CLK90 : out std_ulogic;"
set line_num 834; puts $output_file "  CLKDV : out std_ulogic;"
set line_num 835; puts $output_file "  CLKFX : out std_ulogic;"
set line_num 836; puts $output_file "  CLKFX180 : out std_ulogic;"
set line_num 837; puts $output_file "  LOCKED : out std_ulogic;"
set line_num 838; puts $output_file "  "
set line_num 839; puts $output_file "  CLKFB : in std_ulogic;"
set line_num 840; puts $output_file "  CLKIN : in std_ulogic;"
set line_num 841; puts $output_file "  RST : in std_ulogic"
set line_num 842; puts $output_file "     );"
set line_num 843; puts $output_file "end component;"
set line_num 844; puts $output_file "attribute syn_black_box of DCM_BASE : component is true;"
set line_num 845; puts $output_file ""
set line_num 846; puts $output_file "component DCM_PS"
set line_num 847; puts $output_file "generic ("
set line_num 848; puts $output_file "		CLKDV_DIVIDE : real := 2.0;"
set line_num 849; puts $output_file "		CLKFX_DIVIDE : integer := 1;"
set line_num 850; puts $output_file "		CLKFX_MULTIPLY : integer := 4;"
set line_num 851; puts $output_file "		CLKIN_DIVIDE_BY_2 : boolean := FALSE;"
set line_num 852; puts $output_file "		CLKIN_PERIOD : real := 10.0;"
set line_num 853; puts $output_file "		CLKOUT_PHASE_SHIFT : string := \"NONE\";"
set line_num 854; puts $output_file "		CLK_FEEDBACK : string := \"1X\";                "
set line_num 855; puts $output_file "		DCM_PERFORMANCE_MODE : string := \"MAX_SPEED\";"
set line_num 856; puts $output_file "		DESKEW_ADJUST : string := \"SYSTEM_SYNCHRONOUS\";"
set line_num 857; puts $output_file "		DFS_FREQUENCY_MODE : string := \"LOW\";"
set line_num 858; puts $output_file "		DLL_FREQUENCY_MODE : string := \"LOW\";"
set line_num 859; puts $output_file "		DUTY_CYCLE_CORRECTION : boolean := TRUE;"
set line_num 860; puts $output_file "                FACTORY_JF : bit_vector := X\"C080\";                 --non-simulatable                "
set line_num 861; puts $output_file "		PHASE_SHIFT : integer := 0;"
set line_num 862; puts $output_file "		STARTUP_WAIT : boolean := FALSE"
set line_num 863; puts $output_file "  );"
set line_num 864; puts $output_file ""
set line_num 865; puts $output_file "port ("
set line_num 866; puts $output_file "		CLK0 : out std_ulogic;"
set line_num 867; puts $output_file "		CLK180 : out std_ulogic;"
set line_num 868; puts $output_file "		CLK270 : out std_ulogic;"
set line_num 869; puts $output_file "		CLK2X : out std_ulogic;"
set line_num 870; puts $output_file "		CLK2X180 : out std_ulogic;"
set line_num 871; puts $output_file "		CLK90 : out std_ulogic;"
set line_num 872; puts $output_file "		CLKDV : out std_ulogic;"
set line_num 873; puts $output_file "		CLKFX : out std_ulogic;"
set line_num 874; puts $output_file "		CLKFX180 : out std_ulogic;"
set line_num 875; puts $output_file "		DO : out std_logic_vector(15 downto 0);"
set line_num 876; puts $output_file "		LOCKED : out std_ulogic;"
set line_num 877; puts $output_file "		PSDONE : out std_ulogic;"
set line_num 878; puts $output_file ""
set line_num 879; puts $output_file "		CLKFB : in std_ulogic;"
set line_num 880; puts $output_file "		CLKIN : in std_ulogic;"
set line_num 881; puts $output_file "		PSCLK : in std_ulogic;"
set line_num 882; puts $output_file "		PSEN : in std_ulogic;"
set line_num 883; puts $output_file "		PSINCDEC : in std_ulogic;"
set line_num 884; puts $output_file "		RST : in std_ulogic"
set line_num 885; puts $output_file "     );  "
set line_num 886; puts $output_file ""
set line_num 887; puts $output_file "end component;"
set line_num 888; puts $output_file "attribute syn_black_box of DCM_PS : component is true;"
set line_num 889; puts $output_file ""
set line_num 890; puts $output_file "  component DSP48"
set line_num 891; puts $output_file "  generic("
set line_num 892; puts $output_file "        AREG            : integer       := 1;"
set line_num 893; puts $output_file "        B_INPUT         : string        := \"DIRECT\";"
set line_num 894; puts $output_file "        BREG            : integer       := 1;"
set line_num 895; puts $output_file "        CARRYINREG      : integer       := 1;"
set line_num 896; puts $output_file "        CARRYINSELREG   : integer       := 1;"
set line_num 897; puts $output_file "        CREG            : integer       := 1;"
set line_num 898; puts $output_file "        LEGACY_MODE     : string        := \"MULT18X18S\";"
set line_num 899; puts $output_file "        MREG            : integer       := 1;"
set line_num 900; puts $output_file "        OPMODEREG       : integer       := 1;"
set line_num 901; puts $output_file "        PREG            : integer       := 1;"
set line_num 902; puts $output_file "        SUBTRACTREG     : integer       := 1"
set line_num 903; puts $output_file "        );"
set line_num 904; puts $output_file "  port("
set line_num 905; puts $output_file "        BCOUT                   : out std_logic_vector(17 downto 0);"
set line_num 906; puts $output_file "        P                       : out std_logic_vector(47 downto 0);"
set line_num 907; puts $output_file "        PCOUT                   : out std_logic_vector(47 downto 0);"
set line_num 908; puts $output_file ""
set line_num 909; puts $output_file "        A                       : in  std_logic_vector(17 downto 0);"
set line_num 910; puts $output_file "        B                       : in  std_logic_vector(17 downto 0);"
set line_num 911; puts $output_file "        BCIN                    : in  std_logic_vector(17 downto 0);"
set line_num 912; puts $output_file "        C                       : in  std_logic_vector(47 downto 0);"
set line_num 913; puts $output_file "        CARRYIN                 : in  std_ulogic;"
set line_num 914; puts $output_file "        CARRYINSEL              : in  std_logic_vector(1 downto 0);"
set line_num 915; puts $output_file "        CEA                     : in  std_ulogic;"
set line_num 916; puts $output_file "        CEB                     : in  std_ulogic;"
set line_num 917; puts $output_file "        CEC                     : in  std_ulogic;"
set line_num 918; puts $output_file "        CECARRYIN               : in  std_ulogic;"
set line_num 919; puts $output_file "        CECINSUB                : in  std_ulogic;"
set line_num 920; puts $output_file "        CECTRL                  : in  std_ulogic;"
set line_num 921; puts $output_file "        CEM                     : in  std_ulogic;"
set line_num 922; puts $output_file "        CEP                     : in  std_ulogic;"
set line_num 923; puts $output_file "        CLK                     : in  std_ulogic;"
set line_num 924; puts $output_file "        OPMODE                  : in  std_logic_vector(6 downto 0);"
set line_num 925; puts $output_file "        PCIN                    : in  std_logic_vector(47 downto 0);"
set line_num 926; puts $output_file "        RSTA                    : in  std_ulogic;"
set line_num 927; puts $output_file "        RSTB                    : in  std_ulogic;"
set line_num 928; puts $output_file "        RSTC                    : in  std_ulogic;"
set line_num 929; puts $output_file "        RSTCARRYIN              : in  std_ulogic;"
set line_num 930; puts $output_file "        RSTCTRL                 : in  std_ulogic;"
set line_num 931; puts $output_file "        RSTM                    : in  std_ulogic;"
set line_num 932; puts $output_file "        RSTP                    : in  std_ulogic;"
set line_num 933; puts $output_file "        SUBTRACT                : in  std_ulogic"
set line_num 934; puts $output_file "      );"
set line_num 935; puts $output_file "  end component;"
set line_num 936; puts $output_file "attribute syn_black_box of DSP48 : component is true;"
set line_num 937; puts $output_file ""
set line_num 938; puts $output_file "component EMAC"
set line_num 939; puts $output_file ""
set line_num 940; puts $output_file "port ("
set line_num 941; puts $output_file "		DCRHOSTDONEIR : out std_ulogic;"
set line_num 942; puts $output_file "		EMAC0CLIENTANINTERRUPT : out std_ulogic;"
set line_num 943; puts $output_file "		EMAC0CLIENTRXBADFRAME : out std_ulogic;"
set line_num 944; puts $output_file "		EMAC0CLIENTRXCLIENTCLKOUT : out std_ulogic;"
set line_num 945; puts $output_file "		EMAC0CLIENTRXD : out std_logic_vector(15 downto 0);"
set line_num 946; puts $output_file "		EMAC0CLIENTRXDVLD : out std_ulogic;"
set line_num 947; puts $output_file "		EMAC0CLIENTRXDVLDMSW : out std_ulogic;"
set line_num 948; puts $output_file "		EMAC0CLIENTRXDVREG6 : out std_ulogic;"
set line_num 949; puts $output_file "		EMAC0CLIENTRXFRAMEDROP : out std_ulogic;"
set line_num 950; puts $output_file "		EMAC0CLIENTRXGOODFRAME : out std_ulogic;"
set line_num 951; puts $output_file "		EMAC0CLIENTRXSTATS : out std_logic_vector(6 downto 0);"
set line_num 952; puts $output_file "		EMAC0CLIENTRXSTATSBYTEVLD : out std_ulogic;"
set line_num 953; puts $output_file "		EMAC0CLIENTRXSTATSVLD : out std_ulogic;"
set line_num 954; puts $output_file "		EMAC0CLIENTTXACK : out std_ulogic;"
set line_num 955; puts $output_file "		EMAC0CLIENTTXCLIENTCLKOUT : out std_ulogic;"
set line_num 956; puts $output_file "		EMAC0CLIENTTXCOLLISION : out std_ulogic;"
set line_num 957; puts $output_file "		EMAC0CLIENTTXGMIIMIICLKOUT : out std_ulogic;"
set line_num 958; puts $output_file "		EMAC0CLIENTTXRETRANSMIT : out std_ulogic;"
set line_num 959; puts $output_file "		EMAC0CLIENTTXSTATS : out std_ulogic;"
set line_num 960; puts $output_file "		EMAC0CLIENTTXSTATSBYTEVLD : out std_ulogic;"
set line_num 961; puts $output_file "		EMAC0CLIENTTXSTATSVLD : out std_ulogic;"
set line_num 962; puts $output_file "		EMAC0PHYENCOMMAALIGN : out std_ulogic;"
set line_num 963; puts $output_file "		EMAC0PHYLOOPBACKMSB : out std_ulogic;"
set line_num 964; puts $output_file "		EMAC0PHYMCLKOUT : out std_ulogic;"
set line_num 965; puts $output_file "		EMAC0PHYMDOUT : out std_ulogic;"
set line_num 966; puts $output_file "		EMAC0PHYMDTRI : out std_ulogic;"
set line_num 967; puts $output_file "		EMAC0PHYMGTRXRESET : out std_ulogic;"
set line_num 968; puts $output_file "		EMAC0PHYMGTTXRESET : out std_ulogic;"
set line_num 969; puts $output_file "		EMAC0PHYPOWERDOWN : out std_ulogic;"
set line_num 970; puts $output_file "		EMAC0PHYSYNCACQSTATUS : out std_ulogic;"
set line_num 971; puts $output_file "		EMAC0PHYTXCHARDISPMODE : out std_ulogic;"
set line_num 972; puts $output_file "		EMAC0PHYTXCHARDISPVAL : out std_ulogic;"
set line_num 973; puts $output_file "		EMAC0PHYTXCHARISK : out std_ulogic;"
set line_num 974; puts $output_file "		EMAC0PHYTXCLK : out std_ulogic;"
set line_num 975; puts $output_file "		EMAC0PHYTXD : out std_logic_vector(7 downto 0);"
set line_num 976; puts $output_file "		EMAC0PHYTXEN : out std_ulogic;"
set line_num 977; puts $output_file "		EMAC0PHYTXER : out std_ulogic;"
set line_num 978; puts $output_file "		EMAC1CLIENTANINTERRUPT : out std_ulogic;"
set line_num 979; puts $output_file "		EMAC1CLIENTRXBADFRAME : out std_ulogic;"
set line_num 980; puts $output_file "		EMAC1CLIENTRXCLIENTCLKOUT : out std_ulogic;"
set line_num 981; puts $output_file "		EMAC1CLIENTRXD : out std_logic_vector(15 downto 0);"
set line_num 982; puts $output_file "		EMAC1CLIENTRXDVLD : out std_ulogic;"
set line_num 983; puts $output_file "		EMAC1CLIENTRXDVLDMSW : out std_ulogic;"
set line_num 984; puts $output_file "		EMAC1CLIENTRXDVREG6 : out std_ulogic;"
set line_num 985; puts $output_file "		EMAC1CLIENTRXFRAMEDROP : out std_ulogic;"
set line_num 986; puts $output_file "		EMAC1CLIENTRXGOODFRAME : out std_ulogic;"
set line_num 987; puts $output_file "		EMAC1CLIENTRXSTATS : out std_logic_vector(6 downto 0);"
set line_num 988; puts $output_file "		EMAC1CLIENTRXSTATSBYTEVLD : out std_ulogic;"
set line_num 989; puts $output_file "		EMAC1CLIENTRXSTATSVLD : out std_ulogic;"
set line_num 990; puts $output_file "		EMAC1CLIENTTXACK : out std_ulogic;"
set line_num 991; puts $output_file "		EMAC1CLIENTTXCLIENTCLKOUT : out std_ulogic;"
set line_num 992; puts $output_file "		EMAC1CLIENTTXCOLLISION : out std_ulogic;"
set line_num 993; puts $output_file "		EMAC1CLIENTTXGMIIMIICLKOUT : out std_ulogic;"
set line_num 994; puts $output_file "		EMAC1CLIENTTXRETRANSMIT : out std_ulogic;"
set line_num 995; puts $output_file "		EMAC1CLIENTTXSTATS : out std_ulogic;"
set line_num 996; puts $output_file "		EMAC1CLIENTTXSTATSBYTEVLD : out std_ulogic;"
set line_num 997; puts $output_file "		EMAC1CLIENTTXSTATSVLD : out std_ulogic;"
set line_num 998; puts $output_file "		EMAC1PHYENCOMMAALIGN : out std_ulogic;"
set line_num 999; puts $output_file "		EMAC1PHYLOOPBACKMSB : out std_ulogic;"
set line_num 1000; puts $output_file "		EMAC1PHYMCLKOUT : out std_ulogic;"
set line_num 1001; puts $output_file "		EMAC1PHYMDOUT : out std_ulogic;"
set line_num 1002; puts $output_file "		EMAC1PHYMDTRI : out std_ulogic;"
set line_num 1003; puts $output_file "		EMAC1PHYMGTRXRESET : out std_ulogic;"
set line_num 1004; puts $output_file "		EMAC1PHYMGTTXRESET : out std_ulogic;"
set line_num 1005; puts $output_file "		EMAC1PHYPOWERDOWN : out std_ulogic;"
set line_num 1006; puts $output_file "		EMAC1PHYSYNCACQSTATUS : out std_ulogic;"
set line_num 1007; puts $output_file "		EMAC1PHYTXCHARDISPMODE : out std_ulogic;"
set line_num 1008; puts $output_file "		EMAC1PHYTXCHARDISPVAL : out std_ulogic;"
set line_num 1009; puts $output_file "		EMAC1PHYTXCHARISK : out std_ulogic;"
set line_num 1010; puts $output_file "		EMAC1PHYTXCLK : out std_ulogic;"
set line_num 1011; puts $output_file "		EMAC1PHYTXD : out std_logic_vector(7 downto 0);"
set line_num 1012; puts $output_file "		EMAC1PHYTXEN : out std_ulogic;"
set line_num 1013; puts $output_file "		EMAC1PHYTXER : out std_ulogic;"
set line_num 1014; puts $output_file "		EMACDCRACK : out std_ulogic;"
set line_num 1015; puts $output_file "		EMACDCRDBUS : out std_logic_vector(0 to 31);"
set line_num 1016; puts $output_file "		HOSTMIIMRDY : out std_ulogic;"
set line_num 1017; puts $output_file "		HOSTRDDATA : out std_logic_vector(31 downto 0);"
set line_num 1018; puts $output_file ""
set line_num 1019; puts $output_file "		CLIENTEMAC0DCMLOCKED : in std_ulogic;"
set line_num 1020; puts $output_file "		CLIENTEMAC0PAUSEREQ : in std_ulogic;"
set line_num 1021; puts $output_file "		CLIENTEMAC0PAUSEVAL : in std_logic_vector(15 downto 0);"
set line_num 1022; puts $output_file "		CLIENTEMAC0RXCLIENTCLKIN : in std_ulogic;"
set line_num 1023; puts $output_file "		CLIENTEMAC0TXCLIENTCLKIN : in std_ulogic;"
set line_num 1024; puts $output_file "		CLIENTEMAC0TXD : in std_logic_vector(15 downto 0);"
set line_num 1025; puts $output_file "		CLIENTEMAC0TXDVLD : in std_ulogic;"
set line_num 1026; puts $output_file "		CLIENTEMAC0TXDVLDMSW : in std_ulogic;"
set line_num 1027; puts $output_file "		CLIENTEMAC0TXFIRSTBYTE : in std_ulogic;"
set line_num 1028; puts $output_file "		CLIENTEMAC0TXGMIIMIICLKIN : in std_ulogic;"
set line_num 1029; puts $output_file "		CLIENTEMAC0TXIFGDELAY : in std_logic_vector(7 downto 0);"
set line_num 1030; puts $output_file "		CLIENTEMAC0TXUNDERRUN : in std_ulogic;"
set line_num 1031; puts $output_file "		CLIENTEMAC1DCMLOCKED : in std_ulogic;"
set line_num 1032; puts $output_file "		CLIENTEMAC1PAUSEREQ : in std_ulogic;"
set line_num 1033; puts $output_file "		CLIENTEMAC1PAUSEVAL : in std_logic_vector(15 downto 0);"
set line_num 1034; puts $output_file "		CLIENTEMAC1RXCLIENTCLKIN : in std_ulogic;"
set line_num 1035; puts $output_file "		CLIENTEMAC1TXCLIENTCLKIN : in std_ulogic;"
set line_num 1036; puts $output_file "		CLIENTEMAC1TXD : in std_logic_vector(15 downto 0);"
set line_num 1037; puts $output_file "		CLIENTEMAC1TXDVLD : in std_ulogic;"
set line_num 1038; puts $output_file "		CLIENTEMAC1TXDVLDMSW : in std_ulogic;"
set line_num 1039; puts $output_file "		CLIENTEMAC1TXFIRSTBYTE : in std_ulogic;"
set line_num 1040; puts $output_file "		CLIENTEMAC1TXGMIIMIICLKIN : in std_ulogic;"
set line_num 1041; puts $output_file "		CLIENTEMAC1TXIFGDELAY : in std_logic_vector(7 downto 0);"
set line_num 1042; puts $output_file "		CLIENTEMAC1TXUNDERRUN : in std_ulogic;"
set line_num 1043; puts $output_file "		DCREMACABUS : in std_logic_vector(8 to 9);"
set line_num 1044; puts $output_file "		DCREMACCLK : in std_ulogic;"
set line_num 1045; puts $output_file "		DCREMACDBUS : in std_logic_vector(0 to 31);"
set line_num 1046; puts $output_file "		DCREMACENABLE : in std_ulogic;"
set line_num 1047; puts $output_file "		DCREMACREAD : in std_ulogic;"
set line_num 1048; puts $output_file "		DCREMACWRITE : in std_ulogic;"
set line_num 1049; puts $output_file "		HOSTADDR : in std_logic_vector(9 downto 0);"
set line_num 1050; puts $output_file "		HOSTCLK : in std_ulogic;"
set line_num 1051; puts $output_file "		HOSTEMAC1SEL : in std_ulogic;"
set line_num 1052; puts $output_file "		HOSTMIIMSEL : in std_ulogic;"
set line_num 1053; puts $output_file "		HOSTOPCODE : in std_logic_vector(1 downto 0);"
set line_num 1054; puts $output_file "		HOSTREQ : in std_ulogic;"
set line_num 1055; puts $output_file "		HOSTWRDATA : in std_logic_vector(31 downto 0);"
set line_num 1056; puts $output_file "		PHYEMAC0COL : in std_ulogic;"
set line_num 1057; puts $output_file "		PHYEMAC0CRS : in std_ulogic;"
set line_num 1058; puts $output_file "		PHYEMAC0GTXCLK : in std_ulogic;"
set line_num 1059; puts $output_file "		PHYEMAC0MCLKIN : in std_ulogic;"
set line_num 1060; puts $output_file "		PHYEMAC0MDIN : in std_ulogic;"
set line_num 1061; puts $output_file "		PHYEMAC0MIITXCLK : in std_ulogic;"
set line_num 1062; puts $output_file "		PHYEMAC0PHYAD : in std_logic_vector(4 downto 0);"
set line_num 1063; puts $output_file "		PHYEMAC0RXBUFERR : in std_ulogic;"
set line_num 1064; puts $output_file "		PHYEMAC0RXBUFSTATUS : in std_logic_vector(1 downto 0);"
set line_num 1065; puts $output_file "		PHYEMAC0RXCHARISCOMMA : in std_ulogic;"
set line_num 1066; puts $output_file "		PHYEMAC0RXCHARISK : in std_ulogic;"
set line_num 1067; puts $output_file "		PHYEMAC0RXCHECKINGCRC : in std_ulogic;"
set line_num 1068; puts $output_file "		PHYEMAC0RXCLK : in std_ulogic;"
set line_num 1069; puts $output_file "		PHYEMAC0RXCLKCORCNT : in std_logic_vector(2 downto 0);"
set line_num 1070; puts $output_file "		PHYEMAC0RXCOMMADET : in std_ulogic;"
set line_num 1071; puts $output_file "		PHYEMAC0RXD : in std_logic_vector(7 downto 0);"
set line_num 1072; puts $output_file "		PHYEMAC0RXDISPERR : in std_ulogic;"
set line_num 1073; puts $output_file "		PHYEMAC0RXDV : in std_ulogic;"
set line_num 1074; puts $output_file "		PHYEMAC0RXER : in std_ulogic;"
set line_num 1075; puts $output_file "		PHYEMAC0RXLOSSOFSYNC : in std_logic_vector(1 downto 0);"
set line_num 1076; puts $output_file "		PHYEMAC0RXNOTINTABLE : in std_ulogic;"
set line_num 1077; puts $output_file "		PHYEMAC0RXRUNDISP : in std_ulogic;"
set line_num 1078; puts $output_file "		PHYEMAC0SIGNALDET : in std_ulogic;"
set line_num 1079; puts $output_file "		PHYEMAC0TXBUFERR : in std_ulogic;"
set line_num 1080; puts $output_file "		PHYEMAC1COL : in std_ulogic;"
set line_num 1081; puts $output_file "		PHYEMAC1CRS : in std_ulogic;"
set line_num 1082; puts $output_file "		PHYEMAC1GTXCLK : in std_ulogic;"
set line_num 1083; puts $output_file "		PHYEMAC1MCLKIN : in std_ulogic;"
set line_num 1084; puts $output_file "		PHYEMAC1MDIN : in std_ulogic;"
set line_num 1085; puts $output_file "		PHYEMAC1MIITXCLK : in std_ulogic;"
set line_num 1086; puts $output_file "		PHYEMAC1PHYAD : in std_logic_vector(4 downto 0);"
set line_num 1087; puts $output_file "		PHYEMAC1RXBUFERR : in std_ulogic;"
set line_num 1088; puts $output_file "		PHYEMAC1RXBUFSTATUS : in std_logic_vector(1 downto 0);"
set line_num 1089; puts $output_file "		PHYEMAC1RXCHARISCOMMA : in std_ulogic;"
set line_num 1090; puts $output_file "		PHYEMAC1RXCHARISK : in std_ulogic;"
set line_num 1091; puts $output_file "		PHYEMAC1RXCHECKINGCRC : in std_ulogic;"
set line_num 1092; puts $output_file "		PHYEMAC1RXCLK : in std_ulogic;"
set line_num 1093; puts $output_file "		PHYEMAC1RXCLKCORCNT : in std_logic_vector(2 downto 0);"
set line_num 1094; puts $output_file "		PHYEMAC1RXCOMMADET : in std_ulogic;"
set line_num 1095; puts $output_file "		PHYEMAC1RXD : in std_logic_vector(7 downto 0);"
set line_num 1096; puts $output_file "		PHYEMAC1RXDISPERR : in std_ulogic;"
set line_num 1097; puts $output_file "		PHYEMAC1RXDV : in std_ulogic;"
set line_num 1098; puts $output_file "		PHYEMAC1RXER : in std_ulogic;"
set line_num 1099; puts $output_file "		PHYEMAC1RXLOSSOFSYNC : in std_logic_vector(1 downto 0);"
set line_num 1100; puts $output_file "		PHYEMAC1RXNOTINTABLE : in std_ulogic;"
set line_num 1101; puts $output_file "		PHYEMAC1RXRUNDISP : in std_ulogic;"
set line_num 1102; puts $output_file "		PHYEMAC1SIGNALDET : in std_ulogic;"
set line_num 1103; puts $output_file "		PHYEMAC1TXBUFERR : in std_ulogic;"
set line_num 1104; puts $output_file "		RESET : in std_ulogic;"
set line_num 1105; puts $output_file "		TIEEMAC0CONFIGVEC : in std_logic_vector(79 downto 0);"
set line_num 1106; puts $output_file "		TIEEMAC0UNICASTADDR : in std_logic_vector(47 downto 0);"
set line_num 1107; puts $output_file "		TIEEMAC1CONFIGVEC : in std_logic_vector(79 downto 0);"
set line_num 1108; puts $output_file "		TIEEMAC1UNICASTADDR : in std_logic_vector(47 downto 0)"
set line_num 1109; puts $output_file "     );"
set line_num 1110; puts $output_file "end component;"
set line_num 1111; puts $output_file "attribute syn_black_box of EMAC : component is true;"
set line_num 1112; puts $output_file ""
set line_num 1113; puts $output_file "  component FD"
set line_num 1114; puts $output_file "    generic("
set line_num 1115; puts $output_file "      INIT : bit := '0' "
set line_num 1116; puts $output_file "      );"
set line_num 1117; puts $output_file ""
set line_num 1118; puts $output_file "    port("
set line_num 1119; puts $output_file "      Q : out std_ulogic;"
set line_num 1120; puts $output_file ""
set line_num 1121; puts $output_file "      C : in  std_ulogic;"
set line_num 1122; puts $output_file "      D : in  std_ulogic"
set line_num 1123; puts $output_file "      );"
set line_num 1124; puts $output_file "  end component;"
set line_num 1125; puts $output_file "attribute syn_black_box of FD : component is true;"
set line_num 1126; puts $output_file ""
set line_num 1127; puts $output_file "  component FD_1"
set line_num 1128; puts $output_file "    generic("
set line_num 1129; puts $output_file "      INIT : bit := '0' "
set line_num 1130; puts $output_file "      );"
set line_num 1131; puts $output_file ""
set line_num 1132; puts $output_file "    port("
set line_num 1133; puts $output_file "      Q : out std_ulogic;"
set line_num 1134; puts $output_file ""
set line_num 1135; puts $output_file "      C : in  std_ulogic;"
set line_num 1136; puts $output_file "      D : in  std_ulogic"
set line_num 1137; puts $output_file "      );"
set line_num 1138; puts $output_file "  end component;"
set line_num 1139; puts $output_file "attribute syn_black_box of FD_1 : component is true;"
set line_num 1140; puts $output_file ""
set line_num 1141; puts $output_file "  component FDC"
set line_num 1142; puts $output_file "    generic("
set line_num 1143; puts $output_file "      INIT : bit := '0' "
set line_num 1144; puts $output_file "      );"
set line_num 1145; puts $output_file ""
set line_num 1146; puts $output_file "    port("
set line_num 1147; puts $output_file "      Q   : out std_ulogic;"
set line_num 1148; puts $output_file ""
set line_num 1149; puts $output_file "      C   : in  std_ulogic;"
set line_num 1150; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1151; puts $output_file "      D   : in  std_ulogic"
set line_num 1152; puts $output_file "      );"
set line_num 1153; puts $output_file "  end component;"
set line_num 1154; puts $output_file "attribute syn_black_box of FDC : component is true;"
set line_num 1155; puts $output_file ""
set line_num 1156; puts $output_file "  component FDC_1"
set line_num 1157; puts $output_file "    generic("
set line_num 1158; puts $output_file "      INIT : bit := '0' "
set line_num 1159; puts $output_file "      );"
set line_num 1160; puts $output_file ""
set line_num 1161; puts $output_file "    port("
set line_num 1162; puts $output_file "      Q   : out std_ulogic;"
set line_num 1163; puts $output_file ""
set line_num 1164; puts $output_file "      C   : in  std_ulogic;"
set line_num 1165; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1166; puts $output_file "      D   : in  std_ulogic"
set line_num 1167; puts $output_file "      );"
set line_num 1168; puts $output_file "  end component;"
set line_num 1169; puts $output_file "attribute syn_black_box of FDC_1 : component is true;"
set line_num 1170; puts $output_file ""
set line_num 1171; puts $output_file "  component FDCE"
set line_num 1172; puts $output_file "    generic("
set line_num 1173; puts $output_file "      INIT : bit := '0'"
set line_num 1174; puts $output_file "      );"
set line_num 1175; puts $output_file ""
set line_num 1176; puts $output_file "    port("
set line_num 1177; puts $output_file "      Q   : out std_ulogic;"
set line_num 1178; puts $output_file ""
set line_num 1179; puts $output_file "      C   : in  std_ulogic;"
set line_num 1180; puts $output_file "      CE  : in  std_ulogic;"
set line_num 1181; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1182; puts $output_file "      D   : in  std_ulogic"
set line_num 1183; puts $output_file "      );"
set line_num 1184; puts $output_file "  end component;"
set line_num 1185; puts $output_file "attribute syn_black_box of FDCE : component is true;"
set line_num 1186; puts $output_file ""
set line_num 1187; puts $output_file "  component FDCE_1"
set line_num 1188; puts $output_file "    generic("
set line_num 1189; puts $output_file "      INIT : bit := '0' "
set line_num 1190; puts $output_file "      );"
set line_num 1191; puts $output_file ""
set line_num 1192; puts $output_file "    port("
set line_num 1193; puts $output_file "      Q   : out std_ulogic;"
set line_num 1194; puts $output_file ""
set line_num 1195; puts $output_file "      C   : in  std_ulogic;"
set line_num 1196; puts $output_file "      CE  : in  std_ulogic;"
set line_num 1197; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1198; puts $output_file "      D   : in  std_ulogic"
set line_num 1199; puts $output_file "      );"
set line_num 1200; puts $output_file "  end component;"
set line_num 1201; puts $output_file "attribute syn_black_box of FDCE_1 : component is true;"
set line_num 1202; puts $output_file ""
set line_num 1203; puts $output_file "  component FDCP"
set line_num 1204; puts $output_file "    generic("
set line_num 1205; puts $output_file "      INIT : bit := '0'"
set line_num 1206; puts $output_file "      );"
set line_num 1207; puts $output_file ""
set line_num 1208; puts $output_file "    port("
set line_num 1209; puts $output_file "      Q   : out std_ulogic;"
set line_num 1210; puts $output_file ""
set line_num 1211; puts $output_file "      C   : in  std_ulogic;"
set line_num 1212; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1213; puts $output_file "      D   : in  std_ulogic;"
set line_num 1214; puts $output_file "      PRE : in  std_ulogic"
set line_num 1215; puts $output_file "      );"
set line_num 1216; puts $output_file "  end component;"
set line_num 1217; puts $output_file "attribute syn_black_box of FDCP : component is true;"
set line_num 1218; puts $output_file ""
set line_num 1219; puts $output_file "  component FDCP_1"
set line_num 1220; puts $output_file "    generic("
set line_num 1221; puts $output_file "      INIT : bit := '0' "
set line_num 1222; puts $output_file "      );"
set line_num 1223; puts $output_file ""
set line_num 1224; puts $output_file "    port("
set line_num 1225; puts $output_file "      Q   : out std_ulogic;"
set line_num 1226; puts $output_file ""
set line_num 1227; puts $output_file "      C   : in  std_ulogic;"
set line_num 1228; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1229; puts $output_file "      D   : in  std_ulogic;"
set line_num 1230; puts $output_file "      PRE : in  std_ulogic"
set line_num 1231; puts $output_file "      );"
set line_num 1232; puts $output_file "  end component;"
set line_num 1233; puts $output_file "attribute syn_black_box of FDCP_1 : component is true;"
set line_num 1234; puts $output_file ""
set line_num 1235; puts $output_file "  component FDCPE"
set line_num 1236; puts $output_file "    generic("
set line_num 1237; puts $output_file "      INIT : bit := '0' "
set line_num 1238; puts $output_file "      );"
set line_num 1239; puts $output_file ""
set line_num 1240; puts $output_file "    port("
set line_num 1241; puts $output_file "      Q   : out std_ulogic;"
set line_num 1242; puts $output_file ""
set line_num 1243; puts $output_file "      C   : in  std_ulogic;"
set line_num 1244; puts $output_file "      CE  : in  std_ulogic;"
set line_num 1245; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1246; puts $output_file "      D   : in  std_ulogic;"
set line_num 1247; puts $output_file "      PRE : in  std_ulogic"
set line_num 1248; puts $output_file "      );"
set line_num 1249; puts $output_file "  end component;"
set line_num 1250; puts $output_file "attribute syn_black_box of FDCPE : component is true;"
set line_num 1251; puts $output_file ""
set line_num 1252; puts $output_file "  component FDCPE_1"
set line_num 1253; puts $output_file "    generic("
set line_num 1254; puts $output_file "      INIT : bit := '0' "
set line_num 1255; puts $output_file "      );"
set line_num 1256; puts $output_file ""
set line_num 1257; puts $output_file "    port("
set line_num 1258; puts $output_file "      Q   : out std_ulogic;"
set line_num 1259; puts $output_file ""
set line_num 1260; puts $output_file "      C   : in  std_ulogic;"
set line_num 1261; puts $output_file "      CE  : in  std_ulogic;"
set line_num 1262; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1263; puts $output_file "      D   : in  std_ulogic;"
set line_num 1264; puts $output_file "      PRE : in  std_ulogic"
set line_num 1265; puts $output_file "      );"
set line_num 1266; puts $output_file "  end component;"
set line_num 1267; puts $output_file "attribute syn_black_box of FDCPE_1 : component is true;"
set line_num 1268; puts $output_file ""
set line_num 1269; puts $output_file "  component FDCPX1"
set line_num 1270; puts $output_file "    generic("
set line_num 1271; puts $output_file "      INIT : bit := '0' "
set line_num 1272; puts $output_file "      );"
set line_num 1273; puts $output_file ""
set line_num 1274; puts $output_file "    port("
set line_num 1275; puts $output_file "      Q   : out std_ulogic;"
set line_num 1276; puts $output_file ""
set line_num 1277; puts $output_file "      C   : in  std_ulogic;"
set line_num 1278; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1279; puts $output_file "      D   : in  std_ulogic;"
set line_num 1280; puts $output_file "      PRE : in  std_ulogic"
set line_num 1281; puts $output_file "      );"
set line_num 1282; puts $output_file "  end component;"
set line_num 1283; puts $output_file "attribute syn_black_box of FDCPX1 : component is true;"
set line_num 1284; puts $output_file ""
set line_num 1285; puts $output_file "  component FDDRCPE"
set line_num 1286; puts $output_file "    generic("
set line_num 1287; puts $output_file "      INIT :     bit := '0'"
set line_num 1288; puts $output_file "      );"
set line_num 1289; puts $output_file "    port("
set line_num 1290; puts $output_file "      Q    : out std_ulogic;"
set line_num 1291; puts $output_file "      C0   : in  std_ulogic;"
set line_num 1292; puts $output_file "      C1   : in  std_ulogic;"
set line_num 1293; puts $output_file "      CE   : in  std_ulogic;"
set line_num 1294; puts $output_file "      CLR  : in  std_ulogic;"
set line_num 1295; puts $output_file "      D0   : in  std_ulogic;"
set line_num 1296; puts $output_file "      D1   : in  std_ulogic;"
set line_num 1297; puts $output_file "      PRE  : in  std_ulogic"
set line_num 1298; puts $output_file "      );"
set line_num 1299; puts $output_file "  end component;"
set line_num 1300; puts $output_file "attribute syn_black_box of FDDRCPE : component is true;"
set line_num 1301; puts $output_file ""
set line_num 1302; puts $output_file "  component FDDRRSE"
set line_num 1303; puts $output_file "    generic("
set line_num 1304; puts $output_file "      INIT :     bit := '0'"
set line_num 1305; puts $output_file "      );"
set line_num 1306; puts $output_file "    port("
set line_num 1307; puts $output_file "      Q    : out std_ulogic;"
set line_num 1308; puts $output_file "      C0   : in  std_ulogic;"
set line_num 1309; puts $output_file "      C1   : in  std_ulogic;"
set line_num 1310; puts $output_file "      CE   : in  std_ulogic;"
set line_num 1311; puts $output_file "      D0   : in  std_ulogic;"
set line_num 1312; puts $output_file "      D1   : in  std_ulogic;"
set line_num 1313; puts $output_file "      R    : in  std_ulogic;"
set line_num 1314; puts $output_file "      S    : in  std_ulogic"
set line_num 1315; puts $output_file "      );"
set line_num 1316; puts $output_file "  end component;"
set line_num 1317; puts $output_file "attribute syn_black_box of FDDRRSE : component is true;"
set line_num 1318; puts $output_file ""
set line_num 1319; puts $output_file "  component FDE"
set line_num 1320; puts $output_file "    generic("
set line_num 1321; puts $output_file "      INIT : bit := '0' "
set line_num 1322; puts $output_file "      );"
set line_num 1323; puts $output_file ""
set line_num 1324; puts $output_file "    port("
set line_num 1325; puts $output_file "      Q  : out std_ulogic;"
set line_num 1326; puts $output_file ""
set line_num 1327; puts $output_file "      C  : in  std_ulogic;"
set line_num 1328; puts $output_file "      CE : in  std_ulogic;"
set line_num 1329; puts $output_file "      D  : in  std_ulogic"
set line_num 1330; puts $output_file "      );"
set line_num 1331; puts $output_file "  end component;"
set line_num 1332; puts $output_file "attribute syn_black_box of FDE : component is true;"
set line_num 1333; puts $output_file ""
set line_num 1334; puts $output_file "  component FDE_1"
set line_num 1335; puts $output_file "    generic("
set line_num 1336; puts $output_file "      INIT : bit := '0' "
set line_num 1337; puts $output_file "      );"
set line_num 1338; puts $output_file ""
set line_num 1339; puts $output_file "    port("
set line_num 1340; puts $output_file "      Q  : out std_ulogic;"
set line_num 1341; puts $output_file ""
set line_num 1342; puts $output_file "      C  : in  std_ulogic;"
set line_num 1343; puts $output_file "      CE : in  std_ulogic;"
set line_num 1344; puts $output_file "      D  : in  std_ulogic"
set line_num 1345; puts $output_file "      );"
set line_num 1346; puts $output_file "  end component;"
set line_num 1347; puts $output_file "attribute syn_black_box of FDE_1 : component is true;"
set line_num 1348; puts $output_file ""
set line_num 1349; puts $output_file "  component FDP"
set line_num 1350; puts $output_file "    generic("
set line_num 1351; puts $output_file "      INIT : bit := '1' "
set line_num 1352; puts $output_file "      );"
set line_num 1353; puts $output_file ""
set line_num 1354; puts $output_file "    port("
set line_num 1355; puts $output_file "      Q   : out std_ulogic;"
set line_num 1356; puts $output_file ""
set line_num 1357; puts $output_file "      C   : in  std_ulogic;"
set line_num 1358; puts $output_file "      D   : in  std_ulogic;"
set line_num 1359; puts $output_file "      PRE : in  std_ulogic"
set line_num 1360; puts $output_file "      );"
set line_num 1361; puts $output_file "  end component;"
set line_num 1362; puts $output_file "attribute syn_black_box of FDP : component is true;"
set line_num 1363; puts $output_file ""
set line_num 1364; puts $output_file "  component FDP_1"
set line_num 1365; puts $output_file "    generic("
set line_num 1366; puts $output_file "      INIT : bit := '1' "
set line_num 1367; puts $output_file "      );"
set line_num 1368; puts $output_file ""
set line_num 1369; puts $output_file "    port("
set line_num 1370; puts $output_file "      Q   : out std_ulogic;"
set line_num 1371; puts $output_file ""
set line_num 1372; puts $output_file "      C   : in  std_ulogic;"
set line_num 1373; puts $output_file "      D   : in  std_ulogic;"
set line_num 1374; puts $output_file "      PRE : in  std_ulogic"
set line_num 1375; puts $output_file "      );"
set line_num 1376; puts $output_file "  end component;"
set line_num 1377; puts $output_file "attribute syn_black_box of FDP_1 : component is true;"
set line_num 1378; puts $output_file ""
set line_num 1379; puts $output_file "  component FDPE"
set line_num 1380; puts $output_file "    generic("
set line_num 1381; puts $output_file "      INIT : bit := '1' "
set line_num 1382; puts $output_file "      );"
set line_num 1383; puts $output_file ""
set line_num 1384; puts $output_file "    port("
set line_num 1385; puts $output_file "      Q   : out std_ulogic;"
set line_num 1386; puts $output_file ""
set line_num 1387; puts $output_file "      C   : in  std_ulogic;"
set line_num 1388; puts $output_file "      CE  : in  std_ulogic;"
set line_num 1389; puts $output_file "      D   : in  std_ulogic;"
set line_num 1390; puts $output_file "      PRE : in  std_ulogic"
set line_num 1391; puts $output_file "      );"
set line_num 1392; puts $output_file "  end component;"
set line_num 1393; puts $output_file "attribute syn_black_box of FDPE : component is true;"
set line_num 1394; puts $output_file ""
set line_num 1395; puts $output_file "  component FDPE_1"
set line_num 1396; puts $output_file "    generic("
set line_num 1397; puts $output_file "      INIT : bit := '1' "
set line_num 1398; puts $output_file "      );"
set line_num 1399; puts $output_file ""
set line_num 1400; puts $output_file "    port("
set line_num 1401; puts $output_file "      Q   : out std_ulogic;"
set line_num 1402; puts $output_file ""
set line_num 1403; puts $output_file "      C   : in  std_ulogic;"
set line_num 1404; puts $output_file "      CE  : in  std_ulogic;"
set line_num 1405; puts $output_file "      D   : in  std_ulogic;"
set line_num 1406; puts $output_file "      PRE : in  std_ulogic"
set line_num 1407; puts $output_file "      );"
set line_num 1408; puts $output_file "  end component;"
set line_num 1409; puts $output_file "attribute syn_black_box of FDPE_1 : component is true;"
set line_num 1410; puts $output_file ""
set line_num 1411; puts $output_file "  component FDR"
set line_num 1412; puts $output_file "    generic("
set line_num 1413; puts $output_file "      INIT : bit := '0' "
set line_num 1414; puts $output_file "      );"
set line_num 1415; puts $output_file ""
set line_num 1416; puts $output_file "    port("
set line_num 1417; puts $output_file "      Q : out std_ulogic;"
set line_num 1418; puts $output_file ""
set line_num 1419; puts $output_file "      C : in  std_ulogic;"
set line_num 1420; puts $output_file "      D : in  std_ulogic;"
set line_num 1421; puts $output_file "      R : in  std_ulogic"
set line_num 1422; puts $output_file "      );"
set line_num 1423; puts $output_file "  end component;"
set line_num 1424; puts $output_file "attribute syn_black_box of FDR : component is true;"
set line_num 1425; puts $output_file ""
set line_num 1426; puts $output_file "  component FDR_1"
set line_num 1427; puts $output_file "    generic("
set line_num 1428; puts $output_file "      INIT : bit := '0' "
set line_num 1429; puts $output_file "      );"
set line_num 1430; puts $output_file ""
set line_num 1431; puts $output_file "    port("
set line_num 1432; puts $output_file "      Q : out std_ulogic;"
set line_num 1433; puts $output_file ""
set line_num 1434; puts $output_file "      C : in  std_ulogic;"
set line_num 1435; puts $output_file "      D : in  std_ulogic;"
set line_num 1436; puts $output_file "      R : in  std_ulogic"
set line_num 1437; puts $output_file "      );"
set line_num 1438; puts $output_file "  end component;"
set line_num 1439; puts $output_file "attribute syn_black_box of FDR_1 : component is true;"
set line_num 1440; puts $output_file ""
set line_num 1441; puts $output_file "  component FDRE"
set line_num 1442; puts $output_file "    generic("
set line_num 1443; puts $output_file "      INIT : bit := '0' "
set line_num 1444; puts $output_file "      );"
set line_num 1445; puts $output_file ""
set line_num 1446; puts $output_file "    port("
set line_num 1447; puts $output_file "      Q  : out std_ulogic;"
set line_num 1448; puts $output_file ""
set line_num 1449; puts $output_file "      C  : in  std_ulogic;"
set line_num 1450; puts $output_file "      CE : in  std_ulogic;"
set line_num 1451; puts $output_file "      D  : in  std_ulogic;"
set line_num 1452; puts $output_file "      R  : in  std_ulogic"
set line_num 1453; puts $output_file "      );"
set line_num 1454; puts $output_file "  end component;"
set line_num 1455; puts $output_file "attribute syn_black_box of FDRE : component is true;"
set line_num 1456; puts $output_file ""
set line_num 1457; puts $output_file "  component FDRE_1"
set line_num 1458; puts $output_file "    generic("
set line_num 1459; puts $output_file "      INIT : bit := '0' "
set line_num 1460; puts $output_file "      );"
set line_num 1461; puts $output_file ""
set line_num 1462; puts $output_file "    port("
set line_num 1463; puts $output_file "      Q  : out std_ulogic;"
set line_num 1464; puts $output_file ""
set line_num 1465; puts $output_file "      C  : in  std_ulogic;"
set line_num 1466; puts $output_file "      CE : in  std_ulogic;"
set line_num 1467; puts $output_file "      D  : in  std_ulogic;"
set line_num 1468; puts $output_file "      R  : in  std_ulogic"
set line_num 1469; puts $output_file "      );"
set line_num 1470; puts $output_file "  end component;"
set line_num 1471; puts $output_file "attribute syn_black_box of FDRE_1 : component is true;"
set line_num 1472; puts $output_file ""
set line_num 1473; puts $output_file "  component FDRS"
set line_num 1474; puts $output_file "    generic("
set line_num 1475; puts $output_file "      INIT : bit := '0' "
set line_num 1476; puts $output_file "      );"
set line_num 1477; puts $output_file ""
set line_num 1478; puts $output_file "    port("
set line_num 1479; puts $output_file "      Q : out std_ulogic;"
set line_num 1480; puts $output_file ""
set line_num 1481; puts $output_file "      C : in  std_ulogic;"
set line_num 1482; puts $output_file "      D : in  std_ulogic;"
set line_num 1483; puts $output_file "      R : in  std_ulogic;"
set line_num 1484; puts $output_file "      S : in  std_ulogic"
set line_num 1485; puts $output_file "      );"
set line_num 1486; puts $output_file "  end component;"
set line_num 1487; puts $output_file "attribute syn_black_box of FDRS : component is true;"
set line_num 1488; puts $output_file ""
set line_num 1489; puts $output_file "  component FDRS_1"
set line_num 1490; puts $output_file "    generic("
set line_num 1491; puts $output_file "      INIT : bit := '0' "
set line_num 1492; puts $output_file "      );"
set line_num 1493; puts $output_file ""
set line_num 1494; puts $output_file "    port("
set line_num 1495; puts $output_file "      Q : out std_ulogic;"
set line_num 1496; puts $output_file ""
set line_num 1497; puts $output_file "      C : in  std_ulogic;"
set line_num 1498; puts $output_file "      D : in  std_ulogic;"
set line_num 1499; puts $output_file "      R : in  std_ulogic;"
set line_num 1500; puts $output_file "      S : in  std_ulogic"
set line_num 1501; puts $output_file "      );"
set line_num 1502; puts $output_file "  end component;"
set line_num 1503; puts $output_file "attribute syn_black_box of FDRS_1 : component is true;"
set line_num 1504; puts $output_file ""
set line_num 1505; puts $output_file "  component FDRSE"
set line_num 1506; puts $output_file "    generic("
set line_num 1507; puts $output_file "      INIT : bit := '0' "
set line_num 1508; puts $output_file "      );"
set line_num 1509; puts $output_file ""
set line_num 1510; puts $output_file "    port("
set line_num 1511; puts $output_file "      Q  : out std_ulogic;"
set line_num 1512; puts $output_file ""
set line_num 1513; puts $output_file "      C  : in  std_ulogic;"
set line_num 1514; puts $output_file "      CE : in  std_ulogic;"
set line_num 1515; puts $output_file "      D  : in  std_ulogic;"
set line_num 1516; puts $output_file "      R  : in  std_ulogic;"
set line_num 1517; puts $output_file "      S  : in  std_ulogic"
set line_num 1518; puts $output_file "      );"
set line_num 1519; puts $output_file "  end component;"
set line_num 1520; puts $output_file "attribute syn_black_box of FDRSE : component is true;"
set line_num 1521; puts $output_file ""
set line_num 1522; puts $output_file "  component FDRSE_1"
set line_num 1523; puts $output_file "    generic("
set line_num 1524; puts $output_file "      INIT : bit := '0' "
set line_num 1525; puts $output_file "      );"
set line_num 1526; puts $output_file ""
set line_num 1527; puts $output_file "    port("
set line_num 1528; puts $output_file "      Q  : out std_ulogic;"
set line_num 1529; puts $output_file ""
set line_num 1530; puts $output_file "      C  : in  std_ulogic;"
set line_num 1531; puts $output_file "      CE : in  std_ulogic;"
set line_num 1532; puts $output_file "      D  : in  std_ulogic;"
set line_num 1533; puts $output_file "      R  : in  std_ulogic;"
set line_num 1534; puts $output_file "      S  : in  std_ulogic"
set line_num 1535; puts $output_file "      );"
set line_num 1536; puts $output_file "  end component;"
set line_num 1537; puts $output_file "attribute syn_black_box of FDRSE_1 : component is true;"
set line_num 1538; puts $output_file ""
set line_num 1539; puts $output_file "  component FDS"
set line_num 1540; puts $output_file "    generic("
set line_num 1541; puts $output_file "      INIT : bit := '1' "
set line_num 1542; puts $output_file "      );"
set line_num 1543; puts $output_file ""
set line_num 1544; puts $output_file "    port("
set line_num 1545; puts $output_file "      Q : out std_ulogic;"
set line_num 1546; puts $output_file ""
set line_num 1547; puts $output_file "      C : in  std_ulogic;"
set line_num 1548; puts $output_file "      D : in  std_ulogic;"
set line_num 1549; puts $output_file "      S : in  std_ulogic"
set line_num 1550; puts $output_file "      );"
set line_num 1551; puts $output_file "  end component;"
set line_num 1552; puts $output_file "attribute syn_black_box of FDS : component is true;"
set line_num 1553; puts $output_file ""
set line_num 1554; puts $output_file "  component FDS_1"
set line_num 1555; puts $output_file "    generic("
set line_num 1556; puts $output_file "      INIT : bit := '1' "
set line_num 1557; puts $output_file "      );"
set line_num 1558; puts $output_file ""
set line_num 1559; puts $output_file "    port("
set line_num 1560; puts $output_file "      Q : out std_ulogic;"
set line_num 1561; puts $output_file ""
set line_num 1562; puts $output_file "      C : in  std_ulogic;"
set line_num 1563; puts $output_file "      D : in  std_ulogic;"
set line_num 1564; puts $output_file "      S : in  std_ulogic"
set line_num 1565; puts $output_file "      );"
set line_num 1566; puts $output_file "  end component;"
set line_num 1567; puts $output_file "attribute syn_black_box of FDS_1 : component is true;"
set line_num 1568; puts $output_file ""
set line_num 1569; puts $output_file "  component FDSE"
set line_num 1570; puts $output_file "    generic("
set line_num 1571; puts $output_file "      INIT : bit := '1' "
set line_num 1572; puts $output_file "      );"
set line_num 1573; puts $output_file ""
set line_num 1574; puts $output_file "    port("
set line_num 1575; puts $output_file "      Q  : out std_ulogic;"
set line_num 1576; puts $output_file ""
set line_num 1577; puts $output_file "      C  : in  std_ulogic;"
set line_num 1578; puts $output_file "      CE : in  std_ulogic;"
set line_num 1579; puts $output_file "      D  : in  std_ulogic;"
set line_num 1580; puts $output_file "      S  : in  std_ulogic"
set line_num 1581; puts $output_file "      );"
set line_num 1582; puts $output_file "  end component;"
set line_num 1583; puts $output_file "attribute syn_black_box of FDSE : component is true;"
set line_num 1584; puts $output_file ""
set line_num 1585; puts $output_file "  component FDSE_1"
set line_num 1586; puts $output_file "    generic("
set line_num 1587; puts $output_file "      INIT : bit := '1' "
set line_num 1588; puts $output_file "      );"
set line_num 1589; puts $output_file ""
set line_num 1590; puts $output_file "    port("
set line_num 1591; puts $output_file "      Q  : out std_ulogic;"
set line_num 1592; puts $output_file ""
set line_num 1593; puts $output_file "      C  : in  std_ulogic;"
set line_num 1594; puts $output_file "      CE : in  std_ulogic;"
set line_num 1595; puts $output_file "      D  : in  std_ulogic;"
set line_num 1596; puts $output_file "      S  : in  std_ulogic"
set line_num 1597; puts $output_file "      );"
set line_num 1598; puts $output_file "  end component;"
set line_num 1599; puts $output_file "attribute syn_black_box of FDSE_1 : component is true;"
set line_num 1600; puts $output_file ""
set line_num 1601; puts $output_file "  component FIFO16"
set line_num 1602; puts $output_file "  generic("
set line_num 1603; puts $output_file "    ALMOST_FULL_OFFSET      : bit_vector := X\"080\";"
set line_num 1604; puts $output_file "    ALMOST_EMPTY_OFFSET     : bit_vector := X\"080\"; "
set line_num 1605; puts $output_file "    DATA_WIDTH              : integer    := 36;"
set line_num 1606; puts $output_file "    FIRST_WORD_FALL_THROUGH : boolean    := false"
set line_num 1607; puts $output_file "    );"
set line_num 1608; puts $output_file "  port("
set line_num 1609; puts $output_file "    ALMOSTEMPTY : out std_ulogic;"
set line_num 1610; puts $output_file "    ALMOSTFULL  : out std_ulogic;"
set line_num 1611; puts $output_file "    DO          : out std_logic_vector (31 downto 0);"
set line_num 1612; puts $output_file "    DOP         : out std_logic_vector (3 downto 0);"
set line_num 1613; puts $output_file "    EMPTY       : out std_ulogic;"
set line_num 1614; puts $output_file "    FULL        : out std_ulogic;"
set line_num 1615; puts $output_file "    RDCOUNT     : out std_logic_vector (11 downto 0);"
set line_num 1616; puts $output_file "    RDERR       : out std_ulogic;"
set line_num 1617; puts $output_file "    WRCOUNT     : out std_logic_vector (11 downto 0);"
set line_num 1618; puts $output_file "    WRERR       : out std_ulogic;"
set line_num 1619; puts $output_file ""
set line_num 1620; puts $output_file "    DI          : in  std_logic_vector (31 downto 0);"
set line_num 1621; puts $output_file "    DIP         : in  std_logic_vector (3 downto 0);"
set line_num 1622; puts $output_file "    RDCLK       : in  std_ulogic;"
set line_num 1623; puts $output_file "    RDEN        : in  std_ulogic;"
set line_num 1624; puts $output_file "    RST         : in  std_ulogic;"
set line_num 1625; puts $output_file "    WRCLK       : in  std_ulogic;"
set line_num 1626; puts $output_file "    WREN        : in  std_ulogic"
set line_num 1627; puts $output_file "    );"
set line_num 1628; puts $output_file "  end component;"
set line_num 1629; puts $output_file "attribute syn_black_box of FIFO16 : component is true;"
set line_num 1630; puts $output_file ""
set line_num 1631; puts $output_file "  component FMAP"
set line_num 1632; puts $output_file "    port("
set line_num 1633; puts $output_file "      O  : in std_ulogic := 'X';"
set line_num 1634; puts $output_file ""
set line_num 1635; puts $output_file "      I1 : in std_ulogic := 'X';"
set line_num 1636; puts $output_file "      I2 : in std_ulogic := 'X';"
set line_num 1637; puts $output_file "      I3 : in std_ulogic := 'X';"
set line_num 1638; puts $output_file "      I4 : in std_ulogic := 'X'"
set line_num 1639; puts $output_file "      );"
set line_num 1640; puts $output_file "  end component;"
set line_num 1641; puts $output_file "attribute syn_black_box of FMAP : component is true;"
set line_num 1642; puts $output_file ""
set line_num 1643; puts $output_file "  component FRAME_ECC_VIRTEX4"
set line_num 1644; puts $output_file "    port("
set line_num 1645; puts $output_file "      ERROR		: in std_ulogic;"
set line_num 1646; puts $output_file "      SYNDROME		: out std_logic_vector(11 downto 0);"
set line_num 1647; puts $output_file "      SYNDROMEVALID	: out std_ulogic"
set line_num 1648; puts $output_file "      );"
set line_num 1649; puts $output_file "  end component;"
set line_num 1650; puts $output_file "attribute syn_black_box of FRAME_ECC_VIRTEX4 : component is true;"
set line_num 1651; puts $output_file ""
set line_num 1652; puts $output_file "  component FTC"
set line_num 1653; puts $output_file "    port("
set line_num 1654; puts $output_file "      Q   : out std_ulogic;"
set line_num 1655; puts $output_file ""
set line_num 1656; puts $output_file "      C   : in  std_ulogic;"
set line_num 1657; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1658; puts $output_file "      T   : in  std_ulogic"
set line_num 1659; puts $output_file "      );"
set line_num 1660; puts $output_file "  end component;"
set line_num 1661; puts $output_file "attribute syn_black_box of FTC : component is true;"
set line_num 1662; puts $output_file ""
set line_num 1663; puts $output_file "  component FTCP"
set line_num 1664; puts $output_file "    port("
set line_num 1665; puts $output_file "      Q   : out std_ulogic;"
set line_num 1666; puts $output_file ""
set line_num 1667; puts $output_file "      C   : in  std_ulogic;"
set line_num 1668; puts $output_file "      CLR : in  std_ulogic;"
set line_num 1669; puts $output_file "      PRE : in  std_ulogic;"
set line_num 1670; puts $output_file "      T   : in  std_ulogic"
set line_num 1671; puts $output_file "      );"
set line_num 1672; puts $output_file "  end component;"
set line_num 1673; puts $output_file "attribute syn_black_box of FTCP : component is true;"
set line_num 1674; puts $output_file ""
set line_num 1675; puts $output_file "  component FTP"
set line_num 1676; puts $output_file "    generic("
set line_num 1677; puts $output_file "      INIT : bit := '1' "
set line_num 1678; puts $output_file "      );"
set line_num 1679; puts $output_file ""
set line_num 1680; puts $output_file "    port("
set line_num 1681; puts $output_file "      Q   : out std_ulogic;"
set line_num 1682; puts $output_file ""
set line_num 1683; puts $output_file "      C   : in  std_ulogic;"
set line_num 1684; puts $output_file "      PRE : in  std_ulogic;"
set line_num 1685; puts $output_file "      T   : in  std_ulogic"
set line_num 1686; puts $output_file "      );"
set line_num 1687; puts $output_file "  end component;"
set line_num 1688; puts $output_file "attribute syn_black_box of FTP : component is true;"
set line_num 1689; puts $output_file ""
set line_num 1690; puts $output_file "  component GND"
set line_num 1691; puts $output_file "    port("
set line_num 1692; puts $output_file "      G : out std_ulogic := '0'"
set line_num 1693; puts $output_file "      );"
set line_num 1694; puts $output_file "  end component;"
set line_num 1695; puts $output_file "attribute syn_black_box of GND : component is true;"
set line_num 1696; puts $output_file "attribute syn_noprune of GND : component is true;"
set line_num 1697; puts $output_file ""
set line_num 1698; puts $output_file "  component IBUF"
set line_num 1699; puts $output_file "    generic("
set line_num 1700; puts $output_file "      CAPACITANCE : string := \"DONT_CARE\";"
set line_num 1701; puts $output_file "      IOSTANDARD  : string := \"DEFAULT\""
set line_num 1702; puts $output_file "      );"
set line_num 1703; puts $output_file ""
set line_num 1704; puts $output_file "    port("
set line_num 1705; puts $output_file "      O : out std_ulogic;"
set line_num 1706; puts $output_file ""
set line_num 1707; puts $output_file "      I : in  std_ulogic"
set line_num 1708; puts $output_file "      );"
set line_num 1709; puts $output_file "  end component;"
set line_num 1710; puts $output_file "attribute syn_black_box of IBUF : component is true;"
set line_num 1711; puts $output_file ""
set line_num 1712; puts $output_file "  component IBUF_AGP"
set line_num 1713; puts $output_file "    port("
set line_num 1714; puts $output_file "      O : out std_ulogic;"
set line_num 1715; puts $output_file ""
set line_num 1716; puts $output_file "      I : in  std_ulogic"
set line_num 1717; puts $output_file "      );"
set line_num 1718; puts $output_file "  end component;"
set line_num 1719; puts $output_file "attribute syn_black_box of IBUF_AGP : component is true;"
set line_num 1720; puts $output_file ""
set line_num 1721; puts $output_file "  component IBUF_CTT"
set line_num 1722; puts $output_file "    port("
set line_num 1723; puts $output_file "      O : out std_ulogic;"
set line_num 1724; puts $output_file ""
set line_num 1725; puts $output_file "      I : in  std_ulogic"
set line_num 1726; puts $output_file "      );"
set line_num 1727; puts $output_file "  end component;"
set line_num 1728; puts $output_file "attribute syn_black_box of IBUF_CTT : component is true;"
set line_num 1729; puts $output_file ""
set line_num 1730; puts $output_file "  component IBUF_GTL"
set line_num 1731; puts $output_file "    port("
set line_num 1732; puts $output_file "      O : out std_ulogic;"
set line_num 1733; puts $output_file ""
set line_num 1734; puts $output_file "      I : in  std_ulogic"
set line_num 1735; puts $output_file "      );"
set line_num 1736; puts $output_file "  end component;"
set line_num 1737; puts $output_file "attribute syn_black_box of IBUF_GTL : component is true;"
set line_num 1738; puts $output_file ""
set line_num 1739; puts $output_file "  component IBUF_GTL_DCI"
set line_num 1740; puts $output_file "    port("
set line_num 1741; puts $output_file "      O : out std_ulogic;"
set line_num 1742; puts $output_file ""
set line_num 1743; puts $output_file "      I : in  std_ulogic"
set line_num 1744; puts $output_file "      );"
set line_num 1745; puts $output_file "  end component;"
set line_num 1746; puts $output_file "attribute syn_black_box of IBUF_GTL_DCI : component is true;"
set line_num 1747; puts $output_file ""
set line_num 1748; puts $output_file "  component IBUF_GTLP"
set line_num 1749; puts $output_file "    port("
set line_num 1750; puts $output_file "      O : out std_ulogic;"
set line_num 1751; puts $output_file ""
set line_num 1752; puts $output_file "      I : in  std_ulogic"
set line_num 1753; puts $output_file "      );"
set line_num 1754; puts $output_file "  end component;"
set line_num 1755; puts $output_file "attribute syn_black_box of IBUF_GTLP : component is true;"
set line_num 1756; puts $output_file ""
set line_num 1757; puts $output_file "  component IBUF_GTLP_DCI"
set line_num 1758; puts $output_file "    port("
set line_num 1759; puts $output_file "      O : out std_ulogic;"
set line_num 1760; puts $output_file ""
set line_num 1761; puts $output_file "      I : in  std_ulogic"
set line_num 1762; puts $output_file "      );"
set line_num 1763; puts $output_file "  end component;"
set line_num 1764; puts $output_file "attribute syn_black_box of IBUF_GTLP_DCI : component is true;"
set line_num 1765; puts $output_file ""
set line_num 1766; puts $output_file "  component IBUF_HSTL_I"
set line_num 1767; puts $output_file "    port("
set line_num 1768; puts $output_file "      O : out std_ulogic;"
set line_num 1769; puts $output_file ""
set line_num 1770; puts $output_file "      I : in  std_ulogic"
set line_num 1771; puts $output_file "      );"
set line_num 1772; puts $output_file "  end component;"
set line_num 1773; puts $output_file "attribute syn_black_box of IBUF_HSTL_I : component is true;"
set line_num 1774; puts $output_file ""
set line_num 1775; puts $output_file "  component IBUF_HSTL_I_18"
set line_num 1776; puts $output_file "    port("
set line_num 1777; puts $output_file "      O : out std_ulogic;"
set line_num 1778; puts $output_file ""
set line_num 1779; puts $output_file "      I : in  std_ulogic"
set line_num 1780; puts $output_file "      );"
set line_num 1781; puts $output_file "  end component;"
set line_num 1782; puts $output_file "attribute syn_black_box of IBUF_HSTL_I_18 : component is true;"
set line_num 1783; puts $output_file ""
set line_num 1784; puts $output_file "  component IBUF_HSTL_I_DCI"
set line_num 1785; puts $output_file "    port("
set line_num 1786; puts $output_file "      O : out std_ulogic;"
set line_num 1787; puts $output_file ""
set line_num 1788; puts $output_file "      I : in  std_ulogic"
set line_num 1789; puts $output_file "      );"
set line_num 1790; puts $output_file "  end component;"
set line_num 1791; puts $output_file "attribute syn_black_box of IBUF_HSTL_I_DCI : component is true;"
set line_num 1792; puts $output_file ""
set line_num 1793; puts $output_file "  component IBUF_HSTL_I_DCI_18"
set line_num 1794; puts $output_file "    port("
set line_num 1795; puts $output_file "      O : out std_ulogic;"
set line_num 1796; puts $output_file ""
set line_num 1797; puts $output_file "      I : in  std_ulogic"
set line_num 1798; puts $output_file "      );"
set line_num 1799; puts $output_file "  end component;"
set line_num 1800; puts $output_file "attribute syn_black_box of IBUF_HSTL_I_DCI_18 : component is true;"
set line_num 1801; puts $output_file ""
set line_num 1802; puts $output_file "  component IBUF_HSTL_II"
set line_num 1803; puts $output_file "    port("
set line_num 1804; puts $output_file "      O : out std_ulogic;"
set line_num 1805; puts $output_file ""
set line_num 1806; puts $output_file "      I : in  std_ulogic"
set line_num 1807; puts $output_file "      );"
set line_num 1808; puts $output_file "  end component;"
set line_num 1809; puts $output_file "attribute syn_black_box of IBUF_HSTL_II : component is true;"
set line_num 1810; puts $output_file ""
set line_num 1811; puts $output_file "  component IBUF_HSTL_II_18"
set line_num 1812; puts $output_file "    port("
set line_num 1813; puts $output_file "      O : out std_ulogic;"
set line_num 1814; puts $output_file ""
set line_num 1815; puts $output_file "      I : in  std_ulogic"
set line_num 1816; puts $output_file "      );"
set line_num 1817; puts $output_file "  end component;"
set line_num 1818; puts $output_file "attribute syn_black_box of IBUF_HSTL_II_18 : component is true;"
set line_num 1819; puts $output_file ""
set line_num 1820; puts $output_file "  component IBUF_HSTL_II_DCI"
set line_num 1821; puts $output_file "    port("
set line_num 1822; puts $output_file "      O : out std_ulogic;"
set line_num 1823; puts $output_file ""
set line_num 1824; puts $output_file "      I : in  std_ulogic"
set line_num 1825; puts $output_file "      );"
set line_num 1826; puts $output_file "  end component;"
set line_num 1827; puts $output_file "attribute syn_black_box of IBUF_HSTL_II_DCI : component is true;"
set line_num 1828; puts $output_file ""
set line_num 1829; puts $output_file "  component IBUF_HSTL_II_DCI_18"
set line_num 1830; puts $output_file "    port("
set line_num 1831; puts $output_file "      O : out std_ulogic;"
set line_num 1832; puts $output_file ""
set line_num 1833; puts $output_file "      I : in  std_ulogic"
set line_num 1834; puts $output_file "      );"
set line_num 1835; puts $output_file "  end component;"
set line_num 1836; puts $output_file "attribute syn_black_box of IBUF_HSTL_II_DCI_18 : component is true;"
set line_num 1837; puts $output_file ""
set line_num 1838; puts $output_file "  component IBUF_HSTL_III"
set line_num 1839; puts $output_file "    port("
set line_num 1840; puts $output_file "      O : out std_ulogic;"
set line_num 1841; puts $output_file ""
set line_num 1842; puts $output_file "      I : in  std_ulogic"
set line_num 1843; puts $output_file "      );"
set line_num 1844; puts $output_file "  end component;"
set line_num 1845; puts $output_file "attribute syn_black_box of IBUF_HSTL_III : component is true;"
set line_num 1846; puts $output_file ""
set line_num 1847; puts $output_file "  component IBUF_HSTL_III_18"
set line_num 1848; puts $output_file "    port("
set line_num 1849; puts $output_file "      O : out std_ulogic;"
set line_num 1850; puts $output_file ""
set line_num 1851; puts $output_file "      I : in  std_ulogic"
set line_num 1852; puts $output_file "      );"
set line_num 1853; puts $output_file "  end component;"
set line_num 1854; puts $output_file "attribute syn_black_box of IBUF_HSTL_III_18 : component is true;"
set line_num 1855; puts $output_file ""
set line_num 1856; puts $output_file "  component IBUF_HSTL_III_DCI"
set line_num 1857; puts $output_file "    port("
set line_num 1858; puts $output_file "      O : out std_ulogic;"
set line_num 1859; puts $output_file ""
set line_num 1860; puts $output_file "      I : in  std_ulogic"
set line_num 1861; puts $output_file "      );"
set line_num 1862; puts $output_file "  end component;"
set line_num 1863; puts $output_file "attribute syn_black_box of IBUF_HSTL_III_DCI : component is true;"
set line_num 1864; puts $output_file ""
set line_num 1865; puts $output_file "  component IBUF_HSTL_III_DCI_18"
set line_num 1866; puts $output_file "    port("
set line_num 1867; puts $output_file "      O : out std_ulogic;"
set line_num 1868; puts $output_file ""
set line_num 1869; puts $output_file "      I : in  std_ulogic"
set line_num 1870; puts $output_file "      );"
set line_num 1871; puts $output_file "  end component;"
set line_num 1872; puts $output_file "attribute syn_black_box of IBUF_HSTL_III_DCI_18 : component is true;"
set line_num 1873; puts $output_file ""
set line_num 1874; puts $output_file "  component IBUF_HSTL_IV"
set line_num 1875; puts $output_file "    port("
set line_num 1876; puts $output_file "      O : out std_ulogic;"
set line_num 1877; puts $output_file ""
set line_num 1878; puts $output_file "      I : in  std_ulogic"
set line_num 1879; puts $output_file "      );"
set line_num 1880; puts $output_file "  end component;"
set line_num 1881; puts $output_file "attribute syn_black_box of IBUF_HSTL_IV : component is true;"
set line_num 1882; puts $output_file ""
set line_num 1883; puts $output_file "  component IBUF_HSTL_IV_18"
set line_num 1884; puts $output_file "    port("
set line_num 1885; puts $output_file "      O : out std_ulogic;"
set line_num 1886; puts $output_file ""
set line_num 1887; puts $output_file "      I : in  std_ulogic"
set line_num 1888; puts $output_file "      );"
set line_num 1889; puts $output_file "  end component;"
set line_num 1890; puts $output_file "attribute syn_black_box of IBUF_HSTL_IV_18 : component is true;"
set line_num 1891; puts $output_file ""
set line_num 1892; puts $output_file "  component IBUF_HSTL_IV_DCI"
set line_num 1893; puts $output_file "    port("
set line_num 1894; puts $output_file "      O : out std_ulogic;"
set line_num 1895; puts $output_file ""
set line_num 1896; puts $output_file "      I : in  std_ulogic"
set line_num 1897; puts $output_file "      );"
set line_num 1898; puts $output_file "  end component;"
set line_num 1899; puts $output_file "attribute syn_black_box of IBUF_HSTL_IV_DCI : component is true;"
set line_num 1900; puts $output_file ""
set line_num 1901; puts $output_file "  component IBUF_HSTL_IV_DCI_18"
set line_num 1902; puts $output_file "    port("
set line_num 1903; puts $output_file "      O : out std_ulogic;"
set line_num 1904; puts $output_file ""
set line_num 1905; puts $output_file "      I : in  std_ulogic"
set line_num 1906; puts $output_file "      );"
set line_num 1907; puts $output_file "  end component;"
set line_num 1908; puts $output_file "attribute syn_black_box of IBUF_HSTL_IV_DCI_18 : component is true;"
set line_num 1909; puts $output_file ""
set line_num 1910; puts $output_file "  component IBUF_LVCMOS12"
set line_num 1911; puts $output_file "    port("
set line_num 1912; puts $output_file "      O : out std_ulogic;"
set line_num 1913; puts $output_file ""
set line_num 1914; puts $output_file "      I : in  std_ulogic"
set line_num 1915; puts $output_file "      );"
set line_num 1916; puts $output_file "  end component;"
set line_num 1917; puts $output_file "attribute syn_black_box of IBUF_LVCMOS12 : component is true;"
set line_num 1918; puts $output_file ""
set line_num 1919; puts $output_file "  component IBUF_LVCMOS15"
set line_num 1920; puts $output_file "    port("
set line_num 1921; puts $output_file "      O : out std_ulogic;"
set line_num 1922; puts $output_file ""
set line_num 1923; puts $output_file "      I : in  std_ulogic"
set line_num 1924; puts $output_file "      );"
set line_num 1925; puts $output_file "  end component;"
set line_num 1926; puts $output_file "attribute syn_black_box of IBUF_LVCMOS15 : component is true;"
set line_num 1927; puts $output_file ""
set line_num 1928; puts $output_file "  component IBUF_LVCMOS18"
set line_num 1929; puts $output_file "    port("
set line_num 1930; puts $output_file "      O : out std_ulogic;"
set line_num 1931; puts $output_file ""
set line_num 1932; puts $output_file "      I : in  std_ulogic"
set line_num 1933; puts $output_file "      );"
set line_num 1934; puts $output_file "  end component;"
set line_num 1935; puts $output_file "attribute syn_black_box of IBUF_LVCMOS18 : component is true;"
set line_num 1936; puts $output_file ""
set line_num 1937; puts $output_file "  component IBUF_LVCMOS2"
set line_num 1938; puts $output_file "    port("
set line_num 1939; puts $output_file "      O : out std_ulogic;"
set line_num 1940; puts $output_file ""
set line_num 1941; puts $output_file "      I : in  std_ulogic"
set line_num 1942; puts $output_file "      );"
set line_num 1943; puts $output_file "  end component;"
set line_num 1944; puts $output_file "attribute syn_black_box of IBUF_LVCMOS2 : component is true;"
set line_num 1945; puts $output_file ""
set line_num 1946; puts $output_file "  component IBUF_LVCMOS25"
set line_num 1947; puts $output_file "    port("
set line_num 1948; puts $output_file "      O : out std_ulogic;"
set line_num 1949; puts $output_file ""
set line_num 1950; puts $output_file "      I : in  std_ulogic"
set line_num 1951; puts $output_file "      );"
set line_num 1952; puts $output_file "  end component;"
set line_num 1953; puts $output_file "attribute syn_black_box of IBUF_LVCMOS25 : component is true;"
set line_num 1954; puts $output_file ""
set line_num 1955; puts $output_file "  component IBUF_LVCMOS33"
set line_num 1956; puts $output_file "    port("
set line_num 1957; puts $output_file "      O : out std_ulogic;"
set line_num 1958; puts $output_file ""
set line_num 1959; puts $output_file "      I : in  std_ulogic"
set line_num 1960; puts $output_file "      );"
set line_num 1961; puts $output_file "  end component;"
set line_num 1962; puts $output_file "attribute syn_black_box of IBUF_LVCMOS33 : component is true;"
set line_num 1963; puts $output_file ""
set line_num 1964; puts $output_file "  component IBUF_LVDCI_15"
set line_num 1965; puts $output_file "    port("
set line_num 1966; puts $output_file "      O : out std_ulogic;"
set line_num 1967; puts $output_file ""
set line_num 1968; puts $output_file "      I : in  std_ulogic"
set line_num 1969; puts $output_file "      );"
set line_num 1970; puts $output_file "  end component;"
set line_num 1971; puts $output_file "attribute syn_black_box of IBUF_LVDCI_15 : component is true;"
set line_num 1972; puts $output_file ""
set line_num 1973; puts $output_file "  component IBUF_LVDCI_18"
set line_num 1974; puts $output_file "    port("
set line_num 1975; puts $output_file "      O : out std_ulogic;"
set line_num 1976; puts $output_file ""
set line_num 1977; puts $output_file "      I : in  std_ulogic"
set line_num 1978; puts $output_file "      );"
set line_num 1979; puts $output_file "  end component;"
set line_num 1980; puts $output_file "attribute syn_black_box of IBUF_LVDCI_18 : component is true;"
set line_num 1981; puts $output_file ""
set line_num 1982; puts $output_file "  component IBUF_LVDCI_25"
set line_num 1983; puts $output_file "    port("
set line_num 1984; puts $output_file "      O : out std_ulogic;"
set line_num 1985; puts $output_file ""
set line_num 1986; puts $output_file "      I : in  std_ulogic"
set line_num 1987; puts $output_file "      );"
set line_num 1988; puts $output_file "  end component;"
set line_num 1989; puts $output_file "attribute syn_black_box of IBUF_LVDCI_25 : component is true;"
set line_num 1990; puts $output_file ""
set line_num 1991; puts $output_file "  component IBUF_LVDCI_33"
set line_num 1992; puts $output_file "    port("
set line_num 1993; puts $output_file "      O : out std_ulogic;"
set line_num 1994; puts $output_file ""
set line_num 1995; puts $output_file "      I : in  std_ulogic"
set line_num 1996; puts $output_file "      );"
set line_num 1997; puts $output_file "  end component;"
set line_num 1998; puts $output_file "attribute syn_black_box of IBUF_LVDCI_33 : component is true;"
set line_num 1999; puts $output_file ""
set line_num 2000; puts $output_file "  component IBUF_LVDCI_DV2_15"
set line_num 2001; puts $output_file "    port("
set line_num 2002; puts $output_file "      O : out std_ulogic;"
set line_num 2003; puts $output_file ""
set line_num 2004; puts $output_file "      I : in  std_ulogic"
set line_num 2005; puts $output_file "      );"
set line_num 2006; puts $output_file "  end component;"
set line_num 2007; puts $output_file "attribute syn_black_box of IBUF_LVDCI_DV2_15 : component is true;"
set line_num 2008; puts $output_file ""
set line_num 2009; puts $output_file "  component IBUF_LVDCI_DV2_18"
set line_num 2010; puts $output_file "    port("
set line_num 2011; puts $output_file "      O : out std_ulogic;"
set line_num 2012; puts $output_file ""
set line_num 2013; puts $output_file "      I : in  std_ulogic"
set line_num 2014; puts $output_file "      );"
set line_num 2015; puts $output_file "  end component;"
set line_num 2016; puts $output_file "attribute syn_black_box of IBUF_LVDCI_DV2_18 : component is true;"
set line_num 2017; puts $output_file ""
set line_num 2018; puts $output_file "  component IBUF_LVDCI_DV2_25"
set line_num 2019; puts $output_file "    port("
set line_num 2020; puts $output_file "      O : out std_ulogic;"
set line_num 2021; puts $output_file ""
set line_num 2022; puts $output_file "      I : in  std_ulogic"
set line_num 2023; puts $output_file "      );"
set line_num 2024; puts $output_file "  end component;"
set line_num 2025; puts $output_file "attribute syn_black_box of IBUF_LVDCI_DV2_25 : component is true;"
set line_num 2026; puts $output_file ""
set line_num 2027; puts $output_file "  component IBUF_LVDCI_DV2_33"
set line_num 2028; puts $output_file "    port("
set line_num 2029; puts $output_file "      O : out std_ulogic;"
set line_num 2030; puts $output_file ""
set line_num 2031; puts $output_file "      I : in  std_ulogic"
set line_num 2032; puts $output_file "      );"
set line_num 2033; puts $output_file "  end component;"
set line_num 2034; puts $output_file "attribute syn_black_box of IBUF_LVDCI_DV2_33 : component is true;"
set line_num 2035; puts $output_file ""
set line_num 2036; puts $output_file "  component IBUF_LVDS"
set line_num 2037; puts $output_file "    port("
set line_num 2038; puts $output_file "      O : out std_ulogic;"
set line_num 2039; puts $output_file ""
set line_num 2040; puts $output_file "      I : in  std_ulogic"
set line_num 2041; puts $output_file "      );"
set line_num 2042; puts $output_file "  end component;"
set line_num 2043; puts $output_file "attribute syn_black_box of IBUF_LVDS : component is true;"
set line_num 2044; puts $output_file ""
set line_num 2045; puts $output_file "  component IBUF_LVPECL"
set line_num 2046; puts $output_file "    port("
set line_num 2047; puts $output_file "      O : out std_ulogic;"
set line_num 2048; puts $output_file ""
set line_num 2049; puts $output_file "      I : in  std_ulogic"
set line_num 2050; puts $output_file "      );"
set line_num 2051; puts $output_file "  end component;"
set line_num 2052; puts $output_file "attribute syn_black_box of IBUF_LVPECL : component is true;"
set line_num 2053; puts $output_file ""
set line_num 2054; puts $output_file "  component IBUF_LVTTL"
set line_num 2055; puts $output_file "    port("
set line_num 2056; puts $output_file "      O : out std_ulogic;"
set line_num 2057; puts $output_file ""
set line_num 2058; puts $output_file "      I : in  std_ulogic"
set line_num 2059; puts $output_file "      );"
set line_num 2060; puts $output_file "  end component;"
set line_num 2061; puts $output_file "attribute syn_black_box of IBUF_LVTTL : component is true;"
set line_num 2062; puts $output_file ""
set line_num 2063; puts $output_file "  component IBUF_PCI33_3"
set line_num 2064; puts $output_file "    port("
set line_num 2065; puts $output_file "      O : out std_ulogic;"
set line_num 2066; puts $output_file ""
set line_num 2067; puts $output_file "      I : in  std_ulogic"
set line_num 2068; puts $output_file "      );"
set line_num 2069; puts $output_file "  end component;"
set line_num 2070; puts $output_file "attribute syn_black_box of IBUF_PCI33_3 : component is true;"
set line_num 2071; puts $output_file ""
set line_num 2072; puts $output_file "  component IBUF_PCI33_5"
set line_num 2073; puts $output_file "    port("
set line_num 2074; puts $output_file "      O : out std_ulogic;"
set line_num 2075; puts $output_file ""
set line_num 2076; puts $output_file "      I : in  std_ulogic"
set line_num 2077; puts $output_file "      );"
set line_num 2078; puts $output_file "  end component;"
set line_num 2079; puts $output_file "attribute syn_black_box of IBUF_PCI33_5 : component is true;"
set line_num 2080; puts $output_file ""
set line_num 2081; puts $output_file "  component IBUF_PCI66_3"
set line_num 2082; puts $output_file "    port("
set line_num 2083; puts $output_file "      O : out std_ulogic;"
set line_num 2084; puts $output_file ""
set line_num 2085; puts $output_file "      I : in  std_ulogic"
set line_num 2086; puts $output_file "      );"
set line_num 2087; puts $output_file "  end component;"
set line_num 2088; puts $output_file "attribute syn_black_box of IBUF_PCI66_3 : component is true;"
set line_num 2089; puts $output_file ""
set line_num 2090; puts $output_file "  component IBUF_PCIX"
set line_num 2091; puts $output_file "    port("
set line_num 2092; puts $output_file "      O : out std_ulogic;"
set line_num 2093; puts $output_file ""
set line_num 2094; puts $output_file "      I : in  std_ulogic"
set line_num 2095; puts $output_file "      );"
set line_num 2096; puts $output_file "  end component;"
set line_num 2097; puts $output_file "attribute syn_black_box of IBUF_PCIX : component is true;"
set line_num 2098; puts $output_file ""
set line_num 2099; puts $output_file "  component IBUF_PCIX66_3"
set line_num 2100; puts $output_file "    port("
set line_num 2101; puts $output_file "      O : out std_ulogic;"
set line_num 2102; puts $output_file ""
set line_num 2103; puts $output_file "      I : in  std_ulogic"
set line_num 2104; puts $output_file "      );"
set line_num 2105; puts $output_file "  end component;"
set line_num 2106; puts $output_file "attribute syn_black_box of IBUF_PCIX66_3 : component is true;"
set line_num 2107; puts $output_file ""
set line_num 2108; puts $output_file "  component IBUF_SSTL18_I"
set line_num 2109; puts $output_file "    port("
set line_num 2110; puts $output_file "      O : out std_ulogic;"
set line_num 2111; puts $output_file ""
set line_num 2112; puts $output_file "      I : in  std_ulogic"
set line_num 2113; puts $output_file "      );"
set line_num 2114; puts $output_file "  end component;"
set line_num 2115; puts $output_file "attribute syn_black_box of IBUF_SSTL18_I : component is true;"
set line_num 2116; puts $output_file ""
set line_num 2117; puts $output_file "  component IBUF_SSTL18_I_DCI"
set line_num 2118; puts $output_file "    port("
set line_num 2119; puts $output_file "      O : out std_ulogic;"
set line_num 2120; puts $output_file ""
set line_num 2121; puts $output_file "      I : in  std_ulogic"
set line_num 2122; puts $output_file "      );"
set line_num 2123; puts $output_file "  end component;"
set line_num 2124; puts $output_file "attribute syn_black_box of IBUF_SSTL18_I_DCI : component is true;"
set line_num 2125; puts $output_file ""
set line_num 2126; puts $output_file "  component IBUF_SSTL18_II"
set line_num 2127; puts $output_file "    port("
set line_num 2128; puts $output_file "      O : out std_ulogic;"
set line_num 2129; puts $output_file ""
set line_num 2130; puts $output_file "      I : in  std_ulogic"
set line_num 2131; puts $output_file "      );"
set line_num 2132; puts $output_file "  end component;"
set line_num 2133; puts $output_file "attribute syn_black_box of IBUF_SSTL18_II : component is true;"
set line_num 2134; puts $output_file ""
set line_num 2135; puts $output_file "  component IBUF_SSTL18_II_DCI"
set line_num 2136; puts $output_file "    port("
set line_num 2137; puts $output_file "      O : out std_ulogic;"
set line_num 2138; puts $output_file ""
set line_num 2139; puts $output_file "      I : in  std_ulogic"
set line_num 2140; puts $output_file "      );"
set line_num 2141; puts $output_file "  end component;"
set line_num 2142; puts $output_file "attribute syn_black_box of IBUF_SSTL18_II_DCI : component is true;"
set line_num 2143; puts $output_file ""
set line_num 2144; puts $output_file "  component IBUF_SSTL2_I"
set line_num 2145; puts $output_file "    port("
set line_num 2146; puts $output_file "      O : out std_ulogic;"
set line_num 2147; puts $output_file ""
set line_num 2148; puts $output_file "      I : in  std_ulogic"
set line_num 2149; puts $output_file "      );"
set line_num 2150; puts $output_file "  end component;"
set line_num 2151; puts $output_file "attribute syn_black_box of IBUF_SSTL2_I : component is true;"
set line_num 2152; puts $output_file ""
set line_num 2153; puts $output_file "  component IBUF_SSTL2_I_DCI"
set line_num 2154; puts $output_file "    port("
set line_num 2155; puts $output_file "      O : out std_ulogic;"
set line_num 2156; puts $output_file ""
set line_num 2157; puts $output_file "      I : in  std_ulogic"
set line_num 2158; puts $output_file "      );"
set line_num 2159; puts $output_file "  end component;"
set line_num 2160; puts $output_file "attribute syn_black_box of IBUF_SSTL2_I_DCI : component is true;"
set line_num 2161; puts $output_file ""
set line_num 2162; puts $output_file "  component IBUF_SSTL2_II"
set line_num 2163; puts $output_file "    port("
set line_num 2164; puts $output_file "      O : out std_ulogic;"
set line_num 2165; puts $output_file ""
set line_num 2166; puts $output_file "      I : in  std_ulogic"
set line_num 2167; puts $output_file "      );"
set line_num 2168; puts $output_file "  end component;"
set line_num 2169; puts $output_file "attribute syn_black_box of IBUF_SSTL2_II : component is true;"
set line_num 2170; puts $output_file ""
set line_num 2171; puts $output_file "  component IBUF_SSTL2_II_DCI"
set line_num 2172; puts $output_file "    port("
set line_num 2173; puts $output_file "      O : out std_ulogic;"
set line_num 2174; puts $output_file ""
set line_num 2175; puts $output_file "      I : in  std_ulogic"
set line_num 2176; puts $output_file "      );"
set line_num 2177; puts $output_file "  end component;"
set line_num 2178; puts $output_file "attribute syn_black_box of IBUF_SSTL2_II_DCI : component is true;"
set line_num 2179; puts $output_file ""
set line_num 2180; puts $output_file "  component IBUF_SSTL3_I"
set line_num 2181; puts $output_file "    port("
set line_num 2182; puts $output_file "      O : out std_ulogic;"
set line_num 2183; puts $output_file ""
set line_num 2184; puts $output_file "      I : in  std_ulogic"
set line_num 2185; puts $output_file "      );"
set line_num 2186; puts $output_file "  end component;"
set line_num 2187; puts $output_file "attribute syn_black_box of IBUF_SSTL3_I : component is true;"
set line_num 2188; puts $output_file ""
set line_num 2189; puts $output_file "  component IBUF_SSTL3_I_DCI"
set line_num 2190; puts $output_file "    port("
set line_num 2191; puts $output_file "      O : out std_ulogic;"
set line_num 2192; puts $output_file ""
set line_num 2193; puts $output_file "      I : in  std_ulogic"
set line_num 2194; puts $output_file "      );"
set line_num 2195; puts $output_file "  end component;"
set line_num 2196; puts $output_file "attribute syn_black_box of IBUF_SSTL3_I_DCI : component is true;"
set line_num 2197; puts $output_file ""
set line_num 2198; puts $output_file "  component IBUF_SSTL3_II"
set line_num 2199; puts $output_file "    port("
set line_num 2200; puts $output_file "      O : out std_ulogic;"
set line_num 2201; puts $output_file ""
set line_num 2202; puts $output_file "      I : in  std_ulogic"
set line_num 2203; puts $output_file "      );"
set line_num 2204; puts $output_file "  end component;"
set line_num 2205; puts $output_file "attribute syn_black_box of IBUF_SSTL3_II : component is true;"
set line_num 2206; puts $output_file ""
set line_num 2207; puts $output_file "  component IBUF_SSTL3_II_DCI"
set line_num 2208; puts $output_file "    port("
set line_num 2209; puts $output_file "      O : out std_ulogic;"
set line_num 2210; puts $output_file ""
set line_num 2211; puts $output_file "      I : in  std_ulogic"
set line_num 2212; puts $output_file "      );"
set line_num 2213; puts $output_file "  end component;"
set line_num 2214; puts $output_file "attribute syn_black_box of IBUF_SSTL3_II_DCI : component is true;"
set line_num 2215; puts $output_file ""
set line_num 2216; puts $output_file "  component IBUFDS"
set line_num 2217; puts $output_file "    generic("
set line_num 2218; puts $output_file "      CAPACITANCE : string  := \"DONT_CARE\";"
set line_num 2219; puts $output_file "      DIFF_TERM   : boolean :=  FALSE;"
set line_num 2220; puts $output_file "      IOSTANDARD  : string  := \"DEFAULT\""
set line_num 2221; puts $output_file "      );"
set line_num 2222; puts $output_file ""
set line_num 2223; puts $output_file "    port("
set line_num 2224; puts $output_file "      O  : out std_ulogic;"
set line_num 2225; puts $output_file ""
set line_num 2226; puts $output_file "      I  : in  std_ulogic;"
set line_num 2227; puts $output_file "      IB : in  std_ulogic"
set line_num 2228; puts $output_file "      );"
set line_num 2229; puts $output_file "  end component;"
set line_num 2230; puts $output_file "attribute syn_black_box of IBUFDS : component is true;"
set line_num 2231; puts $output_file ""
set line_num 2232; puts $output_file "  component IBUFDS_BLVDS_25"
set line_num 2233; puts $output_file "    port("
set line_num 2234; puts $output_file "      O  : out std_ulogic;"
set line_num 2235; puts $output_file ""
set line_num 2236; puts $output_file "      I  : in  std_ulogic;"
set line_num 2237; puts $output_file "      IB : in  std_ulogic"
set line_num 2238; puts $output_file "      );"
set line_num 2239; puts $output_file "  end component;"
set line_num 2240; puts $output_file "attribute syn_black_box of IBUFDS_BLVDS_25 : component is true;"
set line_num 2241; puts $output_file ""
set line_num 2242; puts $output_file "component IBUFDS_DIFF_OUT"
set line_num 2243; puts $output_file "-- synopsys translate_off"
set line_num 2244; puts $output_file "   generic("
set line_num 2245; puts $output_file "--      TimingChecksOn: Boolean := TRUE;"
set line_num 2246; puts $output_file "--      InstancePath: STRING := \"*\";"
set line_num 2247; puts $output_file "--      Xon: Boolean := True;"
set line_num 2248; puts $output_file "--      MsgOn: Boolean := False;"
set line_num 2249; puts $output_file "--      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);"
set line_num 2250; puts $output_file "--      tpd_IB_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);"
set line_num 2251; puts $output_file "--      tpd_I_OB                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);"
set line_num 2252; puts $output_file "--      tpd_IB_OB                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);            "
set line_num 2253; puts $output_file "--      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 2254; puts $output_file "--      tipd_IB                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);      "
set line_num 2255; puts $output_file "      IOSTANDARD                     : string := \"LVCMOS25\"          "
set line_num 2256; puts $output_file "      );"
set line_num 2257; puts $output_file ""
set line_num 2258; puts $output_file "-- synopsys translate_on   "
set line_num 2259; puts $output_file "   port("
set line_num 2260; puts $output_file "      O                              :	out   STD_ULOGIC;"
set line_num 2261; puts $output_file "      OB                              :	out   STD_ULOGIC;      "
set line_num 2262; puts $output_file "      "
set line_num 2263; puts $output_file "      I                              :	in    STD_ULOGIC;"
set line_num 2264; puts $output_file "      IB                              :	in    STD_ULOGIC      "
set line_num 2265; puts $output_file "      );  "
set line_num 2266; puts $output_file "end component;"
set line_num 2267; puts $output_file "attribute syn_black_box of IBUFDS_DIFF_OUT : component is true;"
set line_num 2268; puts $output_file ""
set line_num 2269; puts $output_file "  component IBUFDS_LDT_25"
set line_num 2270; puts $output_file "    port("
set line_num 2271; puts $output_file "      O  : out std_ulogic;"
set line_num 2272; puts $output_file ""
set line_num 2273; puts $output_file "      I  : in  std_ulogic;"
set line_num 2274; puts $output_file "      IB : in  std_ulogic"
set line_num 2275; puts $output_file "      );"
set line_num 2276; puts $output_file "  end component;"
set line_num 2277; puts $output_file "attribute syn_black_box of IBUFDS_LDT_25 : component is true;"
set line_num 2278; puts $output_file ""
set line_num 2279; puts $output_file "  component IBUFDS_LVDS_25"
set line_num 2280; puts $output_file "    port("
set line_num 2281; puts $output_file "      O  : out std_ulogic;"
set line_num 2282; puts $output_file ""
set line_num 2283; puts $output_file "      I  : in  std_ulogic;"
set line_num 2284; puts $output_file "      IB : in  std_ulogic"
set line_num 2285; puts $output_file "      );"
set line_num 2286; puts $output_file "  end component;"
set line_num 2287; puts $output_file "attribute syn_black_box of IBUFDS_LVDS_25 : component is true;"
set line_num 2288; puts $output_file ""
set line_num 2289; puts $output_file "  component IBUFDS_LVDS_25_DCI"
set line_num 2290; puts $output_file "    port("
set line_num 2291; puts $output_file "      O  : out std_ulogic;"
set line_num 2292; puts $output_file ""
set line_num 2293; puts $output_file "      I  : in  std_ulogic;"
set line_num 2294; puts $output_file "      IB : in  std_ulogic"
set line_num 2295; puts $output_file "      );"
set line_num 2296; puts $output_file "  end component;"
set line_num 2297; puts $output_file "attribute syn_black_box of IBUFDS_LVDS_25_DCI : component is true;"
set line_num 2298; puts $output_file ""
set line_num 2299; puts $output_file "  component IBUFDS_LVDS_33"
set line_num 2300; puts $output_file "    port("
set line_num 2301; puts $output_file "      O  : out std_ulogic;"
set line_num 2302; puts $output_file ""
set line_num 2303; puts $output_file "      I  : in  std_ulogic;"
set line_num 2304; puts $output_file "      IB : in  std_ulogic"
set line_num 2305; puts $output_file "      );"
set line_num 2306; puts $output_file "  end component;"
set line_num 2307; puts $output_file "attribute syn_black_box of IBUFDS_LVDS_33 : component is true;"
set line_num 2308; puts $output_file ""
set line_num 2309; puts $output_file "  component IBUFDS_LVDS_33_DCI"
set line_num 2310; puts $output_file "    port("
set line_num 2311; puts $output_file "      O  : out std_ulogic;"
set line_num 2312; puts $output_file ""
set line_num 2313; puts $output_file "      I  : in  std_ulogic;"
set line_num 2314; puts $output_file "      IB : in  std_ulogic"
set line_num 2315; puts $output_file "      );"
set line_num 2316; puts $output_file "  end component;"
set line_num 2317; puts $output_file "attribute syn_black_box of IBUFDS_LVDS_33_DCI : component is true;"
set line_num 2318; puts $output_file ""
set line_num 2319; puts $output_file "  component IBUFDS_LVDSEXT_25"
set line_num 2320; puts $output_file "    port("
set line_num 2321; puts $output_file "      O  : out std_ulogic;"
set line_num 2322; puts $output_file ""
set line_num 2323; puts $output_file "      I  : in  std_ulogic;"
set line_num 2324; puts $output_file "      IB : in  std_ulogic"
set line_num 2325; puts $output_file "      );"
set line_num 2326; puts $output_file "  end component;"
set line_num 2327; puts $output_file "attribute syn_black_box of IBUFDS_LVDSEXT_25 : component is true;"
set line_num 2328; puts $output_file ""
set line_num 2329; puts $output_file "  component IBUFDS_LVDSEXT_25_DCI"
set line_num 2330; puts $output_file "    port("
set line_num 2331; puts $output_file "      O  : out std_ulogic;"
set line_num 2332; puts $output_file ""
set line_num 2333; puts $output_file "      I  : in  std_ulogic;"
set line_num 2334; puts $output_file "      IB : in  std_ulogic"
set line_num 2335; puts $output_file "      );"
set line_num 2336; puts $output_file "  end component;"
set line_num 2337; puts $output_file "attribute syn_black_box of IBUFDS_LVDSEXT_25_DCI : component is true;"
set line_num 2338; puts $output_file ""
set line_num 2339; puts $output_file "  component IBUFDS_LVDSEXT_33"
set line_num 2340; puts $output_file "    port("
set line_num 2341; puts $output_file "      O  : out std_ulogic;"
set line_num 2342; puts $output_file ""
set line_num 2343; puts $output_file "      I  : in  std_ulogic;"
set line_num 2344; puts $output_file "      IB : in  std_ulogic"
set line_num 2345; puts $output_file "      );"
set line_num 2346; puts $output_file "  end component;"
set line_num 2347; puts $output_file "attribute syn_black_box of IBUFDS_LVDSEXT_33 : component is true;"
set line_num 2348; puts $output_file ""
set line_num 2349; puts $output_file "  component IBUFDS_LVDSEXT_33_DCI"
set line_num 2350; puts $output_file "    port("
set line_num 2351; puts $output_file "      O  : out std_ulogic;"
set line_num 2352; puts $output_file ""
set line_num 2353; puts $output_file "      I  : in  std_ulogic;"
set line_num 2354; puts $output_file "      IB : in  std_ulogic"
set line_num 2355; puts $output_file "      );"
set line_num 2356; puts $output_file "  end component;"
set line_num 2357; puts $output_file "attribute syn_black_box of IBUFDS_LVDSEXT_33_DCI : component is true;"
set line_num 2358; puts $output_file ""
set line_num 2359; puts $output_file "  component IBUFDS_LVPECL_25"
set line_num 2360; puts $output_file "    port("
set line_num 2361; puts $output_file "      O  : out std_ulogic;"
set line_num 2362; puts $output_file ""
set line_num 2363; puts $output_file "      I  : in  std_ulogic;"
set line_num 2364; puts $output_file "      IB : in  std_ulogic"
set line_num 2365; puts $output_file "      );"
set line_num 2366; puts $output_file "  end component;"
set line_num 2367; puts $output_file "attribute syn_black_box of IBUFDS_LVPECL_25 : component is true;"
set line_num 2368; puts $output_file ""
set line_num 2369; puts $output_file "  component IBUFDS_LVPECL_33"
set line_num 2370; puts $output_file "    port("
set line_num 2371; puts $output_file "      O  : out std_ulogic;"
set line_num 2372; puts $output_file ""
set line_num 2373; puts $output_file "      I  : in  std_ulogic;"
set line_num 2374; puts $output_file "      IB : in  std_ulogic"
set line_num 2375; puts $output_file "      );"
set line_num 2376; puts $output_file "  end component;"
set line_num 2377; puts $output_file "attribute syn_black_box of IBUFDS_LVPECL_33 : component is true;"
set line_num 2378; puts $output_file ""
set line_num 2379; puts $output_file "  component IBUFDS_ULVDS_25"
set line_num 2380; puts $output_file "    port("
set line_num 2381; puts $output_file "      O  : out std_ulogic;"
set line_num 2382; puts $output_file ""
set line_num 2383; puts $output_file "      I  : in  std_ulogic;"
set line_num 2384; puts $output_file "      IB : in  std_ulogic"
set line_num 2385; puts $output_file "      );"
set line_num 2386; puts $output_file "  end component;"
set line_num 2387; puts $output_file "attribute syn_black_box of IBUFDS_ULVDS_25 : component is true;"
set line_num 2388; puts $output_file ""
set line_num 2389; puts $output_file "  component IBUFG"
set line_num 2390; puts $output_file "    generic("
set line_num 2391; puts $output_file "      CAPACITANCE : string := \"DONT_CARE\";"
set line_num 2392; puts $output_file "      IOSTANDARD  : string := \"DEFAULT\""
set line_num 2393; puts $output_file "      );"
set line_num 2394; puts $output_file ""
set line_num 2395; puts $output_file "    port("
set line_num 2396; puts $output_file "      O : out std_ulogic;"
set line_num 2397; puts $output_file ""
set line_num 2398; puts $output_file "      I : in  std_ulogic"
set line_num 2399; puts $output_file "      );"
set line_num 2400; puts $output_file "  end component;"
set line_num 2401; puts $output_file "attribute syn_black_box of IBUFG : component is true;"
set line_num 2402; puts $output_file ""
set line_num 2403; puts $output_file "  component IBUFG_AGP"
set line_num 2404; puts $output_file "    port("
set line_num 2405; puts $output_file "      O : out std_ulogic;"
set line_num 2406; puts $output_file ""
set line_num 2407; puts $output_file "      I : in  std_ulogic"
set line_num 2408; puts $output_file "      );"
set line_num 2409; puts $output_file "  end component;"
set line_num 2410; puts $output_file "attribute syn_black_box of IBUFG_AGP : component is true;"
set line_num 2411; puts $output_file ""
set line_num 2412; puts $output_file "  component IBUFG_CTT"
set line_num 2413; puts $output_file "    port("
set line_num 2414; puts $output_file "      O : out std_ulogic;"
set line_num 2415; puts $output_file ""
set line_num 2416; puts $output_file "      I : in  std_ulogic"
set line_num 2417; puts $output_file "      );"
set line_num 2418; puts $output_file "  end component;"
set line_num 2419; puts $output_file "attribute syn_black_box of IBUFG_CTT : component is true;"
set line_num 2420; puts $output_file ""
set line_num 2421; puts $output_file "  component IBUFG_GTL"
set line_num 2422; puts $output_file "    port("
set line_num 2423; puts $output_file "      O : out std_ulogic;"
set line_num 2424; puts $output_file ""
set line_num 2425; puts $output_file "      I : in  std_ulogic"
set line_num 2426; puts $output_file "      );"
set line_num 2427; puts $output_file "  end component;"
set line_num 2428; puts $output_file "attribute syn_black_box of IBUFG_GTL : component is true;"
set line_num 2429; puts $output_file ""
set line_num 2430; puts $output_file "  component IBUFG_GTL_DCI"
set line_num 2431; puts $output_file "    port("
set line_num 2432; puts $output_file "      O : out std_ulogic;"
set line_num 2433; puts $output_file ""
set line_num 2434; puts $output_file "      I : in  std_ulogic"
set line_num 2435; puts $output_file "      );"
set line_num 2436; puts $output_file "  end component;"
set line_num 2437; puts $output_file "attribute syn_black_box of IBUFG_GTL_DCI : component is true;"
set line_num 2438; puts $output_file ""
set line_num 2439; puts $output_file "  component IBUFG_GTLP"
set line_num 2440; puts $output_file "    port("
set line_num 2441; puts $output_file "      O : out std_ulogic;"
set line_num 2442; puts $output_file ""
set line_num 2443; puts $output_file "      I : in  std_ulogic"
set line_num 2444; puts $output_file "      );"
set line_num 2445; puts $output_file "  end component;"
set line_num 2446; puts $output_file "attribute syn_black_box of IBUFG_GTLP : component is true;"
set line_num 2447; puts $output_file ""
set line_num 2448; puts $output_file "  component IBUFG_GTLP_DCI"
set line_num 2449; puts $output_file "    port("
set line_num 2450; puts $output_file "      O : out std_ulogic;"
set line_num 2451; puts $output_file ""
set line_num 2452; puts $output_file "      I : in  std_ulogic"
set line_num 2453; puts $output_file "      );"
set line_num 2454; puts $output_file "  end component;"
set line_num 2455; puts $output_file "attribute syn_black_box of IBUFG_GTLP_DCI : component is true;"
set line_num 2456; puts $output_file ""
set line_num 2457; puts $output_file "  component IBUFG_HSTL_I"
set line_num 2458; puts $output_file "    port("
set line_num 2459; puts $output_file "      O : out std_ulogic;"
set line_num 2460; puts $output_file ""
set line_num 2461; puts $output_file "      I : in  std_ulogic"
set line_num 2462; puts $output_file "      );"
set line_num 2463; puts $output_file "  end component;"
set line_num 2464; puts $output_file "attribute syn_black_box of IBUFG_HSTL_I : component is true;"
set line_num 2465; puts $output_file ""
set line_num 2466; puts $output_file "  component IBUFG_HSTL_I_18"
set line_num 2467; puts $output_file "    port("
set line_num 2468; puts $output_file "      O : out std_ulogic;"
set line_num 2469; puts $output_file ""
set line_num 2470; puts $output_file "      I : in  std_ulogic"
set line_num 2471; puts $output_file "      );"
set line_num 2472; puts $output_file "  end component;"
set line_num 2473; puts $output_file "attribute syn_black_box of IBUFG_HSTL_I_18 : component is true;"
set line_num 2474; puts $output_file ""
set line_num 2475; puts $output_file "  component IBUFG_HSTL_I_DCI"
set line_num 2476; puts $output_file "    port("
set line_num 2477; puts $output_file "      O : out std_ulogic;"
set line_num 2478; puts $output_file ""
set line_num 2479; puts $output_file "      I : in  std_ulogic"
set line_num 2480; puts $output_file "      );"
set line_num 2481; puts $output_file "  end component;"
set line_num 2482; puts $output_file "attribute syn_black_box of IBUFG_HSTL_I_DCI : component is true;"
set line_num 2483; puts $output_file ""
set line_num 2484; puts $output_file "  component IBUFG_HSTL_I_DCI_18"
set line_num 2485; puts $output_file "    port("
set line_num 2486; puts $output_file "      O : out std_ulogic;"
set line_num 2487; puts $output_file ""
set line_num 2488; puts $output_file "      I : in  std_ulogic"
set line_num 2489; puts $output_file "      );"
set line_num 2490; puts $output_file "  end component;"
set line_num 2491; puts $output_file "attribute syn_black_box of IBUFG_HSTL_I_DCI_18 : component is true;"
set line_num 2492; puts $output_file ""
set line_num 2493; puts $output_file "  component IBUFG_HSTL_II"
set line_num 2494; puts $output_file "    port("
set line_num 2495; puts $output_file "      O : out std_ulogic;"
set line_num 2496; puts $output_file ""
set line_num 2497; puts $output_file "      I : in  std_ulogic"
set line_num 2498; puts $output_file "      );"
set line_num 2499; puts $output_file "  end component;"
set line_num 2500; puts $output_file "attribute syn_black_box of IBUFG_HSTL_II : component is true;"
set line_num 2501; puts $output_file ""
set line_num 2502; puts $output_file "  component IBUFG_HSTL_II_18"
set line_num 2503; puts $output_file "    port("
set line_num 2504; puts $output_file "      O : out std_ulogic;"
set line_num 2505; puts $output_file ""
set line_num 2506; puts $output_file "      I : in  std_ulogic"
set line_num 2507; puts $output_file "      );"
set line_num 2508; puts $output_file "  end component;"
set line_num 2509; puts $output_file "attribute syn_black_box of IBUFG_HSTL_II_18 : component is true;"
set line_num 2510; puts $output_file ""
set line_num 2511; puts $output_file "  component IBUFG_HSTL_II_DCI"
set line_num 2512; puts $output_file "    port("
set line_num 2513; puts $output_file "      O : out std_ulogic;"
set line_num 2514; puts $output_file ""
set line_num 2515; puts $output_file "      I : in  std_ulogic"
set line_num 2516; puts $output_file "      );"
set line_num 2517; puts $output_file "  end component;"
set line_num 2518; puts $output_file "attribute syn_black_box of IBUFG_HSTL_II_DCI : component is true;"
set line_num 2519; puts $output_file ""
set line_num 2520; puts $output_file "  component IBUFG_HSTL_II_DCI_18"
set line_num 2521; puts $output_file "    port("
set line_num 2522; puts $output_file "      O : out std_ulogic;"
set line_num 2523; puts $output_file ""
set line_num 2524; puts $output_file "      I : in  std_ulogic"
set line_num 2525; puts $output_file "      );"
set line_num 2526; puts $output_file "  end component;"
set line_num 2527; puts $output_file "attribute syn_black_box of IBUFG_HSTL_II_DCI_18 : component is true;"
set line_num 2528; puts $output_file ""
set line_num 2529; puts $output_file "  component IBUFG_HSTL_III"
set line_num 2530; puts $output_file "    port("
set line_num 2531; puts $output_file "      O : out std_ulogic;"
set line_num 2532; puts $output_file ""
set line_num 2533; puts $output_file "      I : in  std_ulogic"
set line_num 2534; puts $output_file "      );"
set line_num 2535; puts $output_file "  end component;"
set line_num 2536; puts $output_file "attribute syn_black_box of IBUFG_HSTL_III : component is true;"
set line_num 2537; puts $output_file ""
set line_num 2538; puts $output_file "  component IBUFG_HSTL_III_18"
set line_num 2539; puts $output_file "    port("
set line_num 2540; puts $output_file "      O : out std_ulogic;"
set line_num 2541; puts $output_file ""
set line_num 2542; puts $output_file "      I : in  std_ulogic"
set line_num 2543; puts $output_file "      );"
set line_num 2544; puts $output_file "  end component;"
set line_num 2545; puts $output_file "attribute syn_black_box of IBUFG_HSTL_III_18 : component is true;"
set line_num 2546; puts $output_file ""
set line_num 2547; puts $output_file "  component IBUFG_HSTL_III_DCI"
set line_num 2548; puts $output_file "    port("
set line_num 2549; puts $output_file "      O : out std_ulogic;"
set line_num 2550; puts $output_file ""
set line_num 2551; puts $output_file "      I : in  std_ulogic"
set line_num 2552; puts $output_file "      );"
set line_num 2553; puts $output_file "  end component;"
set line_num 2554; puts $output_file "attribute syn_black_box of IBUFG_HSTL_III_DCI : component is true;"
set line_num 2555; puts $output_file ""
set line_num 2556; puts $output_file "  component IBUFG_HSTL_III_DCI_18"
set line_num 2557; puts $output_file "    port("
set line_num 2558; puts $output_file "      O : out std_ulogic;"
set line_num 2559; puts $output_file ""
set line_num 2560; puts $output_file "      I : in  std_ulogic"
set line_num 2561; puts $output_file "      );"
set line_num 2562; puts $output_file "  end component;"
set line_num 2563; puts $output_file "attribute syn_black_box of IBUFG_HSTL_III_DCI_18 : component is true;"
set line_num 2564; puts $output_file ""
set line_num 2565; puts $output_file "  component IBUFG_HSTL_IV"
set line_num 2566; puts $output_file "    port("
set line_num 2567; puts $output_file "      O : out std_ulogic;"
set line_num 2568; puts $output_file ""
set line_num 2569; puts $output_file "      I : in  std_ulogic"
set line_num 2570; puts $output_file "      );"
set line_num 2571; puts $output_file "  end component;"
set line_num 2572; puts $output_file "attribute syn_black_box of IBUFG_HSTL_IV : component is true;"
set line_num 2573; puts $output_file ""
set line_num 2574; puts $output_file "  component IBUFG_HSTL_IV_18"
set line_num 2575; puts $output_file "    port("
set line_num 2576; puts $output_file "      O : out std_ulogic;"
set line_num 2577; puts $output_file ""
set line_num 2578; puts $output_file "      I : in  std_ulogic"
set line_num 2579; puts $output_file "      );"
set line_num 2580; puts $output_file "  end component;"
set line_num 2581; puts $output_file "attribute syn_black_box of IBUFG_HSTL_IV_18 : component is true;"
set line_num 2582; puts $output_file ""
set line_num 2583; puts $output_file "  component IBUFG_HSTL_IV_DCI"
set line_num 2584; puts $output_file "    port("
set line_num 2585; puts $output_file "      O : out std_ulogic;"
set line_num 2586; puts $output_file ""
set line_num 2587; puts $output_file "      I : in  std_ulogic"
set line_num 2588; puts $output_file "      );"
set line_num 2589; puts $output_file "  end component;"
set line_num 2590; puts $output_file "attribute syn_black_box of IBUFG_HSTL_IV_DCI : component is true;"
set line_num 2591; puts $output_file ""
set line_num 2592; puts $output_file "  component IBUFG_HSTL_IV_DCI_18"
set line_num 2593; puts $output_file "    port("
set line_num 2594; puts $output_file "      O : out std_ulogic;"
set line_num 2595; puts $output_file ""
set line_num 2596; puts $output_file "      I : in  std_ulogic"
set line_num 2597; puts $output_file "      );"
set line_num 2598; puts $output_file "  end component;"
set line_num 2599; puts $output_file "attribute syn_black_box of IBUFG_HSTL_IV_DCI_18 : component is true;"
set line_num 2600; puts $output_file ""
set line_num 2601; puts $output_file "  component IBUFG_LVCMOS12"
set line_num 2602; puts $output_file "    port("
set line_num 2603; puts $output_file "      O : out std_ulogic;"
set line_num 2604; puts $output_file ""
set line_num 2605; puts $output_file "      I : in  std_ulogic"
set line_num 2606; puts $output_file "      );"
set line_num 2607; puts $output_file "  end component;"
set line_num 2608; puts $output_file "attribute syn_black_box of IBUFG_LVCMOS12 : component is true;"
set line_num 2609; puts $output_file ""
set line_num 2610; puts $output_file "  component IBUFG_LVCMOS15"
set line_num 2611; puts $output_file "    port("
set line_num 2612; puts $output_file "      O : out std_ulogic;"
set line_num 2613; puts $output_file ""
set line_num 2614; puts $output_file "      I : in  std_ulogic"
set line_num 2615; puts $output_file "      );"
set line_num 2616; puts $output_file "  end component;"
set line_num 2617; puts $output_file "attribute syn_black_box of IBUFG_LVCMOS15 : component is true;"
set line_num 2618; puts $output_file ""
set line_num 2619; puts $output_file "  component IBUFG_LVCMOS18"
set line_num 2620; puts $output_file "    port("
set line_num 2621; puts $output_file "      O : out std_ulogic;"
set line_num 2622; puts $output_file ""
set line_num 2623; puts $output_file "      I : in  std_ulogic"
set line_num 2624; puts $output_file "      );"
set line_num 2625; puts $output_file "  end component;"
set line_num 2626; puts $output_file "attribute syn_black_box of IBUFG_LVCMOS18 : component is true;"
set line_num 2627; puts $output_file ""
set line_num 2628; puts $output_file "  component IBUFG_LVCMOS2"
set line_num 2629; puts $output_file "    port("
set line_num 2630; puts $output_file "      O : out std_ulogic;"
set line_num 2631; puts $output_file ""
set line_num 2632; puts $output_file "      I : in  std_ulogic"
set line_num 2633; puts $output_file "      );"
set line_num 2634; puts $output_file "  end component;"
set line_num 2635; puts $output_file "attribute syn_black_box of IBUFG_LVCMOS2 : component is true;"
set line_num 2636; puts $output_file ""
set line_num 2637; puts $output_file "  component IBUFG_LVCMOS25"
set line_num 2638; puts $output_file "    port("
set line_num 2639; puts $output_file "      O : out std_ulogic;"
set line_num 2640; puts $output_file ""
set line_num 2641; puts $output_file "      I : in  std_ulogic"
set line_num 2642; puts $output_file "      );"
set line_num 2643; puts $output_file "  end component;"
set line_num 2644; puts $output_file "attribute syn_black_box of IBUFG_LVCMOS25 : component is true;"
set line_num 2645; puts $output_file ""
set line_num 2646; puts $output_file "  component IBUFG_LVCMOS33"
set line_num 2647; puts $output_file "    port("
set line_num 2648; puts $output_file "      O : out std_ulogic;"
set line_num 2649; puts $output_file ""
set line_num 2650; puts $output_file "      I : in  std_ulogic"
set line_num 2651; puts $output_file "      );"
set line_num 2652; puts $output_file "  end component;"
set line_num 2653; puts $output_file "attribute syn_black_box of IBUFG_LVCMOS33 : component is true;"
set line_num 2654; puts $output_file ""
set line_num 2655; puts $output_file "  component IBUFG_LVDCI_15"
set line_num 2656; puts $output_file "    port("
set line_num 2657; puts $output_file "      O : out std_ulogic;"
set line_num 2658; puts $output_file ""
set line_num 2659; puts $output_file "      I : in  std_ulogic"
set line_num 2660; puts $output_file "      );"
set line_num 2661; puts $output_file "  end component;"
set line_num 2662; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_15 : component is true;"
set line_num 2663; puts $output_file ""
set line_num 2664; puts $output_file "  component IBUFG_LVDCI_18"
set line_num 2665; puts $output_file "    port("
set line_num 2666; puts $output_file "      O : out std_ulogic;"
set line_num 2667; puts $output_file ""
set line_num 2668; puts $output_file "      I : in  std_ulogic"
set line_num 2669; puts $output_file "      );"
set line_num 2670; puts $output_file "  end component;"
set line_num 2671; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_18 : component is true;"
set line_num 2672; puts $output_file ""
set line_num 2673; puts $output_file "  component IBUFG_LVDCI_25"
set line_num 2674; puts $output_file "    port("
set line_num 2675; puts $output_file "      O : out std_ulogic;"
set line_num 2676; puts $output_file ""
set line_num 2677; puts $output_file "      I : in  std_ulogic"
set line_num 2678; puts $output_file "      );"
set line_num 2679; puts $output_file "  end component;"
set line_num 2680; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_25 : component is true;"
set line_num 2681; puts $output_file ""
set line_num 2682; puts $output_file "  component IBUFG_LVDCI_33"
set line_num 2683; puts $output_file "    port("
set line_num 2684; puts $output_file "      O : out std_ulogic;"
set line_num 2685; puts $output_file ""
set line_num 2686; puts $output_file "      I : in  std_ulogic"
set line_num 2687; puts $output_file "      );"
set line_num 2688; puts $output_file "  end component;"
set line_num 2689; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_33 : component is true;"
set line_num 2690; puts $output_file ""
set line_num 2691; puts $output_file "  component IBUFG_LVDCI_DV2_15"
set line_num 2692; puts $output_file "    port("
set line_num 2693; puts $output_file "      O : out std_ulogic;"
set line_num 2694; puts $output_file ""
set line_num 2695; puts $output_file "      I : in  std_ulogic"
set line_num 2696; puts $output_file "      );"
set line_num 2697; puts $output_file "  end component;"
set line_num 2698; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_DV2_15 : component is true;"
set line_num 2699; puts $output_file ""
set line_num 2700; puts $output_file "  component IBUFG_LVDCI_DV2_18"
set line_num 2701; puts $output_file "    port("
set line_num 2702; puts $output_file "      O : out std_ulogic;"
set line_num 2703; puts $output_file ""
set line_num 2704; puts $output_file "      I : in  std_ulogic"
set line_num 2705; puts $output_file "      );"
set line_num 2706; puts $output_file "  end component;"
set line_num 2707; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_DV2_18 : component is true;"
set line_num 2708; puts $output_file ""
set line_num 2709; puts $output_file "  component IBUFG_LVDCI_DV2_25"
set line_num 2710; puts $output_file "    port("
set line_num 2711; puts $output_file "      O : out std_ulogic;"
set line_num 2712; puts $output_file ""
set line_num 2713; puts $output_file "      I : in  std_ulogic"
set line_num 2714; puts $output_file "      );"
set line_num 2715; puts $output_file "  end component;"
set line_num 2716; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_DV2_25 : component is true;"
set line_num 2717; puts $output_file ""
set line_num 2718; puts $output_file "  component IBUFG_LVDCI_DV2_33"
set line_num 2719; puts $output_file "    port("
set line_num 2720; puts $output_file "      O : out std_ulogic;"
set line_num 2721; puts $output_file ""
set line_num 2722; puts $output_file "      I : in  std_ulogic"
set line_num 2723; puts $output_file "      );"
set line_num 2724; puts $output_file "  end component;"
set line_num 2725; puts $output_file "attribute syn_black_box of IBUFG_LVDCI_DV2_33 : component is true;"
set line_num 2726; puts $output_file ""
set line_num 2727; puts $output_file "  component IBUFG_LVDS"
set line_num 2728; puts $output_file "    port("
set line_num 2729; puts $output_file "      O : out std_ulogic;"
set line_num 2730; puts $output_file ""
set line_num 2731; puts $output_file "      I : in  std_ulogic"
set line_num 2732; puts $output_file "      );"
set line_num 2733; puts $output_file "  end component;"
set line_num 2734; puts $output_file "attribute syn_black_box of IBUFG_LVDS : component is true;"
set line_num 2735; puts $output_file ""
set line_num 2736; puts $output_file "  component IBUFG_LVPECL"
set line_num 2737; puts $output_file "    port("
set line_num 2738; puts $output_file "      O : out std_ulogic;"
set line_num 2739; puts $output_file ""
set line_num 2740; puts $output_file "      I : in  std_ulogic"
set line_num 2741; puts $output_file "      );"
set line_num 2742; puts $output_file "  end component;"
set line_num 2743; puts $output_file "attribute syn_black_box of IBUFG_LVPECL : component is true;"
set line_num 2744; puts $output_file ""
set line_num 2745; puts $output_file "  component IBUFG_LVTTL"
set line_num 2746; puts $output_file "    port("
set line_num 2747; puts $output_file "      O : out std_ulogic;"
set line_num 2748; puts $output_file ""
set line_num 2749; puts $output_file "      I : in  std_ulogic"
set line_num 2750; puts $output_file "      );"
set line_num 2751; puts $output_file "  end component;"
set line_num 2752; puts $output_file "attribute syn_black_box of IBUFG_LVTTL : component is true;"
set line_num 2753; puts $output_file ""
set line_num 2754; puts $output_file "  component IBUFG_PCI33_3"
set line_num 2755; puts $output_file "    port("
set line_num 2756; puts $output_file "      O : out std_ulogic;"
set line_num 2757; puts $output_file ""
set line_num 2758; puts $output_file "      I : in  std_ulogic"
set line_num 2759; puts $output_file "      );"
set line_num 2760; puts $output_file "  end component;"
set line_num 2761; puts $output_file "attribute syn_black_box of IBUFG_PCI33_3 : component is true;"
set line_num 2762; puts $output_file ""
set line_num 2763; puts $output_file "  component IBUFG_PCI33_5"
set line_num 2764; puts $output_file "    port("
set line_num 2765; puts $output_file "      O : out std_ulogic;"
set line_num 2766; puts $output_file ""
set line_num 2767; puts $output_file "      I : in  std_ulogic"
set line_num 2768; puts $output_file "      );"
set line_num 2769; puts $output_file "  end component;"
set line_num 2770; puts $output_file "attribute syn_black_box of IBUFG_PCI33_5 : component is true;"
set line_num 2771; puts $output_file ""
set line_num 2772; puts $output_file "  component IBUFG_PCI66_3"
set line_num 2773; puts $output_file "    port("
set line_num 2774; puts $output_file "      O : out std_ulogic;"
set line_num 2775; puts $output_file ""
set line_num 2776; puts $output_file "      I : in  std_ulogic"
set line_num 2777; puts $output_file "      );"
set line_num 2778; puts $output_file "  end component;"
set line_num 2779; puts $output_file "attribute syn_black_box of IBUFG_PCI66_3 : component is true;"
set line_num 2780; puts $output_file ""
set line_num 2781; puts $output_file "  component IBUFG_PCIX"
set line_num 2782; puts $output_file "    port("
set line_num 2783; puts $output_file "      O : out std_ulogic;"
set line_num 2784; puts $output_file ""
set line_num 2785; puts $output_file "      I : in  std_ulogic"
set line_num 2786; puts $output_file "      );"
set line_num 2787; puts $output_file "  end component;"
set line_num 2788; puts $output_file "attribute syn_black_box of IBUFG_PCIX : component is true;"
set line_num 2789; puts $output_file ""
set line_num 2790; puts $output_file "  component IBUFG_PCIX66_3"
set line_num 2791; puts $output_file "    port("
set line_num 2792; puts $output_file "      O : out std_ulogic;"
set line_num 2793; puts $output_file ""
set line_num 2794; puts $output_file "      I : in  std_ulogic"
set line_num 2795; puts $output_file "      );"
set line_num 2796; puts $output_file "  end component;"
set line_num 2797; puts $output_file "attribute syn_black_box of IBUFG_PCIX66_3 : component is true;"
set line_num 2798; puts $output_file ""
set line_num 2799; puts $output_file "  component IBUFG_SSTL18_I"
set line_num 2800; puts $output_file "    port("
set line_num 2801; puts $output_file "      O : out std_ulogic;"
set line_num 2802; puts $output_file ""
set line_num 2803; puts $output_file "      I : in  std_ulogic"
set line_num 2804; puts $output_file "      );"
set line_num 2805; puts $output_file "  end component;"
set line_num 2806; puts $output_file "attribute syn_black_box of IBUFG_SSTL18_I : component is true;"
set line_num 2807; puts $output_file ""
set line_num 2808; puts $output_file "  component IBUFG_SSTL18_I_DCI"
set line_num 2809; puts $output_file "    port("
set line_num 2810; puts $output_file "      O : out std_ulogic;"
set line_num 2811; puts $output_file ""
set line_num 2812; puts $output_file "      I : in  std_ulogic"
set line_num 2813; puts $output_file "      );"
set line_num 2814; puts $output_file "  end component;"
set line_num 2815; puts $output_file "attribute syn_black_box of IBUFG_SSTL18_I_DCI : component is true;"
set line_num 2816; puts $output_file ""
set line_num 2817; puts $output_file "  component IBUFG_SSTL18_II"
set line_num 2818; puts $output_file "    port("
set line_num 2819; puts $output_file "      O : out std_ulogic;"
set line_num 2820; puts $output_file ""
set line_num 2821; puts $output_file "      I : in  std_ulogic"
set line_num 2822; puts $output_file "      );"
set line_num 2823; puts $output_file "  end component;"
set line_num 2824; puts $output_file "attribute syn_black_box of IBUFG_SSTL18_II : component is true;"
set line_num 2825; puts $output_file ""
set line_num 2826; puts $output_file "  component IBUFG_SSTL18_II_DCI"
set line_num 2827; puts $output_file "    port("
set line_num 2828; puts $output_file "      O : out std_ulogic;"
set line_num 2829; puts $output_file ""
set line_num 2830; puts $output_file "      I : in  std_ulogic"
set line_num 2831; puts $output_file "      );"
set line_num 2832; puts $output_file "  end component;"
set line_num 2833; puts $output_file "attribute syn_black_box of IBUFG_SSTL18_II_DCI : component is true;"
set line_num 2834; puts $output_file ""
set line_num 2835; puts $output_file "  component IBUFG_SSTL2_I"
set line_num 2836; puts $output_file "    port("
set line_num 2837; puts $output_file "      O : out std_ulogic;"
set line_num 2838; puts $output_file ""
set line_num 2839; puts $output_file "      I : in  std_ulogic"
set line_num 2840; puts $output_file "      );"
set line_num 2841; puts $output_file "  end component;"
set line_num 2842; puts $output_file "attribute syn_black_box of IBUFG_SSTL2_I : component is true;"
set line_num 2843; puts $output_file ""
set line_num 2844; puts $output_file "  component IBUFG_SSTL2_I_DCI"
set line_num 2845; puts $output_file "    port("
set line_num 2846; puts $output_file "      O : out std_ulogic;"
set line_num 2847; puts $output_file ""
set line_num 2848; puts $output_file "      I : in  std_ulogic"
set line_num 2849; puts $output_file "      );"
set line_num 2850; puts $output_file "  end component;"
set line_num 2851; puts $output_file "attribute syn_black_box of IBUFG_SSTL2_I_DCI : component is true;"
set line_num 2852; puts $output_file ""
set line_num 2853; puts $output_file "  component IBUFG_SSTL2_II"
set line_num 2854; puts $output_file "    port("
set line_num 2855; puts $output_file "      O : out std_ulogic;"
set line_num 2856; puts $output_file ""
set line_num 2857; puts $output_file "      I : in  std_ulogic"
set line_num 2858; puts $output_file "      );"
set line_num 2859; puts $output_file "  end component;"
set line_num 2860; puts $output_file "attribute syn_black_box of IBUFG_SSTL2_II : component is true;"
set line_num 2861; puts $output_file ""
set line_num 2862; puts $output_file "  component IBUFG_SSTL2_II_DCI"
set line_num 2863; puts $output_file "    port("
set line_num 2864; puts $output_file "      O : out std_ulogic;"
set line_num 2865; puts $output_file ""
set line_num 2866; puts $output_file "      I : in  std_ulogic"
set line_num 2867; puts $output_file "      );"
set line_num 2868; puts $output_file "  end component;"
set line_num 2869; puts $output_file "attribute syn_black_box of IBUFG_SSTL2_II_DCI : component is true;"
set line_num 2870; puts $output_file ""
set line_num 2871; puts $output_file "  component IBUFG_SSTL3_I"
set line_num 2872; puts $output_file "    port("
set line_num 2873; puts $output_file "      O : out std_ulogic;"
set line_num 2874; puts $output_file ""
set line_num 2875; puts $output_file "      I : in  std_ulogic"
set line_num 2876; puts $output_file "      );"
set line_num 2877; puts $output_file "  end component;"
set line_num 2878; puts $output_file "attribute syn_black_box of IBUFG_SSTL3_I : component is true;"
set line_num 2879; puts $output_file ""
set line_num 2880; puts $output_file "  component IBUFG_SSTL3_I_DCI"
set line_num 2881; puts $output_file "    port("
set line_num 2882; puts $output_file "      O : out std_ulogic;"
set line_num 2883; puts $output_file ""
set line_num 2884; puts $output_file "      I : in  std_ulogic"
set line_num 2885; puts $output_file "      );"
set line_num 2886; puts $output_file "  end component;"
set line_num 2887; puts $output_file "attribute syn_black_box of IBUFG_SSTL3_I_DCI : component is true;"
set line_num 2888; puts $output_file ""
set line_num 2889; puts $output_file "  component IBUFG_SSTL3_II"
set line_num 2890; puts $output_file "    port("
set line_num 2891; puts $output_file "      O : out std_ulogic;"
set line_num 2892; puts $output_file ""
set line_num 2893; puts $output_file "      I : in  std_ulogic"
set line_num 2894; puts $output_file "      );"
set line_num 2895; puts $output_file "  end component;"
set line_num 2896; puts $output_file "attribute syn_black_box of IBUFG_SSTL3_II : component is true;"
set line_num 2897; puts $output_file ""
set line_num 2898; puts $output_file "  component IBUFG_SSTL3_II_DCI"
set line_num 2899; puts $output_file "    port("
set line_num 2900; puts $output_file "      O : out std_ulogic;"
set line_num 2901; puts $output_file ""
set line_num 2902; puts $output_file "      I : in  std_ulogic"
set line_num 2903; puts $output_file "      );"
set line_num 2904; puts $output_file "  end component;"
set line_num 2905; puts $output_file "attribute syn_black_box of IBUFG_SSTL3_II_DCI : component is true;"
set line_num 2906; puts $output_file ""
set line_num 2907; puts $output_file "  component IBUFGDS"
set line_num 2908; puts $output_file "    generic("
set line_num 2909; puts $output_file "      CAPACITANCE : string  := \"DONT_CARE\";"
set line_num 2910; puts $output_file "      DIFF_TERM   : boolean :=  FALSE;"
set line_num 2911; puts $output_file "      IOSTANDARD  : string  := \"DEFAULT\""
set line_num 2912; puts $output_file "      );"
set line_num 2913; puts $output_file ""
set line_num 2914; puts $output_file "    port("
set line_num 2915; puts $output_file "      O  : out std_ulogic;"
set line_num 2916; puts $output_file ""
set line_num 2917; puts $output_file "      I  : in  std_ulogic;"
set line_num 2918; puts $output_file "      IB : in  std_ulogic"
set line_num 2919; puts $output_file "      );"
set line_num 2920; puts $output_file "  end component;"
set line_num 2921; puts $output_file "attribute syn_black_box of IBUFGDS : component is true;"
set line_num 2922; puts $output_file ""
set line_num 2923; puts $output_file "  component IBUFGDS_BLVDS_25"
set line_num 2924; puts $output_file "    port("
set line_num 2925; puts $output_file "      O  : out std_ulogic;"
set line_num 2926; puts $output_file ""
set line_num 2927; puts $output_file "      I  : in  std_ulogic;"
set line_num 2928; puts $output_file "      IB : in  std_ulogic"
set line_num 2929; puts $output_file "      );"
set line_num 2930; puts $output_file "  end component;"
set line_num 2931; puts $output_file "attribute syn_black_box of IBUFGDS_BLVDS_25 : component is true;"
set line_num 2932; puts $output_file ""
set line_num 2933; puts $output_file "component IBUFGDS_DIFF_OUT"
set line_num 2934; puts $output_file "-- synopsys translate_off"
set line_num 2935; puts $output_file "   generic("
set line_num 2936; puts $output_file "--      TimingChecksOn: Boolean := TRUE;"
set line_num 2937; puts $output_file "--      InstancePath: STRING := \"*\";"
set line_num 2938; puts $output_file "--      Xon: Boolean := True;"
set line_num 2939; puts $output_file "--      MsgOn: Boolean := False;"
set line_num 2940; puts $output_file "--      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);"
set line_num 2941; puts $output_file "--      tpd_IB_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);"
set line_num 2942; puts $output_file "--      tpd_I_OB                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);"
set line_num 2943; puts $output_file "--      tpd_IB_OB                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);            "
set line_num 2944; puts $output_file "--      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 2945; puts $output_file "--      tipd_IB                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);      "
set line_num 2946; puts $output_file "      IOSTANDARD                     :  string := \"LVCMOS25\"          "
set line_num 2947; puts $output_file "      );"
set line_num 2948; puts $output_file ""
set line_num 2949; puts $output_file "-- synopsys translate_on   "
set line_num 2950; puts $output_file "   port("
set line_num 2951; puts $output_file "      O                              :	out   STD_ULOGIC;"
set line_num 2952; puts $output_file "      OB                              :	out   STD_ULOGIC;      "
set line_num 2953; puts $output_file "      "
set line_num 2954; puts $output_file "      I                              :	in    STD_ULOGIC;"
set line_num 2955; puts $output_file "      IB                              :	in    STD_ULOGIC      "
set line_num 2956; puts $output_file "      );  "
set line_num 2957; puts $output_file "end component;"
set line_num 2958; puts $output_file "attribute syn_black_box of IBUFGDS_DIFF_OUT : component is true;"
set line_num 2959; puts $output_file ""
set line_num 2960; puts $output_file "  component IBUFGDS_LDT_25"
set line_num 2961; puts $output_file "    port("
set line_num 2962; puts $output_file "      O  : out std_ulogic;"
set line_num 2963; puts $output_file ""
set line_num 2964; puts $output_file "      I  : in  std_ulogic;"
set line_num 2965; puts $output_file "      IB : in  std_ulogic"
set line_num 2966; puts $output_file "      );"
set line_num 2967; puts $output_file "  end component;"
set line_num 2968; puts $output_file "attribute syn_black_box of IBUFGDS_LDT_25 : component is true;"
set line_num 2969; puts $output_file ""
set line_num 2970; puts $output_file "  component IBUFGDS_LVDS_25"
set line_num 2971; puts $output_file "    port("
set line_num 2972; puts $output_file "      O  : out std_ulogic;"
set line_num 2973; puts $output_file ""
set line_num 2974; puts $output_file "      I  : in  std_ulogic;"
set line_num 2975; puts $output_file "      IB : in  std_ulogic"
set line_num 2976; puts $output_file "      );"
set line_num 2977; puts $output_file "  end component;"
set line_num 2978; puts $output_file "attribute syn_black_box of IBUFGDS_LVDS_25 : component is true;"
set line_num 2979; puts $output_file ""
set line_num 2980; puts $output_file "  component IBUFGDS_LVDS_25_DCI"
set line_num 2981; puts $output_file "    port("
set line_num 2982; puts $output_file "      O  : out std_ulogic;"
set line_num 2983; puts $output_file ""
set line_num 2984; puts $output_file "      I  : in  std_ulogic;"
set line_num 2985; puts $output_file "      IB : in  std_ulogic"
set line_num 2986; puts $output_file "      );"
set line_num 2987; puts $output_file "  end component;"
set line_num 2988; puts $output_file "attribute syn_black_box of IBUFGDS_LVDS_25_DCI : component is true;"
set line_num 2989; puts $output_file ""
set line_num 2990; puts $output_file "  component IBUFGDS_LVDS_33"
set line_num 2991; puts $output_file "    port("
set line_num 2992; puts $output_file "      O  : out std_ulogic;"
set line_num 2993; puts $output_file ""
set line_num 2994; puts $output_file "      I  : in  std_ulogic;"
set line_num 2995; puts $output_file "      IB : in  std_ulogic"
set line_num 2996; puts $output_file "      );"
set line_num 2997; puts $output_file "  end component;"
set line_num 2998; puts $output_file "attribute syn_black_box of IBUFGDS_LVDS_33 : component is true;"
set line_num 2999; puts $output_file ""
set line_num 3000; puts $output_file "  component IBUFGDS_LVDS_33_DCI"
set line_num 3001; puts $output_file "    port("
set line_num 3002; puts $output_file "      O  : out std_ulogic;"
set line_num 3003; puts $output_file ""
set line_num 3004; puts $output_file "      I  : in  std_ulogic;"
set line_num 3005; puts $output_file "      IB : in  std_ulogic"
set line_num 3006; puts $output_file "      );"
set line_num 3007; puts $output_file "  end component;"
set line_num 3008; puts $output_file "attribute syn_black_box of IBUFGDS_LVDS_33_DCI : component is true;"
set line_num 3009; puts $output_file ""
set line_num 3010; puts $output_file "  component IBUFGDS_LVDSEXT_25"
set line_num 3011; puts $output_file "    port("
set line_num 3012; puts $output_file "      O  : out std_ulogic;"
set line_num 3013; puts $output_file ""
set line_num 3014; puts $output_file "      I  : in  std_ulogic;"
set line_num 3015; puts $output_file "      IB : in  std_ulogic"
set line_num 3016; puts $output_file "      );"
set line_num 3017; puts $output_file "  end component;"
set line_num 3018; puts $output_file "attribute syn_black_box of IBUFGDS_LVDSEXT_25 : component is true;"
set line_num 3019; puts $output_file ""
set line_num 3020; puts $output_file "  component IBUFGDS_LVDSEXT_25_DCI"
set line_num 3021; puts $output_file "    port("
set line_num 3022; puts $output_file "      O  : out std_ulogic;"
set line_num 3023; puts $output_file ""
set line_num 3024; puts $output_file "      I  : in  std_ulogic;"
set line_num 3025; puts $output_file "      IB : in  std_ulogic"
set line_num 3026; puts $output_file "      );"
set line_num 3027; puts $output_file "  end component;"
set line_num 3028; puts $output_file "attribute syn_black_box of IBUFGDS_LVDSEXT_25_DCI : component is true;"
set line_num 3029; puts $output_file ""
set line_num 3030; puts $output_file "  component IBUFGDS_LVDSEXT_33"
set line_num 3031; puts $output_file "    port("
set line_num 3032; puts $output_file "      O  : out std_ulogic;"
set line_num 3033; puts $output_file ""
set line_num 3034; puts $output_file "      I  : in  std_ulogic;"
set line_num 3035; puts $output_file "      IB : in  std_ulogic"
set line_num 3036; puts $output_file "      );"
set line_num 3037; puts $output_file "  end component;"
set line_num 3038; puts $output_file "attribute syn_black_box of IBUFGDS_LVDSEXT_33 : component is true;"
set line_num 3039; puts $output_file ""
set line_num 3040; puts $output_file "  component IBUFGDS_LVDSEXT_33_DCI"
set line_num 3041; puts $output_file "    port("
set line_num 3042; puts $output_file "      O  : out std_ulogic;"
set line_num 3043; puts $output_file ""
set line_num 3044; puts $output_file "      I  : in  std_ulogic;"
set line_num 3045; puts $output_file "      IB : in  std_ulogic"
set line_num 3046; puts $output_file "      );"
set line_num 3047; puts $output_file "  end component;"
set line_num 3048; puts $output_file "attribute syn_black_box of IBUFGDS_LVDSEXT_33_DCI : component is true;"
set line_num 3049; puts $output_file ""
set line_num 3050; puts $output_file "  component IBUFGDS_LVPECL_25"
set line_num 3051; puts $output_file "    port("
set line_num 3052; puts $output_file "      O  : out std_ulogic;"
set line_num 3053; puts $output_file ""
set line_num 3054; puts $output_file "      I  : in  std_ulogic;"
set line_num 3055; puts $output_file "      IB : in  std_ulogic"
set line_num 3056; puts $output_file "      );"
set line_num 3057; puts $output_file "  end component;"
set line_num 3058; puts $output_file "attribute syn_black_box of IBUFGDS_LVPECL_25 : component is true;"
set line_num 3059; puts $output_file ""
set line_num 3060; puts $output_file "  component IBUFGDS_LVPECL_33"
set line_num 3061; puts $output_file "    port("
set line_num 3062; puts $output_file "      O  : out std_ulogic;"
set line_num 3063; puts $output_file ""
set line_num 3064; puts $output_file "      I  : in  std_ulogic;"
set line_num 3065; puts $output_file "      IB : in  std_ulogic"
set line_num 3066; puts $output_file "      );"
set line_num 3067; puts $output_file "  end component;"
set line_num 3068; puts $output_file "attribute syn_black_box of IBUFGDS_LVPECL_33 : component is true;"
set line_num 3069; puts $output_file ""
set line_num 3070; puts $output_file "  component IBUFGDS_ULVDS_25"
set line_num 3071; puts $output_file "    port("
set line_num 3072; puts $output_file "      O  : out std_ulogic;"
set line_num 3073; puts $output_file ""
set line_num 3074; puts $output_file "      I  : in  std_ulogic;"
set line_num 3075; puts $output_file "      IB : in  std_ulogic"
set line_num 3076; puts $output_file "      );"
set line_num 3077; puts $output_file "  end component;"
set line_num 3078; puts $output_file "attribute syn_black_box of IBUFGDS_ULVDS_25 : component is true;"
set line_num 3079; puts $output_file ""
set line_num 3080; puts $output_file "  component ICAP_VIRTEX2"
set line_num 3081; puts $output_file "    port("
set line_num 3082; puts $output_file ""
set line_num 3083; puts $output_file "      BUSY  : out std_ulogic;"
set line_num 3084; puts $output_file "      O     : out std_logic_vector(7 downto 0);"
set line_num 3085; puts $output_file ""
set line_num 3086; puts $output_file "      CE    : in  std_ulogic;"
set line_num 3087; puts $output_file "      CLK   : in  std_ulogic;"
set line_num 3088; puts $output_file "      I     : in  std_logic_vector(7 downto 0);"
set line_num 3089; puts $output_file "      WRITE : in  std_ulogic"
set line_num 3090; puts $output_file "      );"
set line_num 3091; puts $output_file "  end component;"
set line_num 3092; puts $output_file "attribute syn_black_box of ICAP_VIRTEX2 : component is true;"
set line_num 3093; puts $output_file ""
set line_num 3094; puts $output_file "  component IDDR"
set line_num 3095; puts $output_file "  generic("
set line_num 3096; puts $output_file "      DDR_CLK_EDGE : string := \"OPPOSITE_EDGE\";"
set line_num 3097; puts $output_file "      INIT_Q1      : bit    := '0';"
set line_num 3098; puts $output_file "      INIT_Q2      : bit    := '0';"
set line_num 3099; puts $output_file "      SRTYPE       : string := \"SYNC\""
set line_num 3100; puts $output_file "      );"
set line_num 3101; puts $output_file "  port("
set line_num 3102; puts $output_file "      Q1          : out std_ulogic;"
set line_num 3103; puts $output_file "      Q2          : out std_ulogic;"
set line_num 3104; puts $output_file ""
set line_num 3105; puts $output_file "      C           : in  std_ulogic;"
set line_num 3106; puts $output_file "      CE          : in  std_ulogic;"
set line_num 3107; puts $output_file "      D           : in  std_ulogic;"
set line_num 3108; puts $output_file "      R           : in  std_ulogic;"
set line_num 3109; puts $output_file "      S           : in  std_ulogic"
set line_num 3110; puts $output_file "    );"
set line_num 3111; puts $output_file "  end component;"
set line_num 3112; puts $output_file "attribute syn_black_box of IDDR : component is true;"
set line_num 3113; puts $output_file ""
set line_num 3114; puts $output_file "  component IDDR2"
set line_num 3115; puts $output_file "  generic("
set line_num 3116; puts $output_file "      DDR_ALIGNMENT : string := \"NONE\";"
set line_num 3117; puts $output_file "      INIT_Q0       : bit    := '0';"
set line_num 3118; puts $output_file "      INIT_Q1       : bit    := '0';"
set line_num 3119; puts $output_file "      SRTYPE        : string := \"SYNC\""
set line_num 3120; puts $output_file "      );"
set line_num 3121; puts $output_file "  port("
set line_num 3122; puts $output_file "      Q0          : out std_ulogic;"
set line_num 3123; puts $output_file "      Q1          : out std_ulogic;"
set line_num 3124; puts $output_file ""
set line_num 3125; puts $output_file "      C0          : in  std_ulogic;"
set line_num 3126; puts $output_file "      C1          : in  std_ulogic;"
set line_num 3127; puts $output_file "      CE          : in  std_ulogic;"
set line_num 3128; puts $output_file "      D           : in  std_ulogic;"
set line_num 3129; puts $output_file "      R           : in  std_ulogic;"
set line_num 3130; puts $output_file "      S           : in  std_ulogic"
set line_num 3131; puts $output_file "    );"
set line_num 3132; puts $output_file "  end component;"
set line_num 3133; puts $output_file "attribute syn_black_box of IDDR2 : component is true;"
set line_num 3134; puts $output_file ""
set line_num 3135; puts $output_file "  component IDELAY"
set line_num 3136; puts $output_file "  generic("
set line_num 3137; puts $output_file "      IOBDELAY_TYPE  : string := \"DEFAULT\";"
set line_num 3138; puts $output_file "      IOBDELAY_VALUE : integer := 0"
set line_num 3139; puts $output_file "      );"
set line_num 3140; puts $output_file ""
set line_num 3141; puts $output_file "  port("
set line_num 3142; puts $output_file "      O      : out std_ulogic;"
set line_num 3143; puts $output_file ""
set line_num 3144; puts $output_file "      C      : in  std_ulogic;"
set line_num 3145; puts $output_file "      CE     : in  std_ulogic;"
set line_num 3146; puts $output_file "      I      : in  std_ulogic;"
set line_num 3147; puts $output_file "      INC    : in  std_ulogic;"
set line_num 3148; puts $output_file "      RST    : in  std_ulogic"
set line_num 3149; puts $output_file "      );"
set line_num 3150; puts $output_file "  end component;"
set line_num 3151; puts $output_file "attribute syn_black_box of IDELAY : component is true;"
set line_num 3152; puts $output_file ""
set line_num 3153; puts $output_file "  component IDELAYCTRL"
set line_num 3154; puts $output_file "  port("
set line_num 3155; puts $output_file "      RDY	: out std_ulogic;"
set line_num 3156; puts $output_file ""
set line_num 3157; puts $output_file "      REFCLK	: in  std_ulogic;"
set line_num 3158; puts $output_file "      RST	: in  std_ulogic"
set line_num 3159; puts $output_file "  );"
set line_num 3160; puts $output_file "  end component;"
set line_num 3161; puts $output_file "attribute syn_black_box of IDELAYCTRL : component is true;"
set line_num 3162; puts $output_file ""
set line_num 3163; puts $output_file "  component IFDDRCPE"
set line_num 3164; puts $output_file "    port("
set line_num 3165; puts $output_file "      Q0  : out std_ulogic;"
set line_num 3166; puts $output_file "      Q1  : out std_ulogic;"
set line_num 3167; puts $output_file ""
set line_num 3168; puts $output_file "      C0  : in  std_ulogic;"
set line_num 3169; puts $output_file "      C1  : in  std_ulogic;"
set line_num 3170; puts $output_file "      CE  : in  std_ulogic;"
set line_num 3171; puts $output_file "      CLR : in  std_ulogic;"
set line_num 3172; puts $output_file "      D   : in  std_ulogic;"
set line_num 3173; puts $output_file "      PRE : in  std_ulogic"
set line_num 3174; puts $output_file "      );"
set line_num 3175; puts $output_file "  end component;"
set line_num 3176; puts $output_file "attribute syn_black_box of IFDDRCPE : component is true;"
set line_num 3177; puts $output_file ""
set line_num 3178; puts $output_file "  component IFDDRRSE"
set line_num 3179; puts $output_file "    port("
set line_num 3180; puts $output_file "      Q0 : out std_ulogic;"
set line_num 3181; puts $output_file "      Q1 : out std_ulogic;"
set line_num 3182; puts $output_file ""
set line_num 3183; puts $output_file "      C0 : in  std_ulogic;"
set line_num 3184; puts $output_file "      C1 : in  std_ulogic;"
set line_num 3185; puts $output_file "      CE : in  std_ulogic;"
set line_num 3186; puts $output_file "      D  : in  std_ulogic;"
set line_num 3187; puts $output_file "      R  : in  std_ulogic;"
set line_num 3188; puts $output_file "      S  : in  std_ulogic"
set line_num 3189; puts $output_file "      );"
set line_num 3190; puts $output_file "  end component;"
set line_num 3191; puts $output_file "attribute syn_black_box of IFDDRRSE : component is true;"
set line_num 3192; puts $output_file ""
set line_num 3193; puts $output_file "  component ILD"
set line_num 3194; puts $output_file "    generic("
set line_num 3195; puts $output_file "      INIT : bit := '0' "
set line_num 3196; puts $output_file "      );"
set line_num 3197; puts $output_file ""
set line_num 3198; puts $output_file "    port("
set line_num 3199; puts $output_file "      Q : out std_ulogic;"
set line_num 3200; puts $output_file ""
set line_num 3201; puts $output_file "      D : in  std_ulogic;"
set line_num 3202; puts $output_file "      G : in  std_ulogic"
set line_num 3203; puts $output_file "      );"
set line_num 3204; puts $output_file "  end component;"
set line_num 3205; puts $output_file "attribute syn_black_box of ILD : component is true;"
set line_num 3206; puts $output_file ""
set line_num 3207; puts $output_file "  component INV"
set line_num 3208; puts $output_file "    port("
set line_num 3209; puts $output_file "      O : out std_ulogic;"
set line_num 3210; puts $output_file ""
set line_num 3211; puts $output_file "      I : in  std_ulogic"
set line_num 3212; puts $output_file "      );"
set line_num 3213; puts $output_file "  end component;"
set line_num 3214; puts $output_file "attribute syn_black_box of INV : component is true;"
set line_num 3215; puts $output_file ""
set line_num 3216; puts $output_file "  component IOBUF"
set line_num 3217; puts $output_file "    generic("
set line_num 3218; puts $output_file "      CAPACITANCE : string     := \"DONT_CARE\";"
set line_num 3219; puts $output_file "      DRIVE       : integer    := 12;"
set line_num 3220; puts $output_file "      IOSTANDARD  : string     := \"DEFAULT\";"
set line_num 3221; puts $output_file "      SLEW        : string     := \"SLOW\""
set line_num 3222; puts $output_file "      );"
set line_num 3223; puts $output_file ""
set line_num 3224; puts $output_file "    port("
set line_num 3225; puts $output_file "      O  : out   std_ulogic;"
set line_num 3226; puts $output_file ""
set line_num 3227; puts $output_file "      IO : inout std_ulogic;"
set line_num 3228; puts $output_file ""
set line_num 3229; puts $output_file "      I  : in    std_ulogic;"
set line_num 3230; puts $output_file "      T  : in    std_ulogic"
set line_num 3231; puts $output_file "      );"
set line_num 3232; puts $output_file "  end component;"
set line_num 3233; puts $output_file "attribute syn_black_box of IOBUF : component is true;"
set line_num 3234; puts $output_file ""
set line_num 3235; puts $output_file "  component IOBUF_AGP"
set line_num 3236; puts $output_file "    port("
set line_num 3237; puts $output_file "      O  : out   std_ulogic;"
set line_num 3238; puts $output_file ""
set line_num 3239; puts $output_file "      IO : inout std_ulogic;"
set line_num 3240; puts $output_file ""
set line_num 3241; puts $output_file "      I  : in    std_ulogic;"
set line_num 3242; puts $output_file "      T  : in    std_ulogic"
set line_num 3243; puts $output_file "      );"
set line_num 3244; puts $output_file "  end component;"
set line_num 3245; puts $output_file "attribute syn_black_box of IOBUF_AGP : component is true;"
set line_num 3246; puts $output_file ""
set line_num 3247; puts $output_file "  component IOBUF_CTT"
set line_num 3248; puts $output_file "    port("
set line_num 3249; puts $output_file "      O  : out   std_ulogic;"
set line_num 3250; puts $output_file ""
set line_num 3251; puts $output_file "      IO : inout std_ulogic;"
set line_num 3252; puts $output_file ""
set line_num 3253; puts $output_file "      I  : in    std_ulogic;"
set line_num 3254; puts $output_file "      T  : in    std_ulogic"
set line_num 3255; puts $output_file "      );"
set line_num 3256; puts $output_file "  end component;"
set line_num 3257; puts $output_file "attribute syn_black_box of IOBUF_CTT : component is true;"
set line_num 3258; puts $output_file ""
set line_num 3259; puts $output_file "  component IOBUF_F_12"
set line_num 3260; puts $output_file "    port("
set line_num 3261; puts $output_file "      O  : out   std_ulogic;"
set line_num 3262; puts $output_file ""
set line_num 3263; puts $output_file "      IO : inout std_ulogic;"
set line_num 3264; puts $output_file ""
set line_num 3265; puts $output_file "      I  : in    std_ulogic;"
set line_num 3266; puts $output_file "      T  : in    std_ulogic"
set line_num 3267; puts $output_file "      );"
set line_num 3268; puts $output_file "  end component;"
set line_num 3269; puts $output_file "attribute syn_black_box of IOBUF_F_12 : component is true;"
set line_num 3270; puts $output_file ""
set line_num 3271; puts $output_file "  component IOBUF_F_16"
set line_num 3272; puts $output_file "    port("
set line_num 3273; puts $output_file "      O  : out   std_ulogic;"
set line_num 3274; puts $output_file ""
set line_num 3275; puts $output_file "      IO : inout std_ulogic;"
set line_num 3276; puts $output_file ""
set line_num 3277; puts $output_file "      I  : in    std_ulogic;"
set line_num 3278; puts $output_file "      T  : in    std_ulogic"
set line_num 3279; puts $output_file "      );"
set line_num 3280; puts $output_file "  end component;"
set line_num 3281; puts $output_file "attribute syn_black_box of IOBUF_F_16 : component is true;"
set line_num 3282; puts $output_file ""
set line_num 3283; puts $output_file "  component IOBUF_F_2"
set line_num 3284; puts $output_file "    port("
set line_num 3285; puts $output_file "      O  : out   std_ulogic;"
set line_num 3286; puts $output_file ""
set line_num 3287; puts $output_file "      IO : inout std_ulogic;"
set line_num 3288; puts $output_file ""
set line_num 3289; puts $output_file "      I  : in    std_ulogic;"
set line_num 3290; puts $output_file "      T  : in    std_ulogic"
set line_num 3291; puts $output_file "      );"
set line_num 3292; puts $output_file "  end component;"
set line_num 3293; puts $output_file "attribute syn_black_box of IOBUF_F_2 : component is true;"
set line_num 3294; puts $output_file ""
set line_num 3295; puts $output_file "  component IOBUF_F_24"
set line_num 3296; puts $output_file "    port("
set line_num 3297; puts $output_file "      O  : out   std_ulogic;"
set line_num 3298; puts $output_file ""
set line_num 3299; puts $output_file "      IO : inout std_ulogic;"
set line_num 3300; puts $output_file ""
set line_num 3301; puts $output_file "      I  : in    std_ulogic;"
set line_num 3302; puts $output_file "      T  : in    std_ulogic"
set line_num 3303; puts $output_file "      );"
set line_num 3304; puts $output_file "  end component;"
set line_num 3305; puts $output_file "attribute syn_black_box of IOBUF_F_24 : component is true;"
set line_num 3306; puts $output_file ""
set line_num 3307; puts $output_file "  component IOBUF_F_4"
set line_num 3308; puts $output_file "    port("
set line_num 3309; puts $output_file "      O  : out   std_ulogic;"
set line_num 3310; puts $output_file ""
set line_num 3311; puts $output_file "      IO : inout std_ulogic;"
set line_num 3312; puts $output_file ""
set line_num 3313; puts $output_file "      I  : in    std_ulogic;"
set line_num 3314; puts $output_file "      T  : in    std_ulogic"
set line_num 3315; puts $output_file "      );"
set line_num 3316; puts $output_file "  end component;"
set line_num 3317; puts $output_file "attribute syn_black_box of IOBUF_F_4 : component is true;"
set line_num 3318; puts $output_file ""
set line_num 3319; puts $output_file "  component IOBUF_F_6"
set line_num 3320; puts $output_file "    port("
set line_num 3321; puts $output_file "      O  : out   std_ulogic;"
set line_num 3322; puts $output_file ""
set line_num 3323; puts $output_file "      IO : inout std_ulogic;"
set line_num 3324; puts $output_file ""
set line_num 3325; puts $output_file "      I  : in    std_ulogic;"
set line_num 3326; puts $output_file "      T  : in    std_ulogic"
set line_num 3327; puts $output_file "      );"
set line_num 3328; puts $output_file "  end component;"
set line_num 3329; puts $output_file "attribute syn_black_box of IOBUF_F_6 : component is true;"
set line_num 3330; puts $output_file ""
set line_num 3331; puts $output_file "  component IOBUF_F_8"
set line_num 3332; puts $output_file "    port("
set line_num 3333; puts $output_file "      O  : out   std_ulogic;"
set line_num 3334; puts $output_file ""
set line_num 3335; puts $output_file "      IO : inout std_ulogic;"
set line_num 3336; puts $output_file ""
set line_num 3337; puts $output_file "      I  : in    std_ulogic;"
set line_num 3338; puts $output_file "      T  : in    std_ulogic"
set line_num 3339; puts $output_file "      );"
set line_num 3340; puts $output_file "  end component;"
set line_num 3341; puts $output_file "attribute syn_black_box of IOBUF_F_8 : component is true;"
set line_num 3342; puts $output_file ""
set line_num 3343; puts $output_file "  component IOBUF_GTL"
set line_num 3344; puts $output_file "    port("
set line_num 3345; puts $output_file "      O  : out   std_ulogic;"
set line_num 3346; puts $output_file ""
set line_num 3347; puts $output_file "      IO : inout std_ulogic;"
set line_num 3348; puts $output_file ""
set line_num 3349; puts $output_file "      I  : in    std_ulogic;"
set line_num 3350; puts $output_file "      T  : in    std_ulogic"
set line_num 3351; puts $output_file "      );"
set line_num 3352; puts $output_file "  end component;"
set line_num 3353; puts $output_file "attribute syn_black_box of IOBUF_GTL : component is true;"
set line_num 3354; puts $output_file ""
set line_num 3355; puts $output_file "  component IOBUF_GTL_DCI"
set line_num 3356; puts $output_file "    port("
set line_num 3357; puts $output_file "      O  : out   std_ulogic;"
set line_num 3358; puts $output_file ""
set line_num 3359; puts $output_file "      IO : inout std_ulogic;"
set line_num 3360; puts $output_file ""
set line_num 3361; puts $output_file "      I  : in    std_ulogic;"
set line_num 3362; puts $output_file "      T  : in    std_ulogic"
set line_num 3363; puts $output_file "      );"
set line_num 3364; puts $output_file "  end component;"
set line_num 3365; puts $output_file "attribute syn_black_box of IOBUF_GTL_DCI : component is true;"
set line_num 3366; puts $output_file ""
set line_num 3367; puts $output_file "  component IOBUF_GTLP"
set line_num 3368; puts $output_file "    port("
set line_num 3369; puts $output_file "      O  : out   std_ulogic;"
set line_num 3370; puts $output_file ""
set line_num 3371; puts $output_file "      IO : inout std_ulogic;"
set line_num 3372; puts $output_file ""
set line_num 3373; puts $output_file "      I  : in    std_ulogic;"
set line_num 3374; puts $output_file "      T  : in    std_ulogic"
set line_num 3375; puts $output_file "      );"
set line_num 3376; puts $output_file "  end component;"
set line_num 3377; puts $output_file "attribute syn_black_box of IOBUF_GTLP : component is true;"
set line_num 3378; puts $output_file ""
set line_num 3379; puts $output_file "  component IOBUF_GTLP_DCI"
set line_num 3380; puts $output_file "    port("
set line_num 3381; puts $output_file "      O  : out   std_ulogic;"
set line_num 3382; puts $output_file ""
set line_num 3383; puts $output_file "      IO : inout std_ulogic;"
set line_num 3384; puts $output_file ""
set line_num 3385; puts $output_file "      I  : in    std_ulogic;"
set line_num 3386; puts $output_file "      T  : in    std_ulogic"
set line_num 3387; puts $output_file "      );"
set line_num 3388; puts $output_file "  end component;"
set line_num 3389; puts $output_file "attribute syn_black_box of IOBUF_GTLP_DCI : component is true;"
set line_num 3390; puts $output_file ""
set line_num 3391; puts $output_file "  component IOBUF_HSTL_I"
set line_num 3392; puts $output_file "    port("
set line_num 3393; puts $output_file "      O  : out   std_ulogic;"
set line_num 3394; puts $output_file ""
set line_num 3395; puts $output_file "      IO : inout std_ulogic;"
set line_num 3396; puts $output_file ""
set line_num 3397; puts $output_file "      I  : in    std_ulogic;"
set line_num 3398; puts $output_file "      T  : in    std_ulogic"
set line_num 3399; puts $output_file "      );"
set line_num 3400; puts $output_file "  end component;"
set line_num 3401; puts $output_file "attribute syn_black_box of IOBUF_HSTL_I : component is true;"
set line_num 3402; puts $output_file ""
set line_num 3403; puts $output_file "  component IOBUF_HSTL_I_18"
set line_num 3404; puts $output_file "    port("
set line_num 3405; puts $output_file "      O  : out   std_ulogic;"
set line_num 3406; puts $output_file ""
set line_num 3407; puts $output_file "      IO : inout std_ulogic;"
set line_num 3408; puts $output_file ""
set line_num 3409; puts $output_file "      I  : in    std_ulogic;"
set line_num 3410; puts $output_file "      T  : in    std_ulogic"
set line_num 3411; puts $output_file "      );"
set line_num 3412; puts $output_file "  end component;"
set line_num 3413; puts $output_file "attribute syn_black_box of IOBUF_HSTL_I_18 : component is true;"
set line_num 3414; puts $output_file ""
set line_num 3415; puts $output_file "  component IOBUF_HSTL_II"
set line_num 3416; puts $output_file "    port("
set line_num 3417; puts $output_file "      O  : out   std_ulogic;"
set line_num 3418; puts $output_file ""
set line_num 3419; puts $output_file "      IO : inout std_ulogic;"
set line_num 3420; puts $output_file ""
set line_num 3421; puts $output_file "      I  : in    std_ulogic;"
set line_num 3422; puts $output_file "      T  : in    std_ulogic"
set line_num 3423; puts $output_file "      );"
set line_num 3424; puts $output_file "  end component;"
set line_num 3425; puts $output_file "attribute syn_black_box of IOBUF_HSTL_II : component is true;"
set line_num 3426; puts $output_file ""
set line_num 3427; puts $output_file "  component IOBUF_HSTL_II_18"
set line_num 3428; puts $output_file "    port("
set line_num 3429; puts $output_file "      O  : out   std_ulogic;"
set line_num 3430; puts $output_file ""
set line_num 3431; puts $output_file "      IO : inout std_ulogic;"
set line_num 3432; puts $output_file ""
set line_num 3433; puts $output_file "      I  : in    std_ulogic;"
set line_num 3434; puts $output_file "      T  : in    std_ulogic"
set line_num 3435; puts $output_file "      );"
set line_num 3436; puts $output_file "  end component;"
set line_num 3437; puts $output_file "attribute syn_black_box of IOBUF_HSTL_II_18 : component is true;"
set line_num 3438; puts $output_file ""
set line_num 3439; puts $output_file "  component IOBUF_HSTL_II_DCI"
set line_num 3440; puts $output_file "    port("
set line_num 3441; puts $output_file "      O  : out   std_ulogic;"
set line_num 3442; puts $output_file ""
set line_num 3443; puts $output_file "      IO : inout std_ulogic;"
set line_num 3444; puts $output_file ""
set line_num 3445; puts $output_file "      I  : in    std_ulogic;"
set line_num 3446; puts $output_file "      T  : in    std_ulogic"
set line_num 3447; puts $output_file "      );"
set line_num 3448; puts $output_file "  end component;"
set line_num 3449; puts $output_file "attribute syn_black_box of IOBUF_HSTL_II_DCI : component is true;"
set line_num 3450; puts $output_file ""
set line_num 3451; puts $output_file "  component IOBUF_HSTL_II_DCI_18"
set line_num 3452; puts $output_file "    port("
set line_num 3453; puts $output_file "      O  : out   std_ulogic;"
set line_num 3454; puts $output_file ""
set line_num 3455; puts $output_file "      IO : inout std_ulogic;"
set line_num 3456; puts $output_file ""
set line_num 3457; puts $output_file "      I  : in    std_ulogic;"
set line_num 3458; puts $output_file "      T  : in    std_ulogic"
set line_num 3459; puts $output_file "      );"
set line_num 3460; puts $output_file "  end component;"
set line_num 3461; puts $output_file "attribute syn_black_box of IOBUF_HSTL_II_DCI_18 : component is true;"
set line_num 3462; puts $output_file ""
set line_num 3463; puts $output_file "  component IOBUF_HSTL_III"
set line_num 3464; puts $output_file "    port("
set line_num 3465; puts $output_file "      O  : out   std_ulogic;"
set line_num 3466; puts $output_file ""
set line_num 3467; puts $output_file "      IO : inout std_ulogic;"
set line_num 3468; puts $output_file ""
set line_num 3469; puts $output_file "      I  : in    std_ulogic;"
set line_num 3470; puts $output_file "      T  : in    std_ulogic"
set line_num 3471; puts $output_file "      );"
set line_num 3472; puts $output_file "  end component;"
set line_num 3473; puts $output_file "attribute syn_black_box of IOBUF_HSTL_III : component is true;"
set line_num 3474; puts $output_file ""
set line_num 3475; puts $output_file "  component IOBUF_HSTL_III_18"
set line_num 3476; puts $output_file "    port("
set line_num 3477; puts $output_file "      O  : out   std_ulogic;"
set line_num 3478; puts $output_file ""
set line_num 3479; puts $output_file "      IO : inout std_ulogic;"
set line_num 3480; puts $output_file ""
set line_num 3481; puts $output_file "      I  : in    std_ulogic;"
set line_num 3482; puts $output_file "      T  : in    std_ulogic"
set line_num 3483; puts $output_file "      );"
set line_num 3484; puts $output_file "  end component;"
set line_num 3485; puts $output_file "attribute syn_black_box of IOBUF_HSTL_III_18 : component is true;"
set line_num 3486; puts $output_file ""
set line_num 3487; puts $output_file "  component IOBUF_HSTL_IV"
set line_num 3488; puts $output_file "    port("
set line_num 3489; puts $output_file "      O  : out   std_ulogic;"
set line_num 3490; puts $output_file ""
set line_num 3491; puts $output_file "      IO : inout std_ulogic;"
set line_num 3492; puts $output_file ""
set line_num 3493; puts $output_file "      I  : in    std_ulogic;"
set line_num 3494; puts $output_file "      T  : in    std_ulogic"
set line_num 3495; puts $output_file "      );"
set line_num 3496; puts $output_file "  end component;"
set line_num 3497; puts $output_file "attribute syn_black_box of IOBUF_HSTL_IV : component is true;"
set line_num 3498; puts $output_file ""
set line_num 3499; puts $output_file "  component IOBUF_HSTL_IV_18"
set line_num 3500; puts $output_file "    port("
set line_num 3501; puts $output_file "      O  : out   std_ulogic;"
set line_num 3502; puts $output_file ""
set line_num 3503; puts $output_file "      IO : inout std_ulogic;"
set line_num 3504; puts $output_file ""
set line_num 3505; puts $output_file "      I  : in    std_ulogic;"
set line_num 3506; puts $output_file "      T  : in    std_ulogic"
set line_num 3507; puts $output_file "      );"
set line_num 3508; puts $output_file "  end component;"
set line_num 3509; puts $output_file "attribute syn_black_box of IOBUF_HSTL_IV_18 : component is true;"
set line_num 3510; puts $output_file ""
set line_num 3511; puts $output_file "  component IOBUF_HSTL_IV_DCI"
set line_num 3512; puts $output_file "    port("
set line_num 3513; puts $output_file "      O  : out   std_ulogic;"
set line_num 3514; puts $output_file ""
set line_num 3515; puts $output_file "      IO : inout std_ulogic;"
set line_num 3516; puts $output_file ""
set line_num 3517; puts $output_file "      I  : in    std_ulogic;"
set line_num 3518; puts $output_file "      T  : in    std_ulogic"
set line_num 3519; puts $output_file "      );"
set line_num 3520; puts $output_file "  end component;"
set line_num 3521; puts $output_file "attribute syn_black_box of IOBUF_HSTL_IV_DCI : component is true;"
set line_num 3522; puts $output_file ""
set line_num 3523; puts $output_file "  component IOBUF_HSTL_IV_DCI_18"
set line_num 3524; puts $output_file "    port("
set line_num 3525; puts $output_file "      O  : out   std_ulogic;"
set line_num 3526; puts $output_file ""
set line_num 3527; puts $output_file "      IO : inout std_ulogic;"
set line_num 3528; puts $output_file ""
set line_num 3529; puts $output_file "      I  : in    std_ulogic;"
set line_num 3530; puts $output_file "      T  : in    std_ulogic"
set line_num 3531; puts $output_file "      );"
set line_num 3532; puts $output_file "  end component;"
set line_num 3533; puts $output_file "attribute syn_black_box of IOBUF_HSTL_IV_DCI_18 : component is true;"
set line_num 3534; puts $output_file ""
set line_num 3535; puts $output_file "  component IOBUF_LVCMOS12"
set line_num 3536; puts $output_file "    port("
set line_num 3537; puts $output_file "      O  : out   std_ulogic;"
set line_num 3538; puts $output_file ""
set line_num 3539; puts $output_file "      IO : inout std_ulogic;"
set line_num 3540; puts $output_file ""
set line_num 3541; puts $output_file "      I  : in    std_ulogic;"
set line_num 3542; puts $output_file "      T  : in    std_ulogic"
set line_num 3543; puts $output_file "      );"
set line_num 3544; puts $output_file "  end component;"
set line_num 3545; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12 : component is true;"
set line_num 3546; puts $output_file ""
set line_num 3547; puts $output_file "  component IOBUF_LVCMOS12_F_2"
set line_num 3548; puts $output_file "    port("
set line_num 3549; puts $output_file "      O  : out   std_ulogic;"
set line_num 3550; puts $output_file ""
set line_num 3551; puts $output_file "      IO : inout std_ulogic;"
set line_num 3552; puts $output_file ""
set line_num 3553; puts $output_file "      I  : in    std_ulogic;"
set line_num 3554; puts $output_file "      T  : in    std_ulogic"
set line_num 3555; puts $output_file "      );"
set line_num 3556; puts $output_file "  end component;"
set line_num 3557; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_F_2 : component is true;"
set line_num 3558; puts $output_file ""
set line_num 3559; puts $output_file "  component IOBUF_LVCMOS12_F_4"
set line_num 3560; puts $output_file "    port("
set line_num 3561; puts $output_file "      O  : out   std_ulogic;"
set line_num 3562; puts $output_file ""
set line_num 3563; puts $output_file "      IO : inout std_ulogic;"
set line_num 3564; puts $output_file ""
set line_num 3565; puts $output_file "      I  : in    std_ulogic;"
set line_num 3566; puts $output_file "      T  : in    std_ulogic"
set line_num 3567; puts $output_file "      );"
set line_num 3568; puts $output_file "  end component;"
set line_num 3569; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_F_4 : component is true;"
set line_num 3570; puts $output_file ""
set line_num 3571; puts $output_file "  component IOBUF_LVCMOS12_F_6"
set line_num 3572; puts $output_file "    port("
set line_num 3573; puts $output_file "      O  : out   std_ulogic;"
set line_num 3574; puts $output_file ""
set line_num 3575; puts $output_file "      IO : inout std_ulogic;"
set line_num 3576; puts $output_file ""
set line_num 3577; puts $output_file "      I  : in    std_ulogic;"
set line_num 3578; puts $output_file "      T  : in    std_ulogic"
set line_num 3579; puts $output_file "      );"
set line_num 3580; puts $output_file "  end component;"
set line_num 3581; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_F_6 : component is true;"
set line_num 3582; puts $output_file ""
set line_num 3583; puts $output_file "  component IOBUF_LVCMOS12_F_8"
set line_num 3584; puts $output_file "    port("
set line_num 3585; puts $output_file "      O  : out   std_ulogic;"
set line_num 3586; puts $output_file ""
set line_num 3587; puts $output_file "      IO : inout std_ulogic;"
set line_num 3588; puts $output_file ""
set line_num 3589; puts $output_file "      I  : in    std_ulogic;"
set line_num 3590; puts $output_file "      T  : in    std_ulogic"
set line_num 3591; puts $output_file "      );"
set line_num 3592; puts $output_file "  end component;"
set line_num 3593; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_F_8 : component is true;"
set line_num 3594; puts $output_file ""
set line_num 3595; puts $output_file "  component IOBUF_LVCMOS12_S_2"
set line_num 3596; puts $output_file "    port("
set line_num 3597; puts $output_file "      O  : out   std_ulogic;"
set line_num 3598; puts $output_file ""
set line_num 3599; puts $output_file "      IO : inout std_ulogic;"
set line_num 3600; puts $output_file ""
set line_num 3601; puts $output_file "      I  : in    std_ulogic;"
set line_num 3602; puts $output_file "      T  : in    std_ulogic"
set line_num 3603; puts $output_file "      );"
set line_num 3604; puts $output_file "  end component;"
set line_num 3605; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_S_2 : component is true;"
set line_num 3606; puts $output_file ""
set line_num 3607; puts $output_file "  component IOBUF_LVCMOS12_S_4"
set line_num 3608; puts $output_file "    port("
set line_num 3609; puts $output_file "      O  : out   std_ulogic;"
set line_num 3610; puts $output_file ""
set line_num 3611; puts $output_file "      IO : inout std_ulogic;"
set line_num 3612; puts $output_file ""
set line_num 3613; puts $output_file "      I  : in    std_ulogic;"
set line_num 3614; puts $output_file "      T  : in    std_ulogic"
set line_num 3615; puts $output_file "      );"
set line_num 3616; puts $output_file "  end component;"
set line_num 3617; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_S_4 : component is true;"
set line_num 3618; puts $output_file ""
set line_num 3619; puts $output_file "  component IOBUF_LVCMOS12_S_6"
set line_num 3620; puts $output_file "    port("
set line_num 3621; puts $output_file "      O  : out   std_ulogic;"
set line_num 3622; puts $output_file ""
set line_num 3623; puts $output_file "      IO : inout std_ulogic;"
set line_num 3624; puts $output_file ""
set line_num 3625; puts $output_file "      I  : in    std_ulogic;"
set line_num 3626; puts $output_file "      T  : in    std_ulogic"
set line_num 3627; puts $output_file "      );"
set line_num 3628; puts $output_file "  end component;"
set line_num 3629; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_S_6 : component is true;"
set line_num 3630; puts $output_file ""
set line_num 3631; puts $output_file "  component IOBUF_LVCMOS12_S_8"
set line_num 3632; puts $output_file "    port("
set line_num 3633; puts $output_file "      O  : out   std_ulogic;"
set line_num 3634; puts $output_file ""
set line_num 3635; puts $output_file "      IO : inout std_ulogic;"
set line_num 3636; puts $output_file ""
set line_num 3637; puts $output_file "      I  : in    std_ulogic;"
set line_num 3638; puts $output_file "      T  : in    std_ulogic"
set line_num 3639; puts $output_file "      );"
set line_num 3640; puts $output_file "  end component;"
set line_num 3641; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS12_S_8 : component is true;"
set line_num 3642; puts $output_file ""
set line_num 3643; puts $output_file "  component IOBUF_LVCMOS15"
set line_num 3644; puts $output_file "    port("
set line_num 3645; puts $output_file "      O  : out   std_ulogic;"
set line_num 3646; puts $output_file ""
set line_num 3647; puts $output_file "      IO : inout std_ulogic;"
set line_num 3648; puts $output_file ""
set line_num 3649; puts $output_file "      I  : in    std_ulogic;"
set line_num 3650; puts $output_file "      T  : in    std_ulogic"
set line_num 3651; puts $output_file "      );"
set line_num 3652; puts $output_file "  end component;"
set line_num 3653; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15 : component is true;"
set line_num 3654; puts $output_file ""
set line_num 3655; puts $output_file "  component IOBUF_LVCMOS15_F_12"
set line_num 3656; puts $output_file "    port("
set line_num 3657; puts $output_file "      O  : out   std_ulogic;"
set line_num 3658; puts $output_file ""
set line_num 3659; puts $output_file "      IO : inout std_ulogic;"
set line_num 3660; puts $output_file ""
set line_num 3661; puts $output_file "      I  : in    std_ulogic;"
set line_num 3662; puts $output_file "      T  : in    std_ulogic"
set line_num 3663; puts $output_file "      );"
set line_num 3664; puts $output_file "  end component;"
set line_num 3665; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_F_12 : component is true;"
set line_num 3666; puts $output_file ""
set line_num 3667; puts $output_file "  component IOBUF_LVCMOS15_F_16"
set line_num 3668; puts $output_file "    port("
set line_num 3669; puts $output_file "      O  : out   std_ulogic;"
set line_num 3670; puts $output_file ""
set line_num 3671; puts $output_file "      IO : inout std_ulogic;"
set line_num 3672; puts $output_file ""
set line_num 3673; puts $output_file "      I  : in    std_ulogic;"
set line_num 3674; puts $output_file "      T  : in    std_ulogic"
set line_num 3675; puts $output_file "      );"
set line_num 3676; puts $output_file "  end component;"
set line_num 3677; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_F_16 : component is true;"
set line_num 3678; puts $output_file ""
set line_num 3679; puts $output_file "  component IOBUF_LVCMOS15_F_2"
set line_num 3680; puts $output_file "    port("
set line_num 3681; puts $output_file "      O  : out   std_ulogic;"
set line_num 3682; puts $output_file ""
set line_num 3683; puts $output_file "      IO : inout std_ulogic;"
set line_num 3684; puts $output_file ""
set line_num 3685; puts $output_file "      I  : in    std_ulogic;"
set line_num 3686; puts $output_file "      T  : in    std_ulogic"
set line_num 3687; puts $output_file "      );"
set line_num 3688; puts $output_file "  end component;"
set line_num 3689; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_F_2 : component is true;"
set line_num 3690; puts $output_file ""
set line_num 3691; puts $output_file "  component IOBUF_LVCMOS15_F_4"
set line_num 3692; puts $output_file "    port("
set line_num 3693; puts $output_file "      O  : out   std_ulogic;"
set line_num 3694; puts $output_file ""
set line_num 3695; puts $output_file "      IO : inout std_ulogic;"
set line_num 3696; puts $output_file ""
set line_num 3697; puts $output_file "      I  : in    std_ulogic;"
set line_num 3698; puts $output_file "      T  : in    std_ulogic"
set line_num 3699; puts $output_file "      );"
set line_num 3700; puts $output_file "  end component;"
set line_num 3701; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_F_4 : component is true;"
set line_num 3702; puts $output_file ""
set line_num 3703; puts $output_file "  component IOBUF_LVCMOS15_F_6"
set line_num 3704; puts $output_file "    port("
set line_num 3705; puts $output_file "      O  : out   std_ulogic;"
set line_num 3706; puts $output_file ""
set line_num 3707; puts $output_file "      IO : inout std_ulogic;"
set line_num 3708; puts $output_file ""
set line_num 3709; puts $output_file "      I  : in    std_ulogic;"
set line_num 3710; puts $output_file "      T  : in    std_ulogic"
set line_num 3711; puts $output_file "      );"
set line_num 3712; puts $output_file "  end component;"
set line_num 3713; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_F_6 : component is true;"
set line_num 3714; puts $output_file ""
set line_num 3715; puts $output_file "  component IOBUF_LVCMOS15_F_8"
set line_num 3716; puts $output_file "    port("
set line_num 3717; puts $output_file "      O  : out   std_ulogic;"
set line_num 3718; puts $output_file ""
set line_num 3719; puts $output_file "      IO : inout std_ulogic;"
set line_num 3720; puts $output_file ""
set line_num 3721; puts $output_file "      I  : in    std_ulogic;"
set line_num 3722; puts $output_file "      T  : in    std_ulogic"
set line_num 3723; puts $output_file "      );"
set line_num 3724; puts $output_file "  end component;"
set line_num 3725; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_F_8 : component is true;"
set line_num 3726; puts $output_file ""
set line_num 3727; puts $output_file "  component IOBUF_LVCMOS15_S_12"
set line_num 3728; puts $output_file "    port("
set line_num 3729; puts $output_file "      O  : out   std_ulogic;"
set line_num 3730; puts $output_file ""
set line_num 3731; puts $output_file "      IO : inout std_ulogic;"
set line_num 3732; puts $output_file ""
set line_num 3733; puts $output_file "      I  : in    std_ulogic;"
set line_num 3734; puts $output_file "      T  : in    std_ulogic"
set line_num 3735; puts $output_file "      );"
set line_num 3736; puts $output_file "  end component;"
set line_num 3737; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_S_12 : component is true;"
set line_num 3738; puts $output_file ""
set line_num 3739; puts $output_file "  component IOBUF_LVCMOS15_S_16"
set line_num 3740; puts $output_file "    port("
set line_num 3741; puts $output_file "      O  : out   std_ulogic;"
set line_num 3742; puts $output_file ""
set line_num 3743; puts $output_file "      IO : inout std_ulogic;"
set line_num 3744; puts $output_file ""
set line_num 3745; puts $output_file "      I  : in    std_ulogic;"
set line_num 3746; puts $output_file "      T  : in    std_ulogic"
set line_num 3747; puts $output_file "      );"
set line_num 3748; puts $output_file "  end component;"
set line_num 3749; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_S_16 : component is true;"
set line_num 3750; puts $output_file ""
set line_num 3751; puts $output_file "  component IOBUF_LVCMOS15_S_2"
set line_num 3752; puts $output_file "    port("
set line_num 3753; puts $output_file "      O  : out   std_ulogic;"
set line_num 3754; puts $output_file ""
set line_num 3755; puts $output_file "      IO : inout std_ulogic;"
set line_num 3756; puts $output_file ""
set line_num 3757; puts $output_file "      I  : in    std_ulogic;"
set line_num 3758; puts $output_file "      T  : in    std_ulogic"
set line_num 3759; puts $output_file "      );"
set line_num 3760; puts $output_file "  end component;"
set line_num 3761; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_S_2 : component is true;"
set line_num 3762; puts $output_file ""
set line_num 3763; puts $output_file "  component IOBUF_LVCMOS15_S_4"
set line_num 3764; puts $output_file "    port("
set line_num 3765; puts $output_file "      O  : out   std_ulogic;"
set line_num 3766; puts $output_file ""
set line_num 3767; puts $output_file "      IO : inout std_ulogic;"
set line_num 3768; puts $output_file ""
set line_num 3769; puts $output_file "      I  : in    std_ulogic;"
set line_num 3770; puts $output_file "      T  : in    std_ulogic"
set line_num 3771; puts $output_file "      );"
set line_num 3772; puts $output_file "  end component;"
set line_num 3773; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_S_4 : component is true;"
set line_num 3774; puts $output_file ""
set line_num 3775; puts $output_file "  component IOBUF_LVCMOS15_S_6"
set line_num 3776; puts $output_file "    port("
set line_num 3777; puts $output_file "      O  : out   std_ulogic;"
set line_num 3778; puts $output_file ""
set line_num 3779; puts $output_file "      IO : inout std_ulogic;"
set line_num 3780; puts $output_file ""
set line_num 3781; puts $output_file "      I  : in    std_ulogic;"
set line_num 3782; puts $output_file "      T  : in    std_ulogic"
set line_num 3783; puts $output_file "      );"
set line_num 3784; puts $output_file "  end component;"
set line_num 3785; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_S_6 : component is true;"
set line_num 3786; puts $output_file ""
set line_num 3787; puts $output_file "  component IOBUF_LVCMOS15_S_8"
set line_num 3788; puts $output_file "    port("
set line_num 3789; puts $output_file "      O  : out   std_ulogic;"
set line_num 3790; puts $output_file ""
set line_num 3791; puts $output_file "      IO : inout std_ulogic;"
set line_num 3792; puts $output_file ""
set line_num 3793; puts $output_file "      I  : in    std_ulogic;"
set line_num 3794; puts $output_file "      T  : in    std_ulogic"
set line_num 3795; puts $output_file "      );"
set line_num 3796; puts $output_file "  end component;"
set line_num 3797; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS15_S_8 : component is true;"
set line_num 3798; puts $output_file ""
set line_num 3799; puts $output_file "  component IOBUF_LVCMOS18"
set line_num 3800; puts $output_file "    port("
set line_num 3801; puts $output_file "      O  : out   std_ulogic;"
set line_num 3802; puts $output_file ""
set line_num 3803; puts $output_file "      IO : inout std_ulogic;"
set line_num 3804; puts $output_file ""
set line_num 3805; puts $output_file "      I  : in    std_ulogic;"
set line_num 3806; puts $output_file "      T  : in    std_ulogic"
set line_num 3807; puts $output_file "      );"
set line_num 3808; puts $output_file "  end component;"
set line_num 3809; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18 : component is true;"
set line_num 3810; puts $output_file ""
set line_num 3811; puts $output_file "  component IOBUF_LVCMOS18_F_12"
set line_num 3812; puts $output_file "    port("
set line_num 3813; puts $output_file "      O  : out   std_ulogic;"
set line_num 3814; puts $output_file ""
set line_num 3815; puts $output_file "      IO : inout std_ulogic;"
set line_num 3816; puts $output_file ""
set line_num 3817; puts $output_file "      I  : in    std_ulogic;"
set line_num 3818; puts $output_file "      T  : in    std_ulogic"
set line_num 3819; puts $output_file "      );"
set line_num 3820; puts $output_file "  end component;"
set line_num 3821; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_F_12 : component is true;"
set line_num 3822; puts $output_file ""
set line_num 3823; puts $output_file "  component IOBUF_LVCMOS18_F_16"
set line_num 3824; puts $output_file "    port("
set line_num 3825; puts $output_file "      O  : out   std_ulogic;"
set line_num 3826; puts $output_file ""
set line_num 3827; puts $output_file "      IO : inout std_ulogic;"
set line_num 3828; puts $output_file ""
set line_num 3829; puts $output_file "      I  : in    std_ulogic;"
set line_num 3830; puts $output_file "      T  : in    std_ulogic"
set line_num 3831; puts $output_file "      );"
set line_num 3832; puts $output_file "  end component;"
set line_num 3833; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_F_16 : component is true;"
set line_num 3834; puts $output_file ""
set line_num 3835; puts $output_file "  component IOBUF_LVCMOS18_F_2"
set line_num 3836; puts $output_file "    port("
set line_num 3837; puts $output_file "      O  : out   std_ulogic;"
set line_num 3838; puts $output_file ""
set line_num 3839; puts $output_file "      IO : inout std_ulogic;"
set line_num 3840; puts $output_file ""
set line_num 3841; puts $output_file "      I  : in    std_ulogic;"
set line_num 3842; puts $output_file "      T  : in    std_ulogic"
set line_num 3843; puts $output_file "      );"
set line_num 3844; puts $output_file "  end component;"
set line_num 3845; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_F_2 : component is true;"
set line_num 3846; puts $output_file ""
set line_num 3847; puts $output_file "  component IOBUF_LVCMOS18_F_4"
set line_num 3848; puts $output_file "    port("
set line_num 3849; puts $output_file "      O  : out   std_ulogic;"
set line_num 3850; puts $output_file ""
set line_num 3851; puts $output_file "      IO : inout std_ulogic;"
set line_num 3852; puts $output_file ""
set line_num 3853; puts $output_file "      I  : in    std_ulogic;"
set line_num 3854; puts $output_file "      T  : in    std_ulogic"
set line_num 3855; puts $output_file "      );"
set line_num 3856; puts $output_file "  end component;"
set line_num 3857; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_F_4 : component is true;"
set line_num 3858; puts $output_file ""
set line_num 3859; puts $output_file "  component IOBUF_LVCMOS18_F_6"
set line_num 3860; puts $output_file "    port("
set line_num 3861; puts $output_file "      O  : out   std_ulogic;"
set line_num 3862; puts $output_file ""
set line_num 3863; puts $output_file "      IO : inout std_ulogic;"
set line_num 3864; puts $output_file ""
set line_num 3865; puts $output_file "      I  : in    std_ulogic;"
set line_num 3866; puts $output_file "      T  : in    std_ulogic"
set line_num 3867; puts $output_file "      );"
set line_num 3868; puts $output_file "  end component;"
set line_num 3869; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_F_6 : component is true;"
set line_num 3870; puts $output_file ""
set line_num 3871; puts $output_file "  component IOBUF_LVCMOS18_F_8"
set line_num 3872; puts $output_file "    port("
set line_num 3873; puts $output_file "      O  : out   std_ulogic;"
set line_num 3874; puts $output_file ""
set line_num 3875; puts $output_file "      IO : inout std_ulogic;"
set line_num 3876; puts $output_file ""
set line_num 3877; puts $output_file "      I  : in    std_ulogic;"
set line_num 3878; puts $output_file "      T  : in    std_ulogic"
set line_num 3879; puts $output_file "      );"
set line_num 3880; puts $output_file "  end component;"
set line_num 3881; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_F_8 : component is true;"
set line_num 3882; puts $output_file ""
set line_num 3883; puts $output_file "  component IOBUF_LVCMOS18_S_12"
set line_num 3884; puts $output_file "    port("
set line_num 3885; puts $output_file "      O  : out   std_ulogic;"
set line_num 3886; puts $output_file ""
set line_num 3887; puts $output_file "      IO : inout std_ulogic;"
set line_num 3888; puts $output_file ""
set line_num 3889; puts $output_file "      I  : in    std_ulogic;"
set line_num 3890; puts $output_file "      T  : in    std_ulogic"
set line_num 3891; puts $output_file "      );"
set line_num 3892; puts $output_file "  end component;"
set line_num 3893; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_S_12 : component is true;"
set line_num 3894; puts $output_file ""
set line_num 3895; puts $output_file "  component IOBUF_LVCMOS18_S_16"
set line_num 3896; puts $output_file "    port("
set line_num 3897; puts $output_file "      O  : out   std_ulogic;"
set line_num 3898; puts $output_file ""
set line_num 3899; puts $output_file "      IO : inout std_ulogic;"
set line_num 3900; puts $output_file ""
set line_num 3901; puts $output_file "      I  : in    std_ulogic;"
set line_num 3902; puts $output_file "      T  : in    std_ulogic"
set line_num 3903; puts $output_file "      );"
set line_num 3904; puts $output_file "  end component;"
set line_num 3905; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_S_16 : component is true;"
set line_num 3906; puts $output_file ""
set line_num 3907; puts $output_file "  component IOBUF_LVCMOS18_S_2"
set line_num 3908; puts $output_file "    port("
set line_num 3909; puts $output_file "      O  : out   std_ulogic;"
set line_num 3910; puts $output_file ""
set line_num 3911; puts $output_file "      IO : inout std_ulogic;"
set line_num 3912; puts $output_file ""
set line_num 3913; puts $output_file "      I  : in    std_ulogic;"
set line_num 3914; puts $output_file "      T  : in    std_ulogic"
set line_num 3915; puts $output_file "      );"
set line_num 3916; puts $output_file "  end component;"
set line_num 3917; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_S_2 : component is true;"
set line_num 3918; puts $output_file ""
set line_num 3919; puts $output_file "  component IOBUF_LVCMOS18_S_4"
set line_num 3920; puts $output_file "    port("
set line_num 3921; puts $output_file "      O  : out   std_ulogic;"
set line_num 3922; puts $output_file ""
set line_num 3923; puts $output_file "      IO : inout std_ulogic;"
set line_num 3924; puts $output_file ""
set line_num 3925; puts $output_file "      I  : in    std_ulogic;"
set line_num 3926; puts $output_file "      T  : in    std_ulogic"
set line_num 3927; puts $output_file "      );"
set line_num 3928; puts $output_file "  end component;"
set line_num 3929; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_S_4 : component is true;"
set line_num 3930; puts $output_file ""
set line_num 3931; puts $output_file "  component IOBUF_LVCMOS18_S_6"
set line_num 3932; puts $output_file "    port("
set line_num 3933; puts $output_file "      O  : out   std_ulogic;"
set line_num 3934; puts $output_file ""
set line_num 3935; puts $output_file "      IO : inout std_ulogic;"
set line_num 3936; puts $output_file ""
set line_num 3937; puts $output_file "      I  : in    std_ulogic;"
set line_num 3938; puts $output_file "      T  : in    std_ulogic"
set line_num 3939; puts $output_file "      );"
set line_num 3940; puts $output_file "  end component;"
set line_num 3941; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_S_6 : component is true;"
set line_num 3942; puts $output_file ""
set line_num 3943; puts $output_file "  component IOBUF_LVCMOS18_S_8"
set line_num 3944; puts $output_file "    port("
set line_num 3945; puts $output_file "      O  : out   std_ulogic;"
set line_num 3946; puts $output_file ""
set line_num 3947; puts $output_file "      IO : inout std_ulogic;"
set line_num 3948; puts $output_file ""
set line_num 3949; puts $output_file "      I  : in    std_ulogic;"
set line_num 3950; puts $output_file "      T  : in    std_ulogic"
set line_num 3951; puts $output_file "      );"
set line_num 3952; puts $output_file "  end component;"
set line_num 3953; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS18_S_8 : component is true;"
set line_num 3954; puts $output_file ""
set line_num 3955; puts $output_file "  component IOBUF_LVCMOS2"
set line_num 3956; puts $output_file "    port("
set line_num 3957; puts $output_file "      O  : out   std_ulogic;"
set line_num 3958; puts $output_file ""
set line_num 3959; puts $output_file "      IO : inout std_ulogic;"
set line_num 3960; puts $output_file ""
set line_num 3961; puts $output_file "      I  : in    std_ulogic;"
set line_num 3962; puts $output_file "      T  : in    std_ulogic"
set line_num 3963; puts $output_file "      );"
set line_num 3964; puts $output_file "  end component;"
set line_num 3965; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS2 : component is true;"
set line_num 3966; puts $output_file ""
set line_num 3967; puts $output_file "  component IOBUF_LVCMOS25"
set line_num 3968; puts $output_file "    port("
set line_num 3969; puts $output_file "      O  : out   std_ulogic;"
set line_num 3970; puts $output_file ""
set line_num 3971; puts $output_file "      IO : inout std_ulogic;"
set line_num 3972; puts $output_file ""
set line_num 3973; puts $output_file "      I  : in    std_ulogic;"
set line_num 3974; puts $output_file "      T  : in    std_ulogic"
set line_num 3975; puts $output_file "      );"
set line_num 3976; puts $output_file "  end component;"
set line_num 3977; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25 : component is true;"
set line_num 3978; puts $output_file ""
set line_num 3979; puts $output_file "  component IOBUF_LVCMOS25_F_12"
set line_num 3980; puts $output_file "    port("
set line_num 3981; puts $output_file "      O  : out   std_ulogic;"
set line_num 3982; puts $output_file ""
set line_num 3983; puts $output_file "      IO : inout std_ulogic;"
set line_num 3984; puts $output_file ""
set line_num 3985; puts $output_file "      I  : in    std_ulogic;"
set line_num 3986; puts $output_file "      T  : in    std_ulogic"
set line_num 3987; puts $output_file "      );"
set line_num 3988; puts $output_file "  end component;"
set line_num 3989; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_12 : component is true;"
set line_num 3990; puts $output_file ""
set line_num 3991; puts $output_file "  component IOBUF_LVCMOS25_F_16"
set line_num 3992; puts $output_file "    port("
set line_num 3993; puts $output_file "      O  : out   std_ulogic;"
set line_num 3994; puts $output_file ""
set line_num 3995; puts $output_file "      IO : inout std_ulogic;"
set line_num 3996; puts $output_file ""
set line_num 3997; puts $output_file "      I  : in    std_ulogic;"
set line_num 3998; puts $output_file "      T  : in    std_ulogic"
set line_num 3999; puts $output_file "      );"
set line_num 4000; puts $output_file "  end component;"
set line_num 4001; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_16 : component is true;"
set line_num 4002; puts $output_file ""
set line_num 4003; puts $output_file "  component IOBUF_LVCMOS25_F_2"
set line_num 4004; puts $output_file "    port("
set line_num 4005; puts $output_file "      O  : out   std_ulogic;"
set line_num 4006; puts $output_file ""
set line_num 4007; puts $output_file "      IO : inout std_ulogic;"
set line_num 4008; puts $output_file ""
set line_num 4009; puts $output_file "      I  : in    std_ulogic;"
set line_num 4010; puts $output_file "      T  : in    std_ulogic"
set line_num 4011; puts $output_file "      );"
set line_num 4012; puts $output_file "  end component;"
set line_num 4013; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_2 : component is true;"
set line_num 4014; puts $output_file ""
set line_num 4015; puts $output_file "  component IOBUF_LVCMOS25_F_24"
set line_num 4016; puts $output_file "    port("
set line_num 4017; puts $output_file "      O  : out   std_ulogic;"
set line_num 4018; puts $output_file ""
set line_num 4019; puts $output_file "      IO : inout std_ulogic;"
set line_num 4020; puts $output_file ""
set line_num 4021; puts $output_file "      I  : in    std_ulogic;"
set line_num 4022; puts $output_file "      T  : in    std_ulogic"
set line_num 4023; puts $output_file "      );"
set line_num 4024; puts $output_file "  end component;"
set line_num 4025; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_24 : component is true;"
set line_num 4026; puts $output_file ""
set line_num 4027; puts $output_file "  component IOBUF_LVCMOS25_F_4"
set line_num 4028; puts $output_file "    port("
set line_num 4029; puts $output_file "      O  : out   std_ulogic;"
set line_num 4030; puts $output_file ""
set line_num 4031; puts $output_file "      IO : inout std_ulogic;"
set line_num 4032; puts $output_file ""
set line_num 4033; puts $output_file "      I  : in    std_ulogic;"
set line_num 4034; puts $output_file "      T  : in    std_ulogic"
set line_num 4035; puts $output_file "      );"
set line_num 4036; puts $output_file "  end component;"
set line_num 4037; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_4 : component is true;"
set line_num 4038; puts $output_file ""
set line_num 4039; puts $output_file "  component IOBUF_LVCMOS25_F_6"
set line_num 4040; puts $output_file "    port("
set line_num 4041; puts $output_file "      O  : out   std_ulogic;"
set line_num 4042; puts $output_file ""
set line_num 4043; puts $output_file "      IO : inout std_ulogic;"
set line_num 4044; puts $output_file ""
set line_num 4045; puts $output_file "      I  : in    std_ulogic;"
set line_num 4046; puts $output_file "      T  : in    std_ulogic"
set line_num 4047; puts $output_file "      );"
set line_num 4048; puts $output_file "  end component;"
set line_num 4049; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_6 : component is true;"
set line_num 4050; puts $output_file ""
set line_num 4051; puts $output_file "  component IOBUF_LVCMOS25_F_8"
set line_num 4052; puts $output_file "    port("
set line_num 4053; puts $output_file "      O  : out   std_ulogic;"
set line_num 4054; puts $output_file ""
set line_num 4055; puts $output_file "      IO : inout std_ulogic;"
set line_num 4056; puts $output_file ""
set line_num 4057; puts $output_file "      I  : in    std_ulogic;"
set line_num 4058; puts $output_file "      T  : in    std_ulogic"
set line_num 4059; puts $output_file "      );"
set line_num 4060; puts $output_file "  end component;"
set line_num 4061; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_F_8 : component is true;"
set line_num 4062; puts $output_file ""
set line_num 4063; puts $output_file "  component IOBUF_LVCMOS25_S_12"
set line_num 4064; puts $output_file "    port("
set line_num 4065; puts $output_file "      O  : out   std_ulogic;"
set line_num 4066; puts $output_file ""
set line_num 4067; puts $output_file "      IO : inout std_ulogic;"
set line_num 4068; puts $output_file ""
set line_num 4069; puts $output_file "      I  : in    std_ulogic;"
set line_num 4070; puts $output_file "      T  : in    std_ulogic"
set line_num 4071; puts $output_file "      );"
set line_num 4072; puts $output_file "  end component;"
set line_num 4073; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_12 : component is true;"
set line_num 4074; puts $output_file ""
set line_num 4075; puts $output_file "  component IOBUF_LVCMOS25_S_16"
set line_num 4076; puts $output_file "    port("
set line_num 4077; puts $output_file "      O  : out   std_ulogic;"
set line_num 4078; puts $output_file ""
set line_num 4079; puts $output_file "      IO : inout std_ulogic;"
set line_num 4080; puts $output_file ""
set line_num 4081; puts $output_file "      I  : in    std_ulogic;"
set line_num 4082; puts $output_file "      T  : in    std_ulogic"
set line_num 4083; puts $output_file "      );"
set line_num 4084; puts $output_file "  end component;"
set line_num 4085; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_16 : component is true;"
set line_num 4086; puts $output_file ""
set line_num 4087; puts $output_file "  component IOBUF_LVCMOS25_S_2"
set line_num 4088; puts $output_file "    port("
set line_num 4089; puts $output_file "      O  : out   std_ulogic;"
set line_num 4090; puts $output_file ""
set line_num 4091; puts $output_file "      IO : inout std_ulogic;"
set line_num 4092; puts $output_file ""
set line_num 4093; puts $output_file "      I  : in    std_ulogic;"
set line_num 4094; puts $output_file "      T  : in    std_ulogic"
set line_num 4095; puts $output_file "      );"
set line_num 4096; puts $output_file "  end component;"
set line_num 4097; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_2 : component is true;"
set line_num 4098; puts $output_file ""
set line_num 4099; puts $output_file "  component IOBUF_LVCMOS25_S_24"
set line_num 4100; puts $output_file "    port("
set line_num 4101; puts $output_file "      O  : out   std_ulogic;"
set line_num 4102; puts $output_file ""
set line_num 4103; puts $output_file "      IO : inout std_ulogic;"
set line_num 4104; puts $output_file ""
set line_num 4105; puts $output_file "      I  : in    std_ulogic;"
set line_num 4106; puts $output_file "      T  : in    std_ulogic"
set line_num 4107; puts $output_file "      );"
set line_num 4108; puts $output_file "  end component;"
set line_num 4109; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_24 : component is true;"
set line_num 4110; puts $output_file ""
set line_num 4111; puts $output_file "  component IOBUF_LVCMOS25_S_4"
set line_num 4112; puts $output_file "    port("
set line_num 4113; puts $output_file "      O  : out   std_ulogic;"
set line_num 4114; puts $output_file ""
set line_num 4115; puts $output_file "      IO : inout std_ulogic;"
set line_num 4116; puts $output_file ""
set line_num 4117; puts $output_file "      I  : in    std_ulogic;"
set line_num 4118; puts $output_file "      T  : in    std_ulogic"
set line_num 4119; puts $output_file "      );"
set line_num 4120; puts $output_file "  end component;"
set line_num 4121; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_4 : component is true;"
set line_num 4122; puts $output_file ""
set line_num 4123; puts $output_file "  component IOBUF_LVCMOS25_S_6"
set line_num 4124; puts $output_file "    port("
set line_num 4125; puts $output_file "      O  : out   std_ulogic;"
set line_num 4126; puts $output_file ""
set line_num 4127; puts $output_file "      IO : inout std_ulogic;"
set line_num 4128; puts $output_file ""
set line_num 4129; puts $output_file "      I  : in    std_ulogic;"
set line_num 4130; puts $output_file "      T  : in    std_ulogic"
set line_num 4131; puts $output_file "      );"
set line_num 4132; puts $output_file "  end component;"
set line_num 4133; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_6 : component is true;"
set line_num 4134; puts $output_file ""
set line_num 4135; puts $output_file "  component IOBUF_LVCMOS25_S_8"
set line_num 4136; puts $output_file "    port("
set line_num 4137; puts $output_file "      O  : out   std_ulogic;"
set line_num 4138; puts $output_file ""
set line_num 4139; puts $output_file "      IO : inout std_ulogic;"
set line_num 4140; puts $output_file ""
set line_num 4141; puts $output_file "      I  : in    std_ulogic;"
set line_num 4142; puts $output_file "      T  : in    std_ulogic"
set line_num 4143; puts $output_file "      );"
set line_num 4144; puts $output_file "  end component;"
set line_num 4145; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS25_S_8 : component is true;"
set line_num 4146; puts $output_file ""
set line_num 4147; puts $output_file "  component IOBUF_LVCMOS33"
set line_num 4148; puts $output_file "    port("
set line_num 4149; puts $output_file "      O  : out   std_ulogic;"
set line_num 4150; puts $output_file ""
set line_num 4151; puts $output_file "      IO : inout std_ulogic;"
set line_num 4152; puts $output_file ""
set line_num 4153; puts $output_file "      I  : in    std_ulogic;"
set line_num 4154; puts $output_file "      T  : in    std_ulogic"
set line_num 4155; puts $output_file "      );"
set line_num 4156; puts $output_file "  end component;"
set line_num 4157; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33 : component is true;"
set line_num 4158; puts $output_file ""
set line_num 4159; puts $output_file "  component IOBUF_LVCMOS33_F_12"
set line_num 4160; puts $output_file "    port("
set line_num 4161; puts $output_file "      O  : out   std_ulogic;"
set line_num 4162; puts $output_file ""
set line_num 4163; puts $output_file "      IO : inout std_ulogic;"
set line_num 4164; puts $output_file ""
set line_num 4165; puts $output_file "      I  : in    std_ulogic;"
set line_num 4166; puts $output_file "      T  : in    std_ulogic"
set line_num 4167; puts $output_file "      );"
set line_num 4168; puts $output_file "  end component;"
set line_num 4169; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_12 : component is true;"
set line_num 4170; puts $output_file ""
set line_num 4171; puts $output_file "  component IOBUF_LVCMOS33_F_16"
set line_num 4172; puts $output_file "    port("
set line_num 4173; puts $output_file "      O  : out   std_ulogic;"
set line_num 4174; puts $output_file ""
set line_num 4175; puts $output_file "      IO : inout std_ulogic;"
set line_num 4176; puts $output_file ""
set line_num 4177; puts $output_file "      I  : in    std_ulogic;"
set line_num 4178; puts $output_file "      T  : in    std_ulogic"
set line_num 4179; puts $output_file "      );"
set line_num 4180; puts $output_file "  end component;"
set line_num 4181; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_16 : component is true;"
set line_num 4182; puts $output_file ""
set line_num 4183; puts $output_file "  component IOBUF_LVCMOS33_F_2"
set line_num 4184; puts $output_file "    port("
set line_num 4185; puts $output_file "      O  : out   std_ulogic;"
set line_num 4186; puts $output_file ""
set line_num 4187; puts $output_file "      IO : inout std_ulogic;"
set line_num 4188; puts $output_file ""
set line_num 4189; puts $output_file "      I  : in    std_ulogic;"
set line_num 4190; puts $output_file "      T  : in    std_ulogic"
set line_num 4191; puts $output_file "      );"
set line_num 4192; puts $output_file "  end component;"
set line_num 4193; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_2 : component is true;"
set line_num 4194; puts $output_file ""
set line_num 4195; puts $output_file "  component IOBUF_LVCMOS33_F_24"
set line_num 4196; puts $output_file "    port("
set line_num 4197; puts $output_file "      O  : out   std_ulogic;"
set line_num 4198; puts $output_file ""
set line_num 4199; puts $output_file "      IO : inout std_ulogic;"
set line_num 4200; puts $output_file ""
set line_num 4201; puts $output_file "      I  : in    std_ulogic;"
set line_num 4202; puts $output_file "      T  : in    std_ulogic"
set line_num 4203; puts $output_file "      );"
set line_num 4204; puts $output_file "  end component;"
set line_num 4205; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_24 : component is true;"
set line_num 4206; puts $output_file ""
set line_num 4207; puts $output_file "  component IOBUF_LVCMOS33_F_4"
set line_num 4208; puts $output_file "    port("
set line_num 4209; puts $output_file "      O  : out   std_ulogic;"
set line_num 4210; puts $output_file ""
set line_num 4211; puts $output_file "      IO : inout std_ulogic;"
set line_num 4212; puts $output_file ""
set line_num 4213; puts $output_file "      I  : in    std_ulogic;"
set line_num 4214; puts $output_file "      T  : in    std_ulogic"
set line_num 4215; puts $output_file "      );"
set line_num 4216; puts $output_file "  end component;"
set line_num 4217; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_4 : component is true;"
set line_num 4218; puts $output_file ""
set line_num 4219; puts $output_file "  component IOBUF_LVCMOS33_F_6"
set line_num 4220; puts $output_file "    port("
set line_num 4221; puts $output_file "      O  : out   std_ulogic;"
set line_num 4222; puts $output_file ""
set line_num 4223; puts $output_file "      IO : inout std_ulogic;"
set line_num 4224; puts $output_file ""
set line_num 4225; puts $output_file "      I  : in    std_ulogic;"
set line_num 4226; puts $output_file "      T  : in    std_ulogic"
set line_num 4227; puts $output_file "      );"
set line_num 4228; puts $output_file "  end component;"
set line_num 4229; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_6 : component is true;"
set line_num 4230; puts $output_file ""
set line_num 4231; puts $output_file "  component IOBUF_LVCMOS33_F_8"
set line_num 4232; puts $output_file "    port("
set line_num 4233; puts $output_file "      O  : out   std_ulogic;"
set line_num 4234; puts $output_file ""
set line_num 4235; puts $output_file "      IO : inout std_ulogic;"
set line_num 4236; puts $output_file ""
set line_num 4237; puts $output_file "      I  : in    std_ulogic;"
set line_num 4238; puts $output_file "      T  : in    std_ulogic"
set line_num 4239; puts $output_file "      );"
set line_num 4240; puts $output_file "  end component;"
set line_num 4241; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_F_8 : component is true;"
set line_num 4242; puts $output_file ""
set line_num 4243; puts $output_file "  component IOBUF_LVCMOS33_S_12"
set line_num 4244; puts $output_file "    port("
set line_num 4245; puts $output_file "      O  : out   std_ulogic;"
set line_num 4246; puts $output_file ""
set line_num 4247; puts $output_file "      IO : inout std_ulogic;"
set line_num 4248; puts $output_file ""
set line_num 4249; puts $output_file "      I  : in    std_ulogic;"
set line_num 4250; puts $output_file "      T  : in    std_ulogic"
set line_num 4251; puts $output_file "      );"
set line_num 4252; puts $output_file "  end component;"
set line_num 4253; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_12 : component is true;"
set line_num 4254; puts $output_file ""
set line_num 4255; puts $output_file "  component IOBUF_LVCMOS33_S_16"
set line_num 4256; puts $output_file "    port("
set line_num 4257; puts $output_file "      O  : out   std_ulogic;"
set line_num 4258; puts $output_file ""
set line_num 4259; puts $output_file "      IO : inout std_ulogic;"
set line_num 4260; puts $output_file ""
set line_num 4261; puts $output_file "      I  : in    std_ulogic;"
set line_num 4262; puts $output_file "      T  : in    std_ulogic"
set line_num 4263; puts $output_file "      );"
set line_num 4264; puts $output_file "  end component;"
set line_num 4265; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_16 : component is true;"
set line_num 4266; puts $output_file ""
set line_num 4267; puts $output_file "  component IOBUF_LVCMOS33_S_2"
set line_num 4268; puts $output_file "    port("
set line_num 4269; puts $output_file "      O  : out   std_ulogic;"
set line_num 4270; puts $output_file ""
set line_num 4271; puts $output_file "      IO : inout std_ulogic;"
set line_num 4272; puts $output_file ""
set line_num 4273; puts $output_file "      I  : in    std_ulogic;"
set line_num 4274; puts $output_file "      T  : in    std_ulogic"
set line_num 4275; puts $output_file "      );"
set line_num 4276; puts $output_file "  end component;"
set line_num 4277; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_2 : component is true;"
set line_num 4278; puts $output_file ""
set line_num 4279; puts $output_file "  component IOBUF_LVCMOS33_S_24"
set line_num 4280; puts $output_file "    port("
set line_num 4281; puts $output_file "      O  : out   std_ulogic;"
set line_num 4282; puts $output_file ""
set line_num 4283; puts $output_file "      IO : inout std_ulogic;"
set line_num 4284; puts $output_file ""
set line_num 4285; puts $output_file "      I  : in    std_ulogic;"
set line_num 4286; puts $output_file "      T  : in    std_ulogic"
set line_num 4287; puts $output_file "      );"
set line_num 4288; puts $output_file "  end component;"
set line_num 4289; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_24 : component is true;"
set line_num 4290; puts $output_file ""
set line_num 4291; puts $output_file "  component IOBUF_LVCMOS33_S_4"
set line_num 4292; puts $output_file "    port("
set line_num 4293; puts $output_file "      O  : out   std_ulogic;"
set line_num 4294; puts $output_file ""
set line_num 4295; puts $output_file "      IO : inout std_ulogic;"
set line_num 4296; puts $output_file ""
set line_num 4297; puts $output_file "      I  : in    std_ulogic;"
set line_num 4298; puts $output_file "      T  : in    std_ulogic"
set line_num 4299; puts $output_file "      );"
set line_num 4300; puts $output_file "  end component;"
set line_num 4301; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_4 : component is true;"
set line_num 4302; puts $output_file ""
set line_num 4303; puts $output_file "  component IOBUF_LVCMOS33_S_6"
set line_num 4304; puts $output_file "    port("
set line_num 4305; puts $output_file "      O  : out   std_ulogic;"
set line_num 4306; puts $output_file ""
set line_num 4307; puts $output_file "      IO : inout std_ulogic;"
set line_num 4308; puts $output_file ""
set line_num 4309; puts $output_file "      I  : in    std_ulogic;"
set line_num 4310; puts $output_file "      T  : in    std_ulogic"
set line_num 4311; puts $output_file "      );"
set line_num 4312; puts $output_file "  end component;"
set line_num 4313; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_6 : component is true;"
set line_num 4314; puts $output_file ""
set line_num 4315; puts $output_file "  component IOBUF_LVCMOS33_S_8"
set line_num 4316; puts $output_file "    port("
set line_num 4317; puts $output_file "      O  : out   std_ulogic;"
set line_num 4318; puts $output_file ""
set line_num 4319; puts $output_file "      IO : inout std_ulogic;"
set line_num 4320; puts $output_file ""
set line_num 4321; puts $output_file "      I  : in    std_ulogic;"
set line_num 4322; puts $output_file "      T  : in    std_ulogic"
set line_num 4323; puts $output_file "      );"
set line_num 4324; puts $output_file "  end component;"
set line_num 4325; puts $output_file "attribute syn_black_box of IOBUF_LVCMOS33_S_8 : component is true;"
set line_num 4326; puts $output_file ""
set line_num 4327; puts $output_file "  component IOBUF_LVDCI_15"
set line_num 4328; puts $output_file "    port("
set line_num 4329; puts $output_file "      O  : out   std_ulogic;"
set line_num 4330; puts $output_file ""
set line_num 4331; puts $output_file "      IO : inout std_ulogic;"
set line_num 4332; puts $output_file ""
set line_num 4333; puts $output_file "      I  : in    std_ulogic;"
set line_num 4334; puts $output_file "      T  : in    std_ulogic"
set line_num 4335; puts $output_file "      );"
set line_num 4336; puts $output_file "  end component;"
set line_num 4337; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_15 : component is true;"
set line_num 4338; puts $output_file ""
set line_num 4339; puts $output_file "  component IOBUF_LVDCI_18"
set line_num 4340; puts $output_file "    port("
set line_num 4341; puts $output_file "      O  : out   std_ulogic;"
set line_num 4342; puts $output_file ""
set line_num 4343; puts $output_file "      IO : inout std_ulogic;"
set line_num 4344; puts $output_file ""
set line_num 4345; puts $output_file "      I  : in    std_ulogic;"
set line_num 4346; puts $output_file "      T  : in    std_ulogic"
set line_num 4347; puts $output_file "      );"
set line_num 4348; puts $output_file "  end component;"
set line_num 4349; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_18 : component is true;"
set line_num 4350; puts $output_file ""
set line_num 4351; puts $output_file "  component IOBUF_LVDCI_25"
set line_num 4352; puts $output_file "    port("
set line_num 4353; puts $output_file "      O  : out   std_ulogic;"
set line_num 4354; puts $output_file ""
set line_num 4355; puts $output_file "      IO : inout std_ulogic;"
set line_num 4356; puts $output_file ""
set line_num 4357; puts $output_file "      I  : in    std_ulogic;"
set line_num 4358; puts $output_file "      T  : in    std_ulogic"
set line_num 4359; puts $output_file "      );"
set line_num 4360; puts $output_file "  end component;"
set line_num 4361; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_25 : component is true;"
set line_num 4362; puts $output_file ""
set line_num 4363; puts $output_file "  component IOBUF_LVDCI_33"
set line_num 4364; puts $output_file "    port("
set line_num 4365; puts $output_file "      O  : out   std_ulogic;"
set line_num 4366; puts $output_file ""
set line_num 4367; puts $output_file "      IO : inout std_ulogic;"
set line_num 4368; puts $output_file ""
set line_num 4369; puts $output_file "      I  : in    std_ulogic;"
set line_num 4370; puts $output_file "      T  : in    std_ulogic"
set line_num 4371; puts $output_file "      );"
set line_num 4372; puts $output_file "  end component;"
set line_num 4373; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_33 : component is true;"
set line_num 4374; puts $output_file ""
set line_num 4375; puts $output_file "  component IOBUF_LVDCI_DV2_15"
set line_num 4376; puts $output_file "    port("
set line_num 4377; puts $output_file "      O  : out   std_ulogic;"
set line_num 4378; puts $output_file ""
set line_num 4379; puts $output_file "      IO : inout std_ulogic;"
set line_num 4380; puts $output_file ""
set line_num 4381; puts $output_file "      I  : in    std_ulogic;"
set line_num 4382; puts $output_file "      T  : in    std_ulogic"
set line_num 4383; puts $output_file "      );"
set line_num 4384; puts $output_file "  end component;"
set line_num 4385; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_DV2_15 : component is true;"
set line_num 4386; puts $output_file ""
set line_num 4387; puts $output_file "  component IOBUF_LVDCI_DV2_18"
set line_num 4388; puts $output_file "    port("
set line_num 4389; puts $output_file "      O  : out   std_ulogic;"
set line_num 4390; puts $output_file ""
set line_num 4391; puts $output_file "      IO : inout std_ulogic;"
set line_num 4392; puts $output_file ""
set line_num 4393; puts $output_file "      I  : in    std_ulogic;"
set line_num 4394; puts $output_file "      T  : in    std_ulogic"
set line_num 4395; puts $output_file "      );"
set line_num 4396; puts $output_file "  end component;"
set line_num 4397; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_DV2_18 : component is true;"
set line_num 4398; puts $output_file ""
set line_num 4399; puts $output_file "  component IOBUF_LVDCI_DV2_25"
set line_num 4400; puts $output_file "    port("
set line_num 4401; puts $output_file "      O  : out   std_ulogic;"
set line_num 4402; puts $output_file ""
set line_num 4403; puts $output_file "      IO : inout std_ulogic;"
set line_num 4404; puts $output_file ""
set line_num 4405; puts $output_file "      I  : in    std_ulogic;"
set line_num 4406; puts $output_file "      T  : in    std_ulogic"
set line_num 4407; puts $output_file "      );"
set line_num 4408; puts $output_file "  end component;"
set line_num 4409; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_DV2_25 : component is true;"
set line_num 4410; puts $output_file ""
set line_num 4411; puts $output_file "  component IOBUF_LVDCI_DV2_33"
set line_num 4412; puts $output_file "    port("
set line_num 4413; puts $output_file "      O  : out   std_ulogic;"
set line_num 4414; puts $output_file ""
set line_num 4415; puts $output_file "      IO : inout std_ulogic;"
set line_num 4416; puts $output_file ""
set line_num 4417; puts $output_file "      I  : in    std_ulogic;"
set line_num 4418; puts $output_file "      T  : in    std_ulogic"
set line_num 4419; puts $output_file "      );"
set line_num 4420; puts $output_file "  end component;"
set line_num 4421; puts $output_file "attribute syn_black_box of IOBUF_LVDCI_DV2_33 : component is true;"
set line_num 4422; puts $output_file ""
set line_num 4423; puts $output_file "  component IOBUF_LVDS"
set line_num 4424; puts $output_file "    port("
set line_num 4425; puts $output_file "      O  : out   std_ulogic;"
set line_num 4426; puts $output_file ""
set line_num 4427; puts $output_file "      IO : inout std_ulogic;"
set line_num 4428; puts $output_file ""
set line_num 4429; puts $output_file "      I  : in    std_ulogic;"
set line_num 4430; puts $output_file "      T  : in    std_ulogic"
set line_num 4431; puts $output_file "      );"
set line_num 4432; puts $output_file "  end component;"
set line_num 4433; puts $output_file "attribute syn_black_box of IOBUF_LVDS : component is true;"
set line_num 4434; puts $output_file ""
set line_num 4435; puts $output_file "  component IOBUF_LVPECL"
set line_num 4436; puts $output_file "    port("
set line_num 4437; puts $output_file "      O  : out   std_ulogic;"
set line_num 4438; puts $output_file ""
set line_num 4439; puts $output_file "      IO : inout std_ulogic;"
set line_num 4440; puts $output_file ""
set line_num 4441; puts $output_file "      I  : in    std_ulogic;"
set line_num 4442; puts $output_file "      T  : in    std_ulogic"
set line_num 4443; puts $output_file "      );"
set line_num 4444; puts $output_file "  end component;"
set line_num 4445; puts $output_file "attribute syn_black_box of IOBUF_LVPECL : component is true;"
set line_num 4446; puts $output_file ""
set line_num 4447; puts $output_file "  component IOBUF_LVTTL"
set line_num 4448; puts $output_file "    port("
set line_num 4449; puts $output_file "      O  : out   std_ulogic;"
set line_num 4450; puts $output_file ""
set line_num 4451; puts $output_file "      IO : inout std_ulogic;"
set line_num 4452; puts $output_file ""
set line_num 4453; puts $output_file "      I  : in    std_ulogic;"
set line_num 4454; puts $output_file "      T  : in    std_ulogic"
set line_num 4455; puts $output_file "      );"
set line_num 4456; puts $output_file "  end component;"
set line_num 4457; puts $output_file "attribute syn_black_box of IOBUF_LVTTL : component is true;"
set line_num 4458; puts $output_file ""
set line_num 4459; puts $output_file "  component IOBUF_LVTTL_F_12"
set line_num 4460; puts $output_file "    port("
set line_num 4461; puts $output_file "      O  : out   std_ulogic;"
set line_num 4462; puts $output_file ""
set line_num 4463; puts $output_file "      IO : inout std_ulogic;"
set line_num 4464; puts $output_file ""
set line_num 4465; puts $output_file "      I  : in    std_ulogic;"
set line_num 4466; puts $output_file "      T  : in    std_ulogic"
set line_num 4467; puts $output_file "      );"
set line_num 4468; puts $output_file "  end component;"
set line_num 4469; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_12 : component is true;"
set line_num 4470; puts $output_file ""
set line_num 4471; puts $output_file "  component IOBUF_LVTTL_F_16"
set line_num 4472; puts $output_file "    port("
set line_num 4473; puts $output_file "      O  : out   std_ulogic;"
set line_num 4474; puts $output_file ""
set line_num 4475; puts $output_file "      IO : inout std_ulogic;"
set line_num 4476; puts $output_file ""
set line_num 4477; puts $output_file "      I  : in    std_ulogic;"
set line_num 4478; puts $output_file "      T  : in    std_ulogic"
set line_num 4479; puts $output_file "      );"
set line_num 4480; puts $output_file "  end component;"
set line_num 4481; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_16 : component is true;"
set line_num 4482; puts $output_file ""
set line_num 4483; puts $output_file "  component IOBUF_LVTTL_F_2"
set line_num 4484; puts $output_file "    port("
set line_num 4485; puts $output_file "      O  : out   std_ulogic;"
set line_num 4486; puts $output_file ""
set line_num 4487; puts $output_file "      IO : inout std_ulogic;"
set line_num 4488; puts $output_file ""
set line_num 4489; puts $output_file "      I  : in    std_ulogic;"
set line_num 4490; puts $output_file "      T  : in    std_ulogic"
set line_num 4491; puts $output_file "      );"
set line_num 4492; puts $output_file "  end component;"
set line_num 4493; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_2 : component is true;"
set line_num 4494; puts $output_file ""
set line_num 4495; puts $output_file "  component IOBUF_LVTTL_F_24"
set line_num 4496; puts $output_file "    port("
set line_num 4497; puts $output_file "      O  : out   std_ulogic;"
set line_num 4498; puts $output_file ""
set line_num 4499; puts $output_file "      IO : inout std_ulogic;"
set line_num 4500; puts $output_file ""
set line_num 4501; puts $output_file "      I  : in    std_ulogic;"
set line_num 4502; puts $output_file "      T  : in    std_ulogic"
set line_num 4503; puts $output_file "      );"
set line_num 4504; puts $output_file "  end component;"
set line_num 4505; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_24 : component is true;"
set line_num 4506; puts $output_file ""
set line_num 4507; puts $output_file "  component IOBUF_LVTTL_F_4"
set line_num 4508; puts $output_file "    port("
set line_num 4509; puts $output_file "      O  : out   std_ulogic;"
set line_num 4510; puts $output_file ""
set line_num 4511; puts $output_file "      IO : inout std_ulogic;"
set line_num 4512; puts $output_file ""
set line_num 4513; puts $output_file "      I  : in    std_ulogic;"
set line_num 4514; puts $output_file "      T  : in    std_ulogic"
set line_num 4515; puts $output_file "      );"
set line_num 4516; puts $output_file "  end component;"
set line_num 4517; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_4 : component is true;"
set line_num 4518; puts $output_file ""
set line_num 4519; puts $output_file "  component IOBUF_LVTTL_F_6"
set line_num 4520; puts $output_file "    port("
set line_num 4521; puts $output_file "      O  : out   std_ulogic;"
set line_num 4522; puts $output_file ""
set line_num 4523; puts $output_file "      IO : inout std_ulogic;"
set line_num 4524; puts $output_file ""
set line_num 4525; puts $output_file "      I  : in    std_ulogic;"
set line_num 4526; puts $output_file "      T  : in    std_ulogic"
set line_num 4527; puts $output_file "      );"
set line_num 4528; puts $output_file "  end component;"
set line_num 4529; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_6 : component is true;"
set line_num 4530; puts $output_file ""
set line_num 4531; puts $output_file "  component IOBUF_LVTTL_F_8"
set line_num 4532; puts $output_file "    port("
set line_num 4533; puts $output_file "      O  : out   std_ulogic;"
set line_num 4534; puts $output_file ""
set line_num 4535; puts $output_file "      IO : inout std_ulogic;"
set line_num 4536; puts $output_file ""
set line_num 4537; puts $output_file "      I  : in    std_ulogic;"
set line_num 4538; puts $output_file "      T  : in    std_ulogic"
set line_num 4539; puts $output_file "      );"
set line_num 4540; puts $output_file "  end component;"
set line_num 4541; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_F_8 : component is true;"
set line_num 4542; puts $output_file ""
set line_num 4543; puts $output_file "  component IOBUF_LVTTL_S_12"
set line_num 4544; puts $output_file "    port("
set line_num 4545; puts $output_file "      O  : out   std_ulogic;"
set line_num 4546; puts $output_file ""
set line_num 4547; puts $output_file "      IO : inout std_ulogic;"
set line_num 4548; puts $output_file ""
set line_num 4549; puts $output_file "      I  : in    std_ulogic;"
set line_num 4550; puts $output_file "      T  : in    std_ulogic"
set line_num 4551; puts $output_file "      );"
set line_num 4552; puts $output_file "  end component;"
set line_num 4553; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_12 : component is true;"
set line_num 4554; puts $output_file ""
set line_num 4555; puts $output_file "  component IOBUF_LVTTL_S_16"
set line_num 4556; puts $output_file "    port("
set line_num 4557; puts $output_file "      O  : out   std_ulogic;"
set line_num 4558; puts $output_file ""
set line_num 4559; puts $output_file "      IO : inout std_ulogic;"
set line_num 4560; puts $output_file ""
set line_num 4561; puts $output_file "      I  : in    std_ulogic;"
set line_num 4562; puts $output_file "      T  : in    std_ulogic"
set line_num 4563; puts $output_file "      );"
set line_num 4564; puts $output_file "  end component;"
set line_num 4565; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_16 : component is true;"
set line_num 4566; puts $output_file ""
set line_num 4567; puts $output_file "  component IOBUF_LVTTL_S_2"
set line_num 4568; puts $output_file "    port("
set line_num 4569; puts $output_file "      O  : out   std_ulogic;"
set line_num 4570; puts $output_file ""
set line_num 4571; puts $output_file "      IO : inout std_ulogic;"
set line_num 4572; puts $output_file ""
set line_num 4573; puts $output_file "      I  : in    std_ulogic;"
set line_num 4574; puts $output_file "      T  : in    std_ulogic"
set line_num 4575; puts $output_file "      );"
set line_num 4576; puts $output_file "  end component;"
set line_num 4577; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_2 : component is true;"
set line_num 4578; puts $output_file ""
set line_num 4579; puts $output_file "  component IOBUF_LVTTL_S_24"
set line_num 4580; puts $output_file "    port("
set line_num 4581; puts $output_file "      O  : out   std_ulogic;"
set line_num 4582; puts $output_file ""
set line_num 4583; puts $output_file "      IO : inout std_ulogic;"
set line_num 4584; puts $output_file ""
set line_num 4585; puts $output_file "      I  : in    std_ulogic;"
set line_num 4586; puts $output_file "      T  : in    std_ulogic"
set line_num 4587; puts $output_file "      );"
set line_num 4588; puts $output_file "  end component;"
set line_num 4589; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_24 : component is true;"
set line_num 4590; puts $output_file ""
set line_num 4591; puts $output_file "  component IOBUF_LVTTL_S_4"
set line_num 4592; puts $output_file "    port("
set line_num 4593; puts $output_file "      O  : out   std_ulogic;"
set line_num 4594; puts $output_file ""
set line_num 4595; puts $output_file "      IO : inout std_ulogic;"
set line_num 4596; puts $output_file ""
set line_num 4597; puts $output_file "      I  : in    std_ulogic;"
set line_num 4598; puts $output_file "      T  : in    std_ulogic"
set line_num 4599; puts $output_file "      );"
set line_num 4600; puts $output_file "  end component;"
set line_num 4601; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_4 : component is true;"
set line_num 4602; puts $output_file ""
set line_num 4603; puts $output_file "  component IOBUF_LVTTL_S_6"
set line_num 4604; puts $output_file "    port("
set line_num 4605; puts $output_file "      O  : out   std_ulogic;"
set line_num 4606; puts $output_file ""
set line_num 4607; puts $output_file "      IO : inout std_ulogic;"
set line_num 4608; puts $output_file ""
set line_num 4609; puts $output_file "      I  : in    std_ulogic;"
set line_num 4610; puts $output_file "      T  : in    std_ulogic"
set line_num 4611; puts $output_file "      );"
set line_num 4612; puts $output_file "  end component;"
set line_num 4613; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_6 : component is true;"
set line_num 4614; puts $output_file ""
set line_num 4615; puts $output_file "  component IOBUF_LVTTL_S_8"
set line_num 4616; puts $output_file "    port("
set line_num 4617; puts $output_file "      O  : out   std_ulogic;"
set line_num 4618; puts $output_file ""
set line_num 4619; puts $output_file "      IO : inout std_ulogic;"
set line_num 4620; puts $output_file ""
set line_num 4621; puts $output_file "      I  : in    std_ulogic;"
set line_num 4622; puts $output_file "      T  : in    std_ulogic"
set line_num 4623; puts $output_file "      );"
set line_num 4624; puts $output_file "  end component;"
set line_num 4625; puts $output_file "attribute syn_black_box of IOBUF_LVTTL_S_8 : component is true;"
set line_num 4626; puts $output_file ""
set line_num 4627; puts $output_file "  component IOBUF_PCI33_3"
set line_num 4628; puts $output_file "    port("
set line_num 4629; puts $output_file "      O  : out   std_ulogic;"
set line_num 4630; puts $output_file ""
set line_num 4631; puts $output_file "      IO : inout std_ulogic;"
set line_num 4632; puts $output_file ""
set line_num 4633; puts $output_file "      I  : in    std_ulogic;"
set line_num 4634; puts $output_file "      T  : in    std_ulogic"
set line_num 4635; puts $output_file "      );"
set line_num 4636; puts $output_file "  end component;"
set line_num 4637; puts $output_file "attribute syn_black_box of IOBUF_PCI33_3 : component is true;"
set line_num 4638; puts $output_file ""
set line_num 4639; puts $output_file "  component IOBUF_PCI33_5"
set line_num 4640; puts $output_file "    port("
set line_num 4641; puts $output_file "      O  : out   std_ulogic;"
set line_num 4642; puts $output_file ""
set line_num 4643; puts $output_file "      IO : inout std_ulogic;"
set line_num 4644; puts $output_file ""
set line_num 4645; puts $output_file "      I  : in    std_ulogic;"
set line_num 4646; puts $output_file "      T  : in    std_ulogic"
set line_num 4647; puts $output_file "      );"
set line_num 4648; puts $output_file "  end component;"
set line_num 4649; puts $output_file "attribute syn_black_box of IOBUF_PCI33_5 : component is true;"
set line_num 4650; puts $output_file ""
set line_num 4651; puts $output_file "  component IOBUF_PCI66_3"
set line_num 4652; puts $output_file "    port("
set line_num 4653; puts $output_file "      O  : out   std_ulogic;"
set line_num 4654; puts $output_file ""
set line_num 4655; puts $output_file "      IO : inout std_ulogic;"
set line_num 4656; puts $output_file ""
set line_num 4657; puts $output_file "      I  : in    std_ulogic;"
set line_num 4658; puts $output_file "      T  : in    std_ulogic"
set line_num 4659; puts $output_file "      );"
set line_num 4660; puts $output_file "  end component;"
set line_num 4661; puts $output_file "attribute syn_black_box of IOBUF_PCI66_3 : component is true;"
set line_num 4662; puts $output_file ""
set line_num 4663; puts $output_file "  component IOBUF_PCIX"
set line_num 4664; puts $output_file "    port("
set line_num 4665; puts $output_file "      O  : out   std_ulogic;"
set line_num 4666; puts $output_file ""
set line_num 4667; puts $output_file "      IO : inout std_ulogic;"
set line_num 4668; puts $output_file ""
set line_num 4669; puts $output_file "      I  : in    std_ulogic;"
set line_num 4670; puts $output_file "      T  : in    std_ulogic"
set line_num 4671; puts $output_file "      );"
set line_num 4672; puts $output_file "  end component;"
set line_num 4673; puts $output_file "attribute syn_black_box of IOBUF_PCIX : component is true;"
set line_num 4674; puts $output_file ""
set line_num 4675; puts $output_file "  component IOBUF_PCIX66_3"
set line_num 4676; puts $output_file "    port("
set line_num 4677; puts $output_file "      O  : out   std_ulogic;"
set line_num 4678; puts $output_file ""
set line_num 4679; puts $output_file "      IO : inout std_ulogic;"
set line_num 4680; puts $output_file ""
set line_num 4681; puts $output_file "      I  : in    std_ulogic;"
set line_num 4682; puts $output_file "      T  : in    std_ulogic"
set line_num 4683; puts $output_file "      );"
set line_num 4684; puts $output_file "  end component;"
set line_num 4685; puts $output_file "attribute syn_black_box of IOBUF_PCIX66_3 : component is true;"
set line_num 4686; puts $output_file ""
set line_num 4687; puts $output_file "  component IOBUF_S_12"
set line_num 4688; puts $output_file "    port("
set line_num 4689; puts $output_file "      O  : out   std_ulogic;"
set line_num 4690; puts $output_file ""
set line_num 4691; puts $output_file "      IO : inout std_ulogic;"
set line_num 4692; puts $output_file ""
set line_num 4693; puts $output_file "      I  : in    std_ulogic;"
set line_num 4694; puts $output_file "      T  : in    std_ulogic"
set line_num 4695; puts $output_file "      );"
set line_num 4696; puts $output_file "  end component;"
set line_num 4697; puts $output_file "attribute syn_black_box of IOBUF_S_12 : component is true;"
set line_num 4698; puts $output_file ""
set line_num 4699; puts $output_file "  component IOBUF_S_16"
set line_num 4700; puts $output_file "    port("
set line_num 4701; puts $output_file "      O  : out   std_ulogic;"
set line_num 4702; puts $output_file ""
set line_num 4703; puts $output_file "      IO : inout std_ulogic;"
set line_num 4704; puts $output_file ""
set line_num 4705; puts $output_file "      I  : in    std_ulogic;"
set line_num 4706; puts $output_file "      T  : in    std_ulogic"
set line_num 4707; puts $output_file "      );"
set line_num 4708; puts $output_file "  end component;"
set line_num 4709; puts $output_file "attribute syn_black_box of IOBUF_S_16 : component is true;"
set line_num 4710; puts $output_file ""
set line_num 4711; puts $output_file "  component IOBUF_S_2"
set line_num 4712; puts $output_file "    port("
set line_num 4713; puts $output_file "      O  : out   std_ulogic;"
set line_num 4714; puts $output_file ""
set line_num 4715; puts $output_file "      IO : inout std_ulogic;"
set line_num 4716; puts $output_file ""
set line_num 4717; puts $output_file "      I  : in    std_ulogic;"
set line_num 4718; puts $output_file "      T  : in    std_ulogic"
set line_num 4719; puts $output_file "      );"
set line_num 4720; puts $output_file "  end component;"
set line_num 4721; puts $output_file "attribute syn_black_box of IOBUF_S_2 : component is true;"
set line_num 4722; puts $output_file ""
set line_num 4723; puts $output_file "  component IOBUF_S_24"
set line_num 4724; puts $output_file "    port("
set line_num 4725; puts $output_file "      O  : out   std_ulogic;"
set line_num 4726; puts $output_file ""
set line_num 4727; puts $output_file "      IO : inout std_ulogic;"
set line_num 4728; puts $output_file ""
set line_num 4729; puts $output_file "      I  : in    std_ulogic;"
set line_num 4730; puts $output_file "      T  : in    std_ulogic"
set line_num 4731; puts $output_file "      );"
set line_num 4732; puts $output_file "  end component;"
set line_num 4733; puts $output_file "attribute syn_black_box of IOBUF_S_24 : component is true;"
set line_num 4734; puts $output_file ""
set line_num 4735; puts $output_file "  component IOBUF_S_4"
set line_num 4736; puts $output_file "    port("
set line_num 4737; puts $output_file "      O  : out   std_ulogic;"
set line_num 4738; puts $output_file ""
set line_num 4739; puts $output_file "      IO : inout std_ulogic;"
set line_num 4740; puts $output_file ""
set line_num 4741; puts $output_file "      I  : in    std_ulogic;"
set line_num 4742; puts $output_file "      T  : in    std_ulogic"
set line_num 4743; puts $output_file "      );"
set line_num 4744; puts $output_file "  end component;"
set line_num 4745; puts $output_file "attribute syn_black_box of IOBUF_S_4 : component is true;"
set line_num 4746; puts $output_file ""
set line_num 4747; puts $output_file "  component IOBUF_S_6"
set line_num 4748; puts $output_file "    port("
set line_num 4749; puts $output_file "      O  : out   std_ulogic;"
set line_num 4750; puts $output_file ""
set line_num 4751; puts $output_file "      IO : inout std_ulogic;"
set line_num 4752; puts $output_file ""
set line_num 4753; puts $output_file "      I  : in    std_ulogic;"
set line_num 4754; puts $output_file "      T  : in    std_ulogic"
set line_num 4755; puts $output_file "      );"
set line_num 4756; puts $output_file "  end component;"
set line_num 4757; puts $output_file "attribute syn_black_box of IOBUF_S_6 : component is true;"
set line_num 4758; puts $output_file ""
set line_num 4759; puts $output_file "  component IOBUF_S_8"
set line_num 4760; puts $output_file "    port("
set line_num 4761; puts $output_file "      O  : out   std_ulogic;"
set line_num 4762; puts $output_file ""
set line_num 4763; puts $output_file "      IO : inout std_ulogic;"
set line_num 4764; puts $output_file ""
set line_num 4765; puts $output_file "      I  : in    std_ulogic;"
set line_num 4766; puts $output_file "      T  : in    std_ulogic"
set line_num 4767; puts $output_file "      );"
set line_num 4768; puts $output_file "  end component;"
set line_num 4769; puts $output_file "attribute syn_black_box of IOBUF_S_8 : component is true;"
set line_num 4770; puts $output_file ""
set line_num 4771; puts $output_file "  component IOBUF_SSTL18_I"
set line_num 4772; puts $output_file "    port("
set line_num 4773; puts $output_file "      O  : out   std_ulogic;"
set line_num 4774; puts $output_file ""
set line_num 4775; puts $output_file "      IO : inout std_ulogic;"
set line_num 4776; puts $output_file ""
set line_num 4777; puts $output_file "      I  : in    std_ulogic;"
set line_num 4778; puts $output_file "      T  : in    std_ulogic"
set line_num 4779; puts $output_file "      );"
set line_num 4780; puts $output_file "  end component;"
set line_num 4781; puts $output_file "attribute syn_black_box of IOBUF_SSTL18_I : component is true;"
set line_num 4782; puts $output_file ""
set line_num 4783; puts $output_file "  component IOBUF_SSTL18_II"
set line_num 4784; puts $output_file "    port("
set line_num 4785; puts $output_file "      O  : out   std_ulogic;"
set line_num 4786; puts $output_file ""
set line_num 4787; puts $output_file "      IO : inout std_ulogic;"
set line_num 4788; puts $output_file ""
set line_num 4789; puts $output_file "      I  : in    std_ulogic;"
set line_num 4790; puts $output_file "      T  : in    std_ulogic"
set line_num 4791; puts $output_file "      );"
set line_num 4792; puts $output_file "  end component;"
set line_num 4793; puts $output_file "attribute syn_black_box of IOBUF_SSTL18_II : component is true;"
set line_num 4794; puts $output_file ""
set line_num 4795; puts $output_file "  component IOBUF_SSTL18_II_DCI"
set line_num 4796; puts $output_file "    port("
set line_num 4797; puts $output_file "      O  : out   std_ulogic;"
set line_num 4798; puts $output_file ""
set line_num 4799; puts $output_file "      IO : inout std_ulogic;"
set line_num 4800; puts $output_file ""
set line_num 4801; puts $output_file "      I  : in    std_ulogic;"
set line_num 4802; puts $output_file "      T  : in    std_ulogic"
set line_num 4803; puts $output_file "      );"
set line_num 4804; puts $output_file "  end component;"
set line_num 4805; puts $output_file "attribute syn_black_box of IOBUF_SSTL18_II_DCI : component is true;"
set line_num 4806; puts $output_file ""
set line_num 4807; puts $output_file "  component IOBUF_SSTL2_I"
set line_num 4808; puts $output_file "    port("
set line_num 4809; puts $output_file "      O  : out   std_ulogic;"
set line_num 4810; puts $output_file ""
set line_num 4811; puts $output_file "      IO : inout std_ulogic;"
set line_num 4812; puts $output_file ""
set line_num 4813; puts $output_file "      I  : in    std_ulogic;"
set line_num 4814; puts $output_file "      T  : in    std_ulogic"
set line_num 4815; puts $output_file "      );"
set line_num 4816; puts $output_file "  end component;"
set line_num 4817; puts $output_file "attribute syn_black_box of IOBUF_SSTL2_I : component is true;"
set line_num 4818; puts $output_file ""
set line_num 4819; puts $output_file "  component IOBUF_SSTL2_II"
set line_num 4820; puts $output_file "    port("
set line_num 4821; puts $output_file "      O  : out   std_ulogic;"
set line_num 4822; puts $output_file ""
set line_num 4823; puts $output_file "      IO : inout std_ulogic;"
set line_num 4824; puts $output_file ""
set line_num 4825; puts $output_file "      I  : in    std_ulogic;"
set line_num 4826; puts $output_file "      T  : in    std_ulogic"
set line_num 4827; puts $output_file "      );"
set line_num 4828; puts $output_file "  end component;"
set line_num 4829; puts $output_file "attribute syn_black_box of IOBUF_SSTL2_II : component is true;"
set line_num 4830; puts $output_file ""
set line_num 4831; puts $output_file "  component IOBUF_SSTL2_II_DCI"
set line_num 4832; puts $output_file "    port("
set line_num 4833; puts $output_file "      O  : out   std_ulogic;"
set line_num 4834; puts $output_file ""
set line_num 4835; puts $output_file "      IO : inout std_ulogic;"
set line_num 4836; puts $output_file ""
set line_num 4837; puts $output_file "      I  : in    std_ulogic;"
set line_num 4838; puts $output_file "      T  : in    std_ulogic"
set line_num 4839; puts $output_file "      );"
set line_num 4840; puts $output_file "  end component;"
set line_num 4841; puts $output_file "attribute syn_black_box of IOBUF_SSTL2_II_DCI : component is true;"
set line_num 4842; puts $output_file ""
set line_num 4843; puts $output_file "  component IOBUF_SSTL3_I"
set line_num 4844; puts $output_file "    port("
set line_num 4845; puts $output_file "      O  : out   std_ulogic;"
set line_num 4846; puts $output_file ""
set line_num 4847; puts $output_file "      IO : inout std_ulogic;"
set line_num 4848; puts $output_file ""
set line_num 4849; puts $output_file "      I  : in    std_ulogic;"
set line_num 4850; puts $output_file "      T  : in    std_ulogic"
set line_num 4851; puts $output_file "      );"
set line_num 4852; puts $output_file "  end component;"
set line_num 4853; puts $output_file "attribute syn_black_box of IOBUF_SSTL3_I : component is true;"
set line_num 4854; puts $output_file ""
set line_num 4855; puts $output_file "  component IOBUF_SSTL3_II"
set line_num 4856; puts $output_file "    port("
set line_num 4857; puts $output_file "      O  : out   std_ulogic;"
set line_num 4858; puts $output_file ""
set line_num 4859; puts $output_file "      IO : inout std_ulogic;"
set line_num 4860; puts $output_file ""
set line_num 4861; puts $output_file "      I  : in    std_ulogic;"
set line_num 4862; puts $output_file "      T  : in    std_ulogic"
set line_num 4863; puts $output_file "      );"
set line_num 4864; puts $output_file "  end component;"
set line_num 4865; puts $output_file "attribute syn_black_box of IOBUF_SSTL3_II : component is true;"
set line_num 4866; puts $output_file ""
set line_num 4867; puts $output_file "  component IOBUF_SSTL3_II_DCI"
set line_num 4868; puts $output_file "    port("
set line_num 4869; puts $output_file "      O  : out   std_ulogic;"
set line_num 4870; puts $output_file ""
set line_num 4871; puts $output_file "      IO : inout std_ulogic;"
set line_num 4872; puts $output_file ""
set line_num 4873; puts $output_file "      I  : in    std_ulogic;"
set line_num 4874; puts $output_file "      T  : in    std_ulogic"
set line_num 4875; puts $output_file "      );"
set line_num 4876; puts $output_file "  end component;"
set line_num 4877; puts $output_file "attribute syn_black_box of IOBUF_SSTL3_II_DCI : component is true;"
set line_num 4878; puts $output_file ""
set line_num 4879; puts $output_file "  component IOBUFDS"
set line_num 4880; puts $output_file "    generic("
set line_num 4881; puts $output_file "      CAPACITANCE : string     := \"DONT_CARE\";"
set line_num 4882; puts $output_file "      DRIVE : integer	:= 12;"
set line_num 4883; puts $output_file "      IOSTANDARD  : string     := \"DEFAULT\""
set line_num 4884; puts $output_file "      );"
set line_num 4885; puts $output_file ""
set line_num 4886; puts $output_file "    port("
set line_num 4887; puts $output_file "      O   : out   std_ulogic;"
set line_num 4888; puts $output_file ""
set line_num 4889; puts $output_file "      IO  : inout std_ulogic;"
set line_num 4890; puts $output_file "      IOB : inout std_ulogic;"
set line_num 4891; puts $output_file ""
set line_num 4892; puts $output_file "      I   : in    std_ulogic;"
set line_num 4893; puts $output_file "      T   : in    std_ulogic"
set line_num 4894; puts $output_file "      );"
set line_num 4895; puts $output_file "  end component;"
set line_num 4896; puts $output_file "attribute syn_black_box of IOBUFDS : component is true;"
set line_num 4897; puts $output_file ""
set line_num 4898; puts $output_file "  component IOBUFDS_BLVDS_25"
set line_num 4899; puts $output_file "    port("
set line_num 4900; puts $output_file "      O   : out   std_ulogic;"
set line_num 4901; puts $output_file ""
set line_num 4902; puts $output_file "      IO  : inout std_ulogic;"
set line_num 4903; puts $output_file "      IOB : inout std_ulogic;"
set line_num 4904; puts $output_file ""
set line_num 4905; puts $output_file "      I   : in    std_ulogic;"
set line_num 4906; puts $output_file "      T   : in    std_ulogic"
set line_num 4907; puts $output_file "      );"
set line_num 4908; puts $output_file "  end component;"
set line_num 4909; puts $output_file "attribute syn_black_box of IOBUFDS_BLVDS_25 : component is true;"
set line_num 4910; puts $output_file ""
set line_num 4911; puts $output_file "  component IOBUFE"
set line_num 4912; puts $output_file "    port("
set line_num 4913; puts $output_file "      O  : out   std_ulogic;"
set line_num 4914; puts $output_file ""
set line_num 4915; puts $output_file "      IO : inout std_ulogic;"
set line_num 4916; puts $output_file ""
set line_num 4917; puts $output_file "      E  : in    std_ulogic;"
set line_num 4918; puts $output_file "      I  : in    std_ulogic"
set line_num 4919; puts $output_file "      );"
set line_num 4920; puts $output_file "  end component;"
set line_num 4921; puts $output_file "attribute syn_black_box of IOBUFE : component is true;"
set line_num 4922; puts $output_file ""
set line_num 4923; puts $output_file "  component IOBUFE_F"
set line_num 4924; puts $output_file "    port("
set line_num 4925; puts $output_file "      O  : out   std_ulogic;"
set line_num 4926; puts $output_file ""
set line_num 4927; puts $output_file "      IO : inout std_ulogic;"
set line_num 4928; puts $output_file ""
set line_num 4929; puts $output_file "      E  : in    std_ulogic;"
set line_num 4930; puts $output_file "      I  : in    std_ulogic"
set line_num 4931; puts $output_file "      );"
set line_num 4932; puts $output_file "  end component;"
set line_num 4933; puts $output_file "attribute syn_black_box of IOBUFE_F : component is true;"
set line_num 4934; puts $output_file ""
set line_num 4935; puts $output_file "  component IOBUFE_S"
set line_num 4936; puts $output_file "    port("
set line_num 4937; puts $output_file "      O  : out   std_ulogic;"
set line_num 4938; puts $output_file ""
set line_num 4939; puts $output_file "      IO : inout std_ulogic;"
set line_num 4940; puts $output_file ""
set line_num 4941; puts $output_file "      E  : in    std_ulogic;"
set line_num 4942; puts $output_file "      I  : in    std_ulogic"
set line_num 4943; puts $output_file "      );"
set line_num 4944; puts $output_file "  end component;"
set line_num 4945; puts $output_file "attribute syn_black_box of IOBUFE_S : component is true;"
set line_num 4946; puts $output_file ""
set line_num 4947; puts $output_file "  component ISERDES"
set line_num 4948; puts $output_file "  generic("
set line_num 4949; puts $output_file "      BITSLIP_ENABLE	: boolean	:= false;"
set line_num 4950; puts $output_file "      DATA_RATE		: string	:= \"DDR\";"
set line_num 4951; puts $output_file "      DATA_WIDTH	: integer	:= 4;"
set line_num 4952; puts $output_file "      INIT_Q1		: bit		:= '0';"
set line_num 4953; puts $output_file "      INIT_Q2		: bit		:= '0';"
set line_num 4954; puts $output_file "      INIT_Q3		: bit		:= '0';"
set line_num 4955; puts $output_file "      INIT_Q4		: bit		:= '0';"
set line_num 4956; puts $output_file "      INTERFACE_TYPE	: string	:= \"MEMORY\";"
set line_num 4957; puts $output_file "      IOBDELAY		: string	:= \"NONE\";"
set line_num 4958; puts $output_file "      IOBDELAY_TYPE	: string	:= \"DEFAULT\";"
set line_num 4959; puts $output_file "      IOBDELAY_VALUE	: integer	:= 0;"
set line_num 4960; puts $output_file "      NUM_CE		: integer	:= 2;"
set line_num 4961; puts $output_file "      SERDES_MODE	: string	:= \"MASTER\";"
set line_num 4962; puts $output_file "      SRVAL_Q1		: bit		:= '0';"
set line_num 4963; puts $output_file "      SRVAL_Q2		: bit		:= '0';"
set line_num 4964; puts $output_file "      SRVAL_Q3		: bit		:= '0';"
set line_num 4965; puts $output_file "      SRVAL_Q4		: bit		:= '0'"
set line_num 4966; puts $output_file "      );"
set line_num 4967; puts $output_file ""
set line_num 4968; puts $output_file "  port("
set line_num 4969; puts $output_file "      O			: out std_ulogic;"
set line_num 4970; puts $output_file "      Q1		: out std_ulogic;"
set line_num 4971; puts $output_file "      Q2		: out std_ulogic;"
set line_num 4972; puts $output_file "      Q3		: out std_ulogic;"
set line_num 4973; puts $output_file "      Q4		: out std_ulogic;"
set line_num 4974; puts $output_file "      Q5		: out std_ulogic;"
set line_num 4975; puts $output_file "      Q6		: out std_ulogic;"
set line_num 4976; puts $output_file "      SHIFTOUT1		: out std_ulogic;"
set line_num 4977; puts $output_file "      SHIFTOUT2		: out std_ulogic;"
set line_num 4978; puts $output_file ""
set line_num 4979; puts $output_file "      BITSLIP		: in std_ulogic;"
set line_num 4980; puts $output_file "      CE1		: in std_ulogic;"
set line_num 4981; puts $output_file "      CE2		: in std_ulogic;"
set line_num 4982; puts $output_file "      CLK		: in std_ulogic;"
set line_num 4983; puts $output_file "      CLKDIV		: in std_ulogic;"
set line_num 4984; puts $output_file "      D			: in std_ulogic;"
set line_num 4985; puts $output_file "      DLYCE		: in std_ulogic;"
set line_num 4986; puts $output_file "      DLYINC		: in std_ulogic;"
set line_num 4987; puts $output_file "      DLYRST		: in std_ulogic;"
set line_num 4988; puts $output_file "      OCLK		: in std_ulogic;"
set line_num 4989; puts $output_file "      REV		: in std_ulogic;"
set line_num 4990; puts $output_file "      SHIFTIN1		: in std_ulogic;"
set line_num 4991; puts $output_file "      SHIFTIN2		: in std_ulogic;"
set line_num 4992; puts $output_file "      SR		: in std_ulogic"
set line_num 4993; puts $output_file "    );"
set line_num 4994; puts $output_file "  end component;"
set line_num 4995; puts $output_file "attribute syn_black_box of ISERDES : component is true;"
set line_num 4996; puts $output_file ""
set line_num 4997; puts $output_file "  component KEEP"
set line_num 4998; puts $output_file "    port("
set line_num 4999; puts $output_file "      O : out std_ulogic;"
set line_num 5000; puts $output_file ""
set line_num 5001; puts $output_file "      I : in  std_ulogic"
set line_num 5002; puts $output_file "      );"
set line_num 5003; puts $output_file "  end component;"
set line_num 5004; puts $output_file "attribute syn_black_box of KEEP : component is true;"
set line_num 5005; puts $output_file ""
set line_num 5006; puts $output_file "  component KEEPER"
set line_num 5007; puts $output_file "    port("
set line_num 5008; puts $output_file "      O : inout std_ulogic"
set line_num 5009; puts $output_file "      );"
set line_num 5010; puts $output_file "  end component;"
set line_num 5011; puts $output_file "attribute syn_black_box of KEEPER : component is true;"
set line_num 5012; puts $output_file "attribute syn_noprune of KEEPER : component is true;"
set line_num 5013; puts $output_file ""
set line_num 5014; puts $output_file "  component LD"
set line_num 5015; puts $output_file "    generic("
set line_num 5016; puts $output_file "      INIT : bit := '0' "
set line_num 5017; puts $output_file "      );"
set line_num 5018; puts $output_file ""
set line_num 5019; puts $output_file "    port("
set line_num 5020; puts $output_file "      Q : out std_ulogic;"
set line_num 5021; puts $output_file ""
set line_num 5022; puts $output_file "      D : in  std_ulogic;"
set line_num 5023; puts $output_file "      G : in  std_ulogic"
set line_num 5024; puts $output_file "      );"
set line_num 5025; puts $output_file "  end component;"
set line_num 5026; puts $output_file "attribute syn_black_box of LD : component is true;"
set line_num 5027; puts $output_file ""
set line_num 5028; puts $output_file "  component LD_1"
set line_num 5029; puts $output_file "    generic("
set line_num 5030; puts $output_file "      INIT : bit := '0' "
set line_num 5031; puts $output_file "      );"
set line_num 5032; puts $output_file ""
set line_num 5033; puts $output_file "    port("
set line_num 5034; puts $output_file "      Q : out std_ulogic;"
set line_num 5035; puts $output_file ""
set line_num 5036; puts $output_file "      D : in  std_ulogic;"
set line_num 5037; puts $output_file "      G : in  std_ulogic"
set line_num 5038; puts $output_file "      );"
set line_num 5039; puts $output_file "  end component;"
set line_num 5040; puts $output_file "attribute syn_black_box of LD_1 : component is true;"
set line_num 5041; puts $output_file ""
set line_num 5042; puts $output_file "  component LDC"
set line_num 5043; puts $output_file "    generic("
set line_num 5044; puts $output_file "      INIT : bit := '0' "
set line_num 5045; puts $output_file "      );"
set line_num 5046; puts $output_file ""
set line_num 5047; puts $output_file "    port("
set line_num 5048; puts $output_file "      Q   : out std_ulogic;"
set line_num 5049; puts $output_file ""
set line_num 5050; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5051; puts $output_file "      D   : in  std_ulogic;"
set line_num 5052; puts $output_file "      G   : in  std_ulogic"
set line_num 5053; puts $output_file "      );"
set line_num 5054; puts $output_file "  end component;"
set line_num 5055; puts $output_file "attribute syn_black_box of LDC : component is true;"
set line_num 5056; puts $output_file ""
set line_num 5057; puts $output_file "  component LDC_1"
set line_num 5058; puts $output_file "    generic("
set line_num 5059; puts $output_file "      INIT : bit := '0' "
set line_num 5060; puts $output_file "      );"
set line_num 5061; puts $output_file ""
set line_num 5062; puts $output_file "    port("
set line_num 5063; puts $output_file "      Q   : out std_ulogic;"
set line_num 5064; puts $output_file ""
set line_num 5065; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5066; puts $output_file "      D   : in  std_ulogic;"
set line_num 5067; puts $output_file "      G   : in  std_ulogic"
set line_num 5068; puts $output_file "      );"
set line_num 5069; puts $output_file "  end component;"
set line_num 5070; puts $output_file "attribute syn_black_box of LDC_1 : component is true;"
set line_num 5071; puts $output_file ""
set line_num 5072; puts $output_file "  component LDCE"
set line_num 5073; puts $output_file "    generic("
set line_num 5074; puts $output_file "      INIT : bit := '0' "
set line_num 5075; puts $output_file "      );"
set line_num 5076; puts $output_file ""
set line_num 5077; puts $output_file "    port("
set line_num 5078; puts $output_file "      Q   : out std_ulogic;"
set line_num 5079; puts $output_file ""
set line_num 5080; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5081; puts $output_file "      D   : in  std_ulogic;"
set line_num 5082; puts $output_file "      G   : in  std_ulogic;"
set line_num 5083; puts $output_file "      GE  : in  std_ulogic"
set line_num 5084; puts $output_file "      );"
set line_num 5085; puts $output_file "  end component;"
set line_num 5086; puts $output_file "attribute syn_black_box of LDCE : component is true;"
set line_num 5087; puts $output_file ""
set line_num 5088; puts $output_file "  component LDCE_1"
set line_num 5089; puts $output_file "    generic("
set line_num 5090; puts $output_file "      INIT : bit := '0' "
set line_num 5091; puts $output_file "      );"
set line_num 5092; puts $output_file ""
set line_num 5093; puts $output_file "    port("
set line_num 5094; puts $output_file "      Q   : out std_ulogic;"
set line_num 5095; puts $output_file ""
set line_num 5096; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5097; puts $output_file "      D   : in  std_ulogic;"
set line_num 5098; puts $output_file "      G   : in  std_ulogic;"
set line_num 5099; puts $output_file "      GE  : in  std_ulogic"
set line_num 5100; puts $output_file "      );"
set line_num 5101; puts $output_file "  end component;"
set line_num 5102; puts $output_file "attribute syn_black_box of LDCE_1 : component is true;"
set line_num 5103; puts $output_file ""
set line_num 5104; puts $output_file "  component LDCP"
set line_num 5105; puts $output_file "    generic("
set line_num 5106; puts $output_file "      INIT : bit := '0' "
set line_num 5107; puts $output_file "      );"
set line_num 5108; puts $output_file ""
set line_num 5109; puts $output_file "    port("
set line_num 5110; puts $output_file "      Q   : out std_ulogic;"
set line_num 5111; puts $output_file ""
set line_num 5112; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5113; puts $output_file "      D   : in  std_ulogic;"
set line_num 5114; puts $output_file "      G   : in  std_ulogic;"
set line_num 5115; puts $output_file "      PRE : in  std_ulogic"
set line_num 5116; puts $output_file "      );"
set line_num 5117; puts $output_file "  end component;"
set line_num 5118; puts $output_file "attribute syn_black_box of LDCP : component is true;"
set line_num 5119; puts $output_file ""
set line_num 5120; puts $output_file "  component LDCP_1"
set line_num 5121; puts $output_file "    generic("
set line_num 5122; puts $output_file "      INIT : bit := '0' "
set line_num 5123; puts $output_file "      );"
set line_num 5124; puts $output_file ""
set line_num 5125; puts $output_file "    port("
set line_num 5126; puts $output_file "      Q   : out std_ulogic;"
set line_num 5127; puts $output_file ""
set line_num 5128; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5129; puts $output_file "      D   : in  std_ulogic;"
set line_num 5130; puts $output_file "      G   : in  std_ulogic;"
set line_num 5131; puts $output_file "      PRE : in  std_ulogic"
set line_num 5132; puts $output_file "      );"
set line_num 5133; puts $output_file "  end component;"
set line_num 5134; puts $output_file "attribute syn_black_box of LDCP_1 : component is true;"
set line_num 5135; puts $output_file ""
set line_num 5136; puts $output_file "  component LDCPE"
set line_num 5137; puts $output_file "    generic("
set line_num 5138; puts $output_file "      INIT : bit := '0' "
set line_num 5139; puts $output_file "      );"
set line_num 5140; puts $output_file ""
set line_num 5141; puts $output_file "    port("
set line_num 5142; puts $output_file "      Q   : out std_ulogic;"
set line_num 5143; puts $output_file ""
set line_num 5144; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5145; puts $output_file "      D   : in  std_ulogic;"
set line_num 5146; puts $output_file "      G   : in  std_ulogic;"
set line_num 5147; puts $output_file "      GE  : in  std_ulogic;"
set line_num 5148; puts $output_file "      PRE : in  std_ulogic"
set line_num 5149; puts $output_file "      );"
set line_num 5150; puts $output_file "  end component;"
set line_num 5151; puts $output_file "attribute syn_black_box of LDCPE : component is true;"
set line_num 5152; puts $output_file ""
set line_num 5153; puts $output_file "  component LDCPE_1"
set line_num 5154; puts $output_file "    generic("
set line_num 5155; puts $output_file "      INIT : bit := '0' "
set line_num 5156; puts $output_file "      );"
set line_num 5157; puts $output_file ""
set line_num 5158; puts $output_file "    port("
set line_num 5159; puts $output_file "      Q   : out std_ulogic;"
set line_num 5160; puts $output_file ""
set line_num 5161; puts $output_file "      CLR : in  std_ulogic;"
set line_num 5162; puts $output_file "      D   : in  std_ulogic;"
set line_num 5163; puts $output_file "      G   : in  std_ulogic;"
set line_num 5164; puts $output_file "      GE  : in  std_ulogic;"
set line_num 5165; puts $output_file "      PRE : in  std_ulogic"
set line_num 5166; puts $output_file "      );"
set line_num 5167; puts $output_file "  end component;"
set line_num 5168; puts $output_file "attribute syn_black_box of LDCPE_1 : component is true;"
set line_num 5169; puts $output_file ""
set line_num 5170; puts $output_file "  component LDE"
set line_num 5171; puts $output_file "    generic("
set line_num 5172; puts $output_file "      INIT : bit := '0' "
set line_num 5173; puts $output_file "      );"
set line_num 5174; puts $output_file ""
set line_num 5175; puts $output_file "    port("
set line_num 5176; puts $output_file "      Q  : out std_ulogic;"
set line_num 5177; puts $output_file ""
set line_num 5178; puts $output_file "      D  : in  std_ulogic;"
set line_num 5179; puts $output_file "      G  : in  std_ulogic;"
set line_num 5180; puts $output_file "      GE : in  std_ulogic"
set line_num 5181; puts $output_file "      );"
set line_num 5182; puts $output_file "  end component;"
set line_num 5183; puts $output_file "attribute syn_black_box of LDE : component is true;"
set line_num 5184; puts $output_file ""
set line_num 5185; puts $output_file "  component LDE_1"
set line_num 5186; puts $output_file "    generic("
set line_num 5187; puts $output_file "      INIT : bit := '0' "
set line_num 5188; puts $output_file "      );"
set line_num 5189; puts $output_file ""
set line_num 5190; puts $output_file "    port("
set line_num 5191; puts $output_file "      Q  : out std_ulogic;"
set line_num 5192; puts $output_file ""
set line_num 5193; puts $output_file "      D  : in  std_ulogic;"
set line_num 5194; puts $output_file "      G  : in  std_ulogic;"
set line_num 5195; puts $output_file "      GE : in  std_ulogic"
set line_num 5196; puts $output_file "      );"
set line_num 5197; puts $output_file "  end component;"
set line_num 5198; puts $output_file "attribute syn_black_box of LDE_1 : component is true;"
set line_num 5199; puts $output_file ""
set line_num 5200; puts $output_file "  component LDP"
set line_num 5201; puts $output_file "    generic("
set line_num 5202; puts $output_file "      INIT : bit := '1' "
set line_num 5203; puts $output_file "      );"
set line_num 5204; puts $output_file ""
set line_num 5205; puts $output_file "    port("
set line_num 5206; puts $output_file "      Q   : out std_ulogic;"
set line_num 5207; puts $output_file ""
set line_num 5208; puts $output_file "      D   : in  std_ulogic;"
set line_num 5209; puts $output_file "      G   : in  std_ulogic;"
set line_num 5210; puts $output_file "      PRE : in  std_ulogic"
set line_num 5211; puts $output_file "      );"
set line_num 5212; puts $output_file "  end component;"
set line_num 5213; puts $output_file "attribute syn_black_box of LDP : component is true;"
set line_num 5214; puts $output_file ""
set line_num 5215; puts $output_file "  component LDP_1"
set line_num 5216; puts $output_file "    generic("
set line_num 5217; puts $output_file "      INIT : bit := '1' "
set line_num 5218; puts $output_file "      );"
set line_num 5219; puts $output_file ""
set line_num 5220; puts $output_file "    port("
set line_num 5221; puts $output_file "      Q   : out std_ulogic;"
set line_num 5222; puts $output_file ""
set line_num 5223; puts $output_file "      D   : in  std_ulogic;"
set line_num 5224; puts $output_file "      G   : in  std_ulogic;"
set line_num 5225; puts $output_file "      PRE : in  std_ulogic"
set line_num 5226; puts $output_file "      );"
set line_num 5227; puts $output_file "  end component;"
set line_num 5228; puts $output_file "attribute syn_black_box of LDP_1 : component is true;"
set line_num 5229; puts $output_file ""
set line_num 5230; puts $output_file "  component LDPE"
set line_num 5231; puts $output_file "    generic("
set line_num 5232; puts $output_file "      INIT : bit := '1' "
set line_num 5233; puts $output_file "      );"
set line_num 5234; puts $output_file ""
set line_num 5235; puts $output_file "    port("
set line_num 5236; puts $output_file "      Q   : out std_ulogic;"
set line_num 5237; puts $output_file ""
set line_num 5238; puts $output_file "      D   : in  std_ulogic;"
set line_num 5239; puts $output_file "      G   : in  std_ulogic;"
set line_num 5240; puts $output_file "      GE  : in  std_ulogic;"
set line_num 5241; puts $output_file "      PRE : in  std_ulogic"
set line_num 5242; puts $output_file "      );"
set line_num 5243; puts $output_file "  end component;"
set line_num 5244; puts $output_file "attribute syn_black_box of LDPE : component is true;"
set line_num 5245; puts $output_file ""
set line_num 5246; puts $output_file "  component LDPE_1"
set line_num 5247; puts $output_file "    generic("
set line_num 5248; puts $output_file "      INIT : bit := '1' "
set line_num 5249; puts $output_file "      );"
set line_num 5250; puts $output_file ""
set line_num 5251; puts $output_file "    port("
set line_num 5252; puts $output_file "      Q   : out std_ulogic;"
set line_num 5253; puts $output_file ""
set line_num 5254; puts $output_file "      D   : in  std_ulogic;"
set line_num 5255; puts $output_file "      G   : in  std_ulogic;"
set line_num 5256; puts $output_file "      GE  : in  std_ulogic;"
set line_num 5257; puts $output_file "      PRE : in  std_ulogic"
set line_num 5258; puts $output_file "      );"
set line_num 5259; puts $output_file "  end component;"
set line_num 5260; puts $output_file "attribute syn_black_box of LDPE_1 : component is true;"
set line_num 5261; puts $output_file ""
set line_num 5262; puts $output_file "  component LUT1"
set line_num 5263; puts $output_file "    generic("
set line_num 5264; puts $output_file "      INIT : bit_vector := \"00\""
set line_num 5265; puts $output_file "      );"
set line_num 5266; puts $output_file ""
set line_num 5267; puts $output_file "    port("
set line_num 5268; puts $output_file "      O  : out std_ulogic;"
set line_num 5269; puts $output_file ""
set line_num 5270; puts $output_file "      I0 : in  std_ulogic"
set line_num 5271; puts $output_file "      );"
set line_num 5272; puts $output_file "  end component;"
set line_num 5273; puts $output_file "attribute syn_black_box of LUT1 : component is true;"
set line_num 5274; puts $output_file "attribute xc_map of LUT1 : component is \"lut\";"
set line_num 5275; puts $output_file ""
set line_num 5276; puts $output_file "  component LUT1_D"
set line_num 5277; puts $output_file "    generic("
set line_num 5278; puts $output_file "      INIT : bit_vector := \"00\""
set line_num 5279; puts $output_file "      );"
set line_num 5280; puts $output_file ""
set line_num 5281; puts $output_file "    port("
set line_num 5282; puts $output_file "      LO : out std_ulogic;"
set line_num 5283; puts $output_file "      O  : out std_ulogic;"
set line_num 5284; puts $output_file ""
set line_num 5285; puts $output_file "      I0 : in  std_ulogic"
set line_num 5286; puts $output_file "      );"
set line_num 5287; puts $output_file "  end component;"
set line_num 5288; puts $output_file "attribute syn_black_box of LUT1_D : component is true;"
set line_num 5289; puts $output_file "attribute xc_map of LUT1_D : component is \"lut\";"
set line_num 5290; puts $output_file ""
set line_num 5291; puts $output_file "  component LUT1_L"
set line_num 5292; puts $output_file "    generic("
set line_num 5293; puts $output_file "      INIT : bit_vector := \"00\""
set line_num 5294; puts $output_file "      );"
set line_num 5295; puts $output_file ""
set line_num 5296; puts $output_file "    port("
set line_num 5297; puts $output_file "      LO : out std_ulogic;"
set line_num 5298; puts $output_file ""
set line_num 5299; puts $output_file "      I0 : in  std_ulogic"
set line_num 5300; puts $output_file "      );"
set line_num 5301; puts $output_file "  end component;"
set line_num 5302; puts $output_file "attribute syn_black_box of LUT1_L : component is true;"
set line_num 5303; puts $output_file "attribute xc_map of LUT1_L : component is \"lut\";"
set line_num 5304; puts $output_file ""
set line_num 5305; puts $output_file "  component LUT2"
set line_num 5306; puts $output_file "    generic("
set line_num 5307; puts $output_file "      INIT : bit_vector := X\"0\""
set line_num 5308; puts $output_file "      );"
set line_num 5309; puts $output_file ""
set line_num 5310; puts $output_file "    port("
set line_num 5311; puts $output_file "      O  : out std_ulogic;"
set line_num 5312; puts $output_file ""
set line_num 5313; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5314; puts $output_file "      I1 : in  std_ulogic"
set line_num 5315; puts $output_file "      );"
set line_num 5316; puts $output_file "  end component;"
set line_num 5317; puts $output_file "attribute syn_black_box of LUT2 : component is true;"
set line_num 5318; puts $output_file "attribute xc_map of LUT2 : component is \"lut\";"
set line_num 5319; puts $output_file ""
set line_num 5320; puts $output_file "  component LUT2_D"
set line_num 5321; puts $output_file "    generic("
set line_num 5322; puts $output_file "      INIT : bit_vector := X\"0\""
set line_num 5323; puts $output_file "      );"
set line_num 5324; puts $output_file ""
set line_num 5325; puts $output_file "    port("
set line_num 5326; puts $output_file "      LO : out std_ulogic;"
set line_num 5327; puts $output_file "      O  : out std_ulogic;"
set line_num 5328; puts $output_file ""
set line_num 5329; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5330; puts $output_file "      I1 : in  std_ulogic"
set line_num 5331; puts $output_file "      );"
set line_num 5332; puts $output_file "  end component;"
set line_num 5333; puts $output_file "attribute syn_black_box of LUT2_D : component is true;"
set line_num 5334; puts $output_file "attribute xc_map of LUT2_D : component is \"lut\";"
set line_num 5335; puts $output_file ""
set line_num 5336; puts $output_file "  component LUT2_L"
set line_num 5337; puts $output_file "    generic("
set line_num 5338; puts $output_file "      INIT : bit_vector := X\"0\""
set line_num 5339; puts $output_file "      );"
set line_num 5340; puts $output_file ""
set line_num 5341; puts $output_file "    port("
set line_num 5342; puts $output_file "      LO : out std_ulogic;"
set line_num 5343; puts $output_file ""
set line_num 5344; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5345; puts $output_file "      I1 : in  std_ulogic"
set line_num 5346; puts $output_file "      );"
set line_num 5347; puts $output_file "  end component;"
set line_num 5348; puts $output_file "attribute syn_black_box of LUT2_L : component is true;"
set line_num 5349; puts $output_file "attribute xc_map of LUT2_L : component is \"lut\";"
set line_num 5350; puts $output_file ""
set line_num 5351; puts $output_file "  component LUT3"
set line_num 5352; puts $output_file "    generic("
set line_num 5353; puts $output_file "      INIT : bit_vector := X\"00\""
set line_num 5354; puts $output_file "      );"
set line_num 5355; puts $output_file ""
set line_num 5356; puts $output_file "    port("
set line_num 5357; puts $output_file "      O  : out std_ulogic;"
set line_num 5358; puts $output_file ""
set line_num 5359; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5360; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5361; puts $output_file "      I2 : in  std_ulogic"
set line_num 5362; puts $output_file "      );"
set line_num 5363; puts $output_file "  end component;"
set line_num 5364; puts $output_file "attribute syn_black_box of LUT3 : component is true;"
set line_num 5365; puts $output_file "attribute xc_map of LUT3 : component is \"lut\";"
set line_num 5366; puts $output_file ""
set line_num 5367; puts $output_file "  component LUT3_D"
set line_num 5368; puts $output_file "    generic("
set line_num 5369; puts $output_file "      INIT : bit_vector := X\"00\""
set line_num 5370; puts $output_file "      );"
set line_num 5371; puts $output_file ""
set line_num 5372; puts $output_file "    port("
set line_num 5373; puts $output_file "      LO : out std_ulogic;"
set line_num 5374; puts $output_file "      O  : out std_ulogic;"
set line_num 5375; puts $output_file ""
set line_num 5376; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5377; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5378; puts $output_file "      I2 : in  std_ulogic"
set line_num 5379; puts $output_file "      );"
set line_num 5380; puts $output_file "  end component;"
set line_num 5381; puts $output_file "attribute syn_black_box of LUT3_D : component is true;"
set line_num 5382; puts $output_file "attribute xc_map of LUT3_D : component is \"lut\";"
set line_num 5383; puts $output_file ""
set line_num 5384; puts $output_file "  component LUT3_L"
set line_num 5385; puts $output_file "    generic("
set line_num 5386; puts $output_file "      INIT : bit_vector := X\"00\""
set line_num 5387; puts $output_file "      );"
set line_num 5388; puts $output_file ""
set line_num 5389; puts $output_file "    port("
set line_num 5390; puts $output_file "      LO : out std_ulogic;"
set line_num 5391; puts $output_file ""
set line_num 5392; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5393; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5394; puts $output_file "      I2 : in  std_ulogic"
set line_num 5395; puts $output_file "      );"
set line_num 5396; puts $output_file "  end component;"
set line_num 5397; puts $output_file "attribute syn_black_box of LUT3_L : component is true;"
set line_num 5398; puts $output_file "attribute xc_map of LUT3_L : component is \"lut\";"
set line_num 5399; puts $output_file ""
set line_num 5400; puts $output_file "  component LUT4"
set line_num 5401; puts $output_file "    generic("
set line_num 5402; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 5403; puts $output_file "      );"
set line_num 5404; puts $output_file ""
set line_num 5405; puts $output_file "    port("
set line_num 5406; puts $output_file "      O  : out std_ulogic;"
set line_num 5407; puts $output_file ""
set line_num 5408; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5409; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5410; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5411; puts $output_file "      I3 : in  std_ulogic"
set line_num 5412; puts $output_file "      );"
set line_num 5413; puts $output_file "  end component;"
set line_num 5414; puts $output_file "attribute syn_black_box of LUT4 : component is true;"
set line_num 5415; puts $output_file "attribute xc_map of LUT4 : component is \"lut\";"
set line_num 5416; puts $output_file ""
set line_num 5417; puts $output_file "  component LUT4_D"
set line_num 5418; puts $output_file "    generic("
set line_num 5419; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 5420; puts $output_file "      );"
set line_num 5421; puts $output_file ""
set line_num 5422; puts $output_file "    port("
set line_num 5423; puts $output_file "      LO : out std_ulogic;"
set line_num 5424; puts $output_file "      O  : out std_ulogic;"
set line_num 5425; puts $output_file ""
set line_num 5426; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5427; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5428; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5429; puts $output_file "      I3 : in  std_ulogic"
set line_num 5430; puts $output_file "      );"
set line_num 5431; puts $output_file "  end component;"
set line_num 5432; puts $output_file "attribute syn_black_box of LUT4_D : component is true;"
set line_num 5433; puts $output_file "attribute xc_map of LUT4_D : component is \"lut\";"
set line_num 5434; puts $output_file ""
set line_num 5435; puts $output_file "  component LUT4_L"
set line_num 5436; puts $output_file "    generic("
set line_num 5437; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 5438; puts $output_file "      );"
set line_num 5439; puts $output_file ""
set line_num 5440; puts $output_file "    port("
set line_num 5441; puts $output_file "      LO : out std_ulogic;"
set line_num 5442; puts $output_file ""
set line_num 5443; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5444; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5445; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5446; puts $output_file "      I3 : in  std_ulogic"
set line_num 5447; puts $output_file "      );"
set line_num 5448; puts $output_file "  end component;"
set line_num 5449; puts $output_file "attribute syn_black_box of LUT4_L : component is true;"
set line_num 5450; puts $output_file "attribute xc_map of LUT4_L : component is \"lut\";"
set line_num 5451; puts $output_file ""
set line_num 5452; puts $output_file "  component MERGE"
set line_num 5453; puts $output_file "    port("
set line_num 5454; puts $output_file "      I : in std_ulogic"
set line_num 5455; puts $output_file "      );"
set line_num 5456; puts $output_file "  end component;"
set line_num 5457; puts $output_file "attribute syn_black_box of MERGE : component is true;"
set line_num 5458; puts $output_file ""
set line_num 5459; puts $output_file "  component MIN_OFF"
set line_num 5460; puts $output_file "    port("
set line_num 5461; puts $output_file "      I : in std_ulogic"
set line_num 5462; puts $output_file "      );"
set line_num 5463; puts $output_file "  end component;"
set line_num 5464; puts $output_file "attribute syn_black_box of MIN_OFF : component is true;"
set line_num 5465; puts $output_file ""
set line_num 5466; puts $output_file "  component MULT18X18"
set line_num 5467; puts $output_file "    port ("
set line_num 5468; puts $output_file "      P : out std_logic_vector (35 downto 0);"
set line_num 5469; puts $output_file ""
set line_num 5470; puts $output_file "      A : in  std_logic_vector (17 downto 0);"
set line_num 5471; puts $output_file "      B : in  std_logic_vector (17 downto 0)"
set line_num 5472; puts $output_file "      );"
set line_num 5473; puts $output_file ""
set line_num 5474; puts $output_file "  end component;"
set line_num 5475; puts $output_file "attribute syn_black_box of MULT18X18 : component is true;"
set line_num 5476; puts $output_file ""
set line_num 5477; puts $output_file "  component MULT18X18S"
set line_num 5478; puts $output_file "    port ("
set line_num 5479; puts $output_file "      P  : out std_logic_vector (35 downto 0);"
set line_num 5480; puts $output_file ""
set line_num 5481; puts $output_file "      A  : in  std_logic_vector (17 downto 0);"
set line_num 5482; puts $output_file "      B  : in  std_logic_vector (17 downto 0);"
set line_num 5483; puts $output_file "      C  : in  std_ulogic ;"
set line_num 5484; puts $output_file "      CE : in  std_ulogic ;"
set line_num 5485; puts $output_file "      R  : in  std_ulogic"
set line_num 5486; puts $output_file "      );"
set line_num 5487; puts $output_file ""
set line_num 5488; puts $output_file "  end component;"
set line_num 5489; puts $output_file "attribute syn_black_box of MULT18X18S : component is true;"
set line_num 5490; puts $output_file ""
set line_num 5491; puts $output_file "  component MULT18X18SIO"
set line_num 5492; puts $output_file "  generic ("
set line_num 5493; puts $output_file "	AREG            : integer       := 1;"
set line_num 5494; puts $output_file "	BREG            : integer       := 1;"
set line_num 5495; puts $output_file "	B_INPUT         : string        := \"DIRECT\";"
set line_num 5496; puts $output_file "	PREG            : integer       := 1"
set line_num 5497; puts $output_file "        );"
set line_num 5498; puts $output_file ""
set line_num 5499; puts $output_file "  port ("
set line_num 5500; puts $output_file "	BCOUT	: out std_logic_vector (17 downto 0);"
set line_num 5501; puts $output_file "	P	: out std_logic_vector (35 downto 0);"
set line_num 5502; puts $output_file ""
set line_num 5503; puts $output_file "	A	: in  std_logic_vector (17 downto 0);"
set line_num 5504; puts $output_file "	B	: in  std_logic_vector (17 downto 0);"
set line_num 5505; puts $output_file "	BCIN	: in  std_logic_vector (17 downto 0);"
set line_num 5506; puts $output_file "	CEA	: in  std_ulogic;"
set line_num 5507; puts $output_file "	CEB	: in  std_ulogic;"
set line_num 5508; puts $output_file "	CEP	: in  std_ulogic;"
set line_num 5509; puts $output_file "	CLK	: in  std_ulogic;"
set line_num 5510; puts $output_file "	RSTA	: in  std_ulogic;"
set line_num 5511; puts $output_file "	RSTB	: in  std_ulogic;"
set line_num 5512; puts $output_file "	RSTP	: in  std_ulogic"
set line_num 5513; puts $output_file "	);"
set line_num 5514; puts $output_file "  end component;"
set line_num 5515; puts $output_file "attribute syn_black_box of MULT18X18SIO : component is true;"
set line_num 5516; puts $output_file ""
set line_num 5517; puts $output_file "  component MULT_AND"
set line_num 5518; puts $output_file "    port("
set line_num 5519; puts $output_file "      LO : out std_ulogic;"
set line_num 5520; puts $output_file ""
set line_num 5521; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5522; puts $output_file "      I1 : in  std_ulogic"
set line_num 5523; puts $output_file "      );"
set line_num 5524; puts $output_file "  end component;"
set line_num 5525; puts $output_file "attribute syn_black_box of MULT_AND : component is true;"
set line_num 5526; puts $output_file ""
set line_num 5527; puts $output_file "  component MUXCY"
set line_num 5528; puts $output_file "    port("
set line_num 5529; puts $output_file "      O  : out std_ulogic;"
set line_num 5530; puts $output_file ""
set line_num 5531; puts $output_file "      CI : in  std_ulogic;"
set line_num 5532; puts $output_file "      DI : in  std_ulogic;"
set line_num 5533; puts $output_file "      S  : in  std_ulogic"
set line_num 5534; puts $output_file "      );"
set line_num 5535; puts $output_file "  end component;"
set line_num 5536; puts $output_file "attribute syn_black_box of MUXCY : component is true;"
set line_num 5537; puts $output_file ""
set line_num 5538; puts $output_file "  component MUXCY_D"
set line_num 5539; puts $output_file "    port("
set line_num 5540; puts $output_file "      LO : out std_ulogic;"
set line_num 5541; puts $output_file "      O  : out std_ulogic;"
set line_num 5542; puts $output_file ""
set line_num 5543; puts $output_file "      CI : in  std_ulogic;"
set line_num 5544; puts $output_file "      DI : in  std_ulogic;"
set line_num 5545; puts $output_file "      S  : in  std_ulogic"
set line_num 5546; puts $output_file "      );"
set line_num 5547; puts $output_file "  end component;"
set line_num 5548; puts $output_file "attribute syn_black_box of MUXCY_D : component is true;"
set line_num 5549; puts $output_file ""
set line_num 5550; puts $output_file "  component MUXCY_L"
set line_num 5551; puts $output_file "    port("
set line_num 5552; puts $output_file "      LO : out std_ulogic;"
set line_num 5553; puts $output_file ""
set line_num 5554; puts $output_file "      CI : in  std_ulogic;"
set line_num 5555; puts $output_file "      DI : in  std_ulogic;"
set line_num 5556; puts $output_file "      S  : in  std_ulogic"
set line_num 5557; puts $output_file "      );"
set line_num 5558; puts $output_file "  end component;"
set line_num 5559; puts $output_file "attribute syn_black_box of MUXCY_L : component is true;"
set line_num 5560; puts $output_file ""
set line_num 5561; puts $output_file "  component MUXF5"
set line_num 5562; puts $output_file "    port("
set line_num 5563; puts $output_file "      O  : out std_ulogic;"
set line_num 5564; puts $output_file ""
set line_num 5565; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5566; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5567; puts $output_file "      S  : in  std_ulogic"
set line_num 5568; puts $output_file "      );"
set line_num 5569; puts $output_file "  end component;"
set line_num 5570; puts $output_file "attribute syn_black_box of MUXF5 : component is true;"
set line_num 5571; puts $output_file ""
set line_num 5572; puts $output_file "  component MUXF5_D"
set line_num 5573; puts $output_file "    port("
set line_num 5574; puts $output_file "      LO : out std_ulogic;"
set line_num 5575; puts $output_file "      O  : out std_ulogic;"
set line_num 5576; puts $output_file ""
set line_num 5577; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5578; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5579; puts $output_file "      S  : in  std_ulogic"
set line_num 5580; puts $output_file "      );"
set line_num 5581; puts $output_file "  end component;"
set line_num 5582; puts $output_file "attribute syn_black_box of MUXF5_D : component is true;"
set line_num 5583; puts $output_file ""
set line_num 5584; puts $output_file "  component MUXF5_L"
set line_num 5585; puts $output_file "    port("
set line_num 5586; puts $output_file "      LO : out std_ulogic;"
set line_num 5587; puts $output_file ""
set line_num 5588; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5589; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5590; puts $output_file "      S  : in  std_ulogic"
set line_num 5591; puts $output_file "      );"
set line_num 5592; puts $output_file "  end component;"
set line_num 5593; puts $output_file "attribute syn_black_box of MUXF5_L : component is true;"
set line_num 5594; puts $output_file ""
set line_num 5595; puts $output_file "  component MUXF6"
set line_num 5596; puts $output_file "    port("
set line_num 5597; puts $output_file "      O  : out std_ulogic;"
set line_num 5598; puts $output_file ""
set line_num 5599; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5600; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5601; puts $output_file "      S  : in  std_ulogic"
set line_num 5602; puts $output_file "      );"
set line_num 5603; puts $output_file "  end component;"
set line_num 5604; puts $output_file "attribute syn_black_box of MUXF6 : component is true;"
set line_num 5605; puts $output_file ""
set line_num 5606; puts $output_file "  component MUXF6_D"
set line_num 5607; puts $output_file "    port("
set line_num 5608; puts $output_file "      LO : out std_ulogic;"
set line_num 5609; puts $output_file "      O  : out std_ulogic;"
set line_num 5610; puts $output_file ""
set line_num 5611; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5612; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5613; puts $output_file "      S  : in  std_ulogic"
set line_num 5614; puts $output_file "      );"
set line_num 5615; puts $output_file "  end component;"
set line_num 5616; puts $output_file "attribute syn_black_box of MUXF6_D : component is true;"
set line_num 5617; puts $output_file ""
set line_num 5618; puts $output_file "  component MUXF6_L"
set line_num 5619; puts $output_file "    port("
set line_num 5620; puts $output_file "      LO : out std_ulogic;"
set line_num 5621; puts $output_file ""
set line_num 5622; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5623; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5624; puts $output_file "      S  : in  std_ulogic"
set line_num 5625; puts $output_file "      );"
set line_num 5626; puts $output_file "  end component;"
set line_num 5627; puts $output_file "attribute syn_black_box of MUXF6_L : component is true;"
set line_num 5628; puts $output_file ""
set line_num 5629; puts $output_file "  component MUXF7"
set line_num 5630; puts $output_file "    port("
set line_num 5631; puts $output_file "      O  : out std_ulogic;"
set line_num 5632; puts $output_file ""
set line_num 5633; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5634; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5635; puts $output_file "      S  : in  std_ulogic"
set line_num 5636; puts $output_file "      );"
set line_num 5637; puts $output_file "  end component;"
set line_num 5638; puts $output_file "attribute syn_black_box of MUXF7 : component is true;"
set line_num 5639; puts $output_file ""
set line_num 5640; puts $output_file "  component MUXF7_D"
set line_num 5641; puts $output_file "    port("
set line_num 5642; puts $output_file "      LO : out std_ulogic;"
set line_num 5643; puts $output_file "      O  : out std_ulogic;"
set line_num 5644; puts $output_file ""
set line_num 5645; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5646; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5647; puts $output_file "      S  : in  std_ulogic"
set line_num 5648; puts $output_file "      );"
set line_num 5649; puts $output_file "  end component;"
set line_num 5650; puts $output_file "attribute syn_black_box of MUXF7_D : component is true;"
set line_num 5651; puts $output_file ""
set line_num 5652; puts $output_file "  component MUXF7_L"
set line_num 5653; puts $output_file "    port("
set line_num 5654; puts $output_file "      LO : out std_ulogic;"
set line_num 5655; puts $output_file ""
set line_num 5656; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5657; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5658; puts $output_file "      S  : in  std_ulogic"
set line_num 5659; puts $output_file "      );"
set line_num 5660; puts $output_file "  end component;"
set line_num 5661; puts $output_file "attribute syn_black_box of MUXF7_L : component is true;"
set line_num 5662; puts $output_file ""
set line_num 5663; puts $output_file "  component MUXF8"
set line_num 5664; puts $output_file "    port("
set line_num 5665; puts $output_file "      O  : out std_ulogic;"
set line_num 5666; puts $output_file ""
set line_num 5667; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5668; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5669; puts $output_file "      S  : in  std_ulogic"
set line_num 5670; puts $output_file "      );"
set line_num 5671; puts $output_file "  end component;"
set line_num 5672; puts $output_file "attribute syn_black_box of MUXF8 : component is true;"
set line_num 5673; puts $output_file ""
set line_num 5674; puts $output_file "  component MUXF8_D"
set line_num 5675; puts $output_file "    port("
set line_num 5676; puts $output_file "      LO : out std_ulogic;"
set line_num 5677; puts $output_file "      O  : out std_ulogic;"
set line_num 5678; puts $output_file ""
set line_num 5679; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5680; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5681; puts $output_file "      S  : in  std_ulogic"
set line_num 5682; puts $output_file "      );"
set line_num 5683; puts $output_file "  end component;"
set line_num 5684; puts $output_file "attribute syn_black_box of MUXF8_D : component is true;"
set line_num 5685; puts $output_file ""
set line_num 5686; puts $output_file "  component MUXF8_L"
set line_num 5687; puts $output_file "    port("
set line_num 5688; puts $output_file "      LO : out std_ulogic;"
set line_num 5689; puts $output_file ""
set line_num 5690; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5691; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5692; puts $output_file "      S  : in  std_ulogic"
set line_num 5693; puts $output_file "      );"
set line_num 5694; puts $output_file "  end component;"
set line_num 5695; puts $output_file "attribute syn_black_box of MUXF8_L : component is true;"
set line_num 5696; puts $output_file ""
set line_num 5697; puts $output_file "  component NAND2"
set line_num 5698; puts $output_file "    port("
set line_num 5699; puts $output_file "      O  : out std_ulogic;"
set line_num 5700; puts $output_file ""
set line_num 5701; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5702; puts $output_file "      I1 : in  std_ulogic"
set line_num 5703; puts $output_file "      );"
set line_num 5704; puts $output_file "  end component;"
set line_num 5705; puts $output_file "attribute syn_black_box of NAND2 : component is true;"
set line_num 5706; puts $output_file ""
set line_num 5707; puts $output_file "  component NAND2B1"
set line_num 5708; puts $output_file "    port("
set line_num 5709; puts $output_file "      O  : out std_ulogic;"
set line_num 5710; puts $output_file ""
set line_num 5711; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5712; puts $output_file "      I1 : in  std_ulogic"
set line_num 5713; puts $output_file "      );"
set line_num 5714; puts $output_file "  end component;"
set line_num 5715; puts $output_file "attribute syn_black_box of NAND2B1 : component is true;"
set line_num 5716; puts $output_file ""
set line_num 5717; puts $output_file "  component NAND2B2"
set line_num 5718; puts $output_file "    port("
set line_num 5719; puts $output_file "      O  : out std_ulogic;"
set line_num 5720; puts $output_file ""
set line_num 5721; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5722; puts $output_file "      I1 : in  std_ulogic"
set line_num 5723; puts $output_file "      );"
set line_num 5724; puts $output_file "  end component;"
set line_num 5725; puts $output_file "attribute syn_black_box of NAND2B2 : component is true;"
set line_num 5726; puts $output_file ""
set line_num 5727; puts $output_file "  component NAND3"
set line_num 5728; puts $output_file "    port("
set line_num 5729; puts $output_file "      O  : out std_ulogic;"
set line_num 5730; puts $output_file ""
set line_num 5731; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5732; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5733; puts $output_file "      I2 : in  std_ulogic"
set line_num 5734; puts $output_file "      );"
set line_num 5735; puts $output_file "  end component;"
set line_num 5736; puts $output_file "attribute syn_black_box of NAND3 : component is true;"
set line_num 5737; puts $output_file ""
set line_num 5738; puts $output_file "  component NAND3B1"
set line_num 5739; puts $output_file "    port("
set line_num 5740; puts $output_file "      O  : out std_ulogic;"
set line_num 5741; puts $output_file ""
set line_num 5742; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5743; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5744; puts $output_file "      I2 : in  std_ulogic"
set line_num 5745; puts $output_file "      );"
set line_num 5746; puts $output_file "  end component;"
set line_num 5747; puts $output_file "attribute syn_black_box of NAND3B1 : component is true;"
set line_num 5748; puts $output_file ""
set line_num 5749; puts $output_file "  component NAND3B2"
set line_num 5750; puts $output_file "    port("
set line_num 5751; puts $output_file "      O  : out std_ulogic;"
set line_num 5752; puts $output_file ""
set line_num 5753; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5754; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5755; puts $output_file "      I2 : in  std_ulogic"
set line_num 5756; puts $output_file "      );"
set line_num 5757; puts $output_file "  end component;"
set line_num 5758; puts $output_file "attribute syn_black_box of NAND3B2 : component is true;"
set line_num 5759; puts $output_file ""
set line_num 5760; puts $output_file "  component NAND3B3"
set line_num 5761; puts $output_file "    port("
set line_num 5762; puts $output_file "      O  : out std_ulogic;"
set line_num 5763; puts $output_file ""
set line_num 5764; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5765; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5766; puts $output_file "      I2 : in  std_ulogic"
set line_num 5767; puts $output_file "      );"
set line_num 5768; puts $output_file "  end component;"
set line_num 5769; puts $output_file "attribute syn_black_box of NAND3B3 : component is true;"
set line_num 5770; puts $output_file ""
set line_num 5771; puts $output_file "  component NAND4"
set line_num 5772; puts $output_file "    port("
set line_num 5773; puts $output_file "      O  : out std_ulogic;"
set line_num 5774; puts $output_file ""
set line_num 5775; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5776; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5777; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5778; puts $output_file "      I3 : in  std_ulogic"
set line_num 5779; puts $output_file "      );"
set line_num 5780; puts $output_file "  end component;"
set line_num 5781; puts $output_file "attribute syn_black_box of NAND4 : component is true;"
set line_num 5782; puts $output_file ""
set line_num 5783; puts $output_file "  component NAND4B1"
set line_num 5784; puts $output_file "    port("
set line_num 5785; puts $output_file "      O  : out std_ulogic;"
set line_num 5786; puts $output_file ""
set line_num 5787; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5788; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5789; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5790; puts $output_file "      I3 : in  std_ulogic"
set line_num 5791; puts $output_file "      );"
set line_num 5792; puts $output_file "  end component;"
set line_num 5793; puts $output_file "attribute syn_black_box of NAND4B1 : component is true;"
set line_num 5794; puts $output_file ""
set line_num 5795; puts $output_file "  component NAND4B2"
set line_num 5796; puts $output_file "    port("
set line_num 5797; puts $output_file "      O  : out std_ulogic;"
set line_num 5798; puts $output_file ""
set line_num 5799; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5800; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5801; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5802; puts $output_file "      I3 : in  std_ulogic"
set line_num 5803; puts $output_file "      );"
set line_num 5804; puts $output_file "  end component;"
set line_num 5805; puts $output_file "attribute syn_black_box of NAND4B2 : component is true;"
set line_num 5806; puts $output_file ""
set line_num 5807; puts $output_file "  component NAND4B3"
set line_num 5808; puts $output_file "    port("
set line_num 5809; puts $output_file "      O  : out std_ulogic;"
set line_num 5810; puts $output_file ""
set line_num 5811; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5812; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5813; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5814; puts $output_file "      I3 : in  std_ulogic"
set line_num 5815; puts $output_file "      );"
set line_num 5816; puts $output_file "  end component;"
set line_num 5817; puts $output_file "attribute syn_black_box of NAND4B3 : component is true;"
set line_num 5818; puts $output_file ""
set line_num 5819; puts $output_file "  component NAND4B4"
set line_num 5820; puts $output_file "    port("
set line_num 5821; puts $output_file "      O  : out std_ulogic;"
set line_num 5822; puts $output_file ""
set line_num 5823; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5824; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5825; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5826; puts $output_file "      I3 : in  std_ulogic"
set line_num 5827; puts $output_file "      );"
set line_num 5828; puts $output_file "  end component;"
set line_num 5829; puts $output_file "attribute syn_black_box of NAND4B4 : component is true;"
set line_num 5830; puts $output_file ""
set line_num 5831; puts $output_file "  component NAND5"
set line_num 5832; puts $output_file "    port("
set line_num 5833; puts $output_file "      O  : out std_ulogic;"
set line_num 5834; puts $output_file ""
set line_num 5835; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5836; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5837; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5838; puts $output_file "      I3 : in  std_ulogic;"
set line_num 5839; puts $output_file "      I4 : in  std_ulogic"
set line_num 5840; puts $output_file "      );"
set line_num 5841; puts $output_file "  end component;"
set line_num 5842; puts $output_file "attribute syn_black_box of NAND5 : component is true;"
set line_num 5843; puts $output_file ""
set line_num 5844; puts $output_file "  component NAND5B1"
set line_num 5845; puts $output_file "    port("
set line_num 5846; puts $output_file "      O  : out std_ulogic;"
set line_num 5847; puts $output_file ""
set line_num 5848; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5849; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5850; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5851; puts $output_file "      I3 : in  std_ulogic;"
set line_num 5852; puts $output_file "      I4 : in  std_ulogic"
set line_num 5853; puts $output_file "      );"
set line_num 5854; puts $output_file "  end component;"
set line_num 5855; puts $output_file "attribute syn_black_box of NAND5B1 : component is true;"
set line_num 5856; puts $output_file ""
set line_num 5857; puts $output_file "  component NAND5B2"
set line_num 5858; puts $output_file "    port("
set line_num 5859; puts $output_file "      O  : out std_ulogic;"
set line_num 5860; puts $output_file ""
set line_num 5861; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5862; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5863; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5864; puts $output_file "      I3 : in  std_ulogic;"
set line_num 5865; puts $output_file "      I4 : in  std_ulogic"
set line_num 5866; puts $output_file "      );"
set line_num 5867; puts $output_file "  end component;"
set line_num 5868; puts $output_file "attribute syn_black_box of NAND5B2 : component is true;"
set line_num 5869; puts $output_file ""
set line_num 5870; puts $output_file "  component NAND5B3"
set line_num 5871; puts $output_file "    port("
set line_num 5872; puts $output_file "      O  : out std_ulogic;"
set line_num 5873; puts $output_file ""
set line_num 5874; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5875; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5876; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5877; puts $output_file "      I3 : in  std_ulogic;"
set line_num 5878; puts $output_file "      I4 : in  std_ulogic"
set line_num 5879; puts $output_file "      );"
set line_num 5880; puts $output_file "  end component;"
set line_num 5881; puts $output_file "attribute syn_black_box of NAND5B3 : component is true;"
set line_num 5882; puts $output_file ""
set line_num 5883; puts $output_file "  component NAND5B4"
set line_num 5884; puts $output_file "    port("
set line_num 5885; puts $output_file "      O  : out std_ulogic;"
set line_num 5886; puts $output_file ""
set line_num 5887; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5888; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5889; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5890; puts $output_file "      I3 : in  std_ulogic;"
set line_num 5891; puts $output_file "      I4 : in  std_ulogic"
set line_num 5892; puts $output_file "      );"
set line_num 5893; puts $output_file "  end component;"
set line_num 5894; puts $output_file "attribute syn_black_box of NAND5B4 : component is true;"
set line_num 5895; puts $output_file ""
set line_num 5896; puts $output_file "  component NAND5B5"
set line_num 5897; puts $output_file "    port("
set line_num 5898; puts $output_file "      O  : out std_ulogic;"
set line_num 5899; puts $output_file ""
set line_num 5900; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5901; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5902; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5903; puts $output_file "      I3 : in  std_ulogic;"
set line_num 5904; puts $output_file "      I4 : in  std_ulogic"
set line_num 5905; puts $output_file "      );"
set line_num 5906; puts $output_file "  end component;"
set line_num 5907; puts $output_file "attribute syn_black_box of NAND5B5 : component is true;"
set line_num 5908; puts $output_file ""
set line_num 5909; puts $output_file "  component NOR2"
set line_num 5910; puts $output_file "    port("
set line_num 5911; puts $output_file "      O  : out std_ulogic;"
set line_num 5912; puts $output_file "  "
set line_num 5913; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5914; puts $output_file "      I1 : in  std_ulogic"
set line_num 5915; puts $output_file "      );"
set line_num 5916; puts $output_file "  end component;"
set line_num 5917; puts $output_file "attribute syn_black_box of NOR2 : component is true;"
set line_num 5918; puts $output_file ""
set line_num 5919; puts $output_file "  component NOR2B1"
set line_num 5920; puts $output_file "    port("
set line_num 5921; puts $output_file "      O  : out std_ulogic;"
set line_num 5922; puts $output_file "  "
set line_num 5923; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5924; puts $output_file "      I1 : in  std_ulogic"
set line_num 5925; puts $output_file "      );"
set line_num 5926; puts $output_file "  end component;"
set line_num 5927; puts $output_file "attribute syn_black_box of NOR2B1 : component is true;"
set line_num 5928; puts $output_file ""
set line_num 5929; puts $output_file "  component NOR2B2"
set line_num 5930; puts $output_file "    port("
set line_num 5931; puts $output_file "      O  : out std_ulogic;"
set line_num 5932; puts $output_file "  "
set line_num 5933; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5934; puts $output_file "      I1 : in  std_ulogic"
set line_num 5935; puts $output_file "      );"
set line_num 5936; puts $output_file "  end component;"
set line_num 5937; puts $output_file "attribute syn_black_box of NOR2B2 : component is true;"
set line_num 5938; puts $output_file ""
set line_num 5939; puts $output_file "  component NOR3"
set line_num 5940; puts $output_file "    port("
set line_num 5941; puts $output_file "      O  : out std_ulogic;"
set line_num 5942; puts $output_file "  "
set line_num 5943; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5944; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5945; puts $output_file "      I2 : in  std_ulogic"
set line_num 5946; puts $output_file "      );"
set line_num 5947; puts $output_file "  end component;"
set line_num 5948; puts $output_file "attribute syn_black_box of NOR3 : component is true;"
set line_num 5949; puts $output_file ""
set line_num 5950; puts $output_file "  component NOR3B1"
set line_num 5951; puts $output_file "    port("
set line_num 5952; puts $output_file "      O  : out std_ulogic;"
set line_num 5953; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5954; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5955; puts $output_file "      I2 : in  std_ulogic"
set line_num 5956; puts $output_file "      );"
set line_num 5957; puts $output_file "  end component;"
set line_num 5958; puts $output_file "attribute syn_black_box of NOR3B1 : component is true;"
set line_num 5959; puts $output_file ""
set line_num 5960; puts $output_file "  component NOR3B2"
set line_num 5961; puts $output_file "    port("
set line_num 5962; puts $output_file "      O  : out std_ulogic;"
set line_num 5963; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5964; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5965; puts $output_file "      I2 : in  std_ulogic"
set line_num 5966; puts $output_file "      );"
set line_num 5967; puts $output_file "  end component;"
set line_num 5968; puts $output_file "attribute syn_black_box of NOR3B2 : component is true;"
set line_num 5969; puts $output_file ""
set line_num 5970; puts $output_file "  component NOR3B3"
set line_num 5971; puts $output_file "    port("
set line_num 5972; puts $output_file "      O  : out std_ulogic;"
set line_num 5973; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5974; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5975; puts $output_file "      I2 : in  std_ulogic"
set line_num 5976; puts $output_file "      );"
set line_num 5977; puts $output_file "  end component;"
set line_num 5978; puts $output_file "attribute syn_black_box of NOR3B3 : component is true;"
set line_num 5979; puts $output_file ""
set line_num 5980; puts $output_file "  component NOR4"
set line_num 5981; puts $output_file "    port("
set line_num 5982; puts $output_file "      O  : out std_ulogic;"
set line_num 5983; puts $output_file ""
set line_num 5984; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5985; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5986; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5987; puts $output_file "      I3 : in  std_ulogic"
set line_num 5988; puts $output_file "      );"
set line_num 5989; puts $output_file "  end component;"
set line_num 5990; puts $output_file "attribute syn_black_box of NOR4 : component is true;"
set line_num 5991; puts $output_file ""
set line_num 5992; puts $output_file "  component NOR4B1"
set line_num 5993; puts $output_file "    port("
set line_num 5994; puts $output_file "      O  : out std_ulogic;"
set line_num 5995; puts $output_file "      "
set line_num 5996; puts $output_file "      I0 : in  std_ulogic;"
set line_num 5997; puts $output_file "      I1 : in  std_ulogic;"
set line_num 5998; puts $output_file "      I2 : in  std_ulogic;"
set line_num 5999; puts $output_file "      I3 : in  std_ulogic"
set line_num 6000; puts $output_file "      );"
set line_num 6001; puts $output_file "  end component;"
set line_num 6002; puts $output_file "attribute syn_black_box of NOR4B1 : component is true;"
set line_num 6003; puts $output_file ""
set line_num 6004; puts $output_file "  component NOR4B2"
set line_num 6005; puts $output_file "    port("
set line_num 6006; puts $output_file "      O  : out std_ulogic;"
set line_num 6007; puts $output_file "      "
set line_num 6008; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6009; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6010; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6011; puts $output_file "      I3 : in  std_ulogic"
set line_num 6012; puts $output_file "      );"
set line_num 6013; puts $output_file "  end component;"
set line_num 6014; puts $output_file "attribute syn_black_box of NOR4B2 : component is true;"
set line_num 6015; puts $output_file ""
set line_num 6016; puts $output_file "  component NOR4B3"
set line_num 6017; puts $output_file "    port("
set line_num 6018; puts $output_file "      O  : out std_ulogic;"
set line_num 6019; puts $output_file "      "
set line_num 6020; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6021; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6022; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6023; puts $output_file "      I3 : in  std_ulogic"
set line_num 6024; puts $output_file "      );"
set line_num 6025; puts $output_file "  end component;"
set line_num 6026; puts $output_file "attribute syn_black_box of NOR4B3 : component is true;"
set line_num 6027; puts $output_file ""
set line_num 6028; puts $output_file "  component NOR4B4"
set line_num 6029; puts $output_file "    port("
set line_num 6030; puts $output_file "      O  : out std_ulogic;"
set line_num 6031; puts $output_file "      "
set line_num 6032; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6033; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6034; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6035; puts $output_file "      I3 : in  std_ulogic"
set line_num 6036; puts $output_file "      );"
set line_num 6037; puts $output_file "  end component;"
set line_num 6038; puts $output_file "attribute syn_black_box of NOR4B4 : component is true;"
set line_num 6039; puts $output_file ""
set line_num 6040; puts $output_file "  component NOR5"
set line_num 6041; puts $output_file "    port("
set line_num 6042; puts $output_file "      O  : out std_ulogic;"
set line_num 6043; puts $output_file "      "
set line_num 6044; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6045; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6046; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6047; puts $output_file "      I3 : in  std_ulogic;"
set line_num 6048; puts $output_file "      I4 : in  std_ulogic"
set line_num 6049; puts $output_file "      );"
set line_num 6050; puts $output_file "  end component;"
set line_num 6051; puts $output_file "attribute syn_black_box of NOR5 : component is true;"
set line_num 6052; puts $output_file ""
set line_num 6053; puts $output_file "  component NOR5B1"
set line_num 6054; puts $output_file "    port("
set line_num 6055; puts $output_file "      O  : out std_ulogic;"
set line_num 6056; puts $output_file "      "
set line_num 6057; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6058; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6059; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6060; puts $output_file "      I3 : in  std_ulogic;"
set line_num 6061; puts $output_file "      I4 : in  std_ulogic"
set line_num 6062; puts $output_file "      );"
set line_num 6063; puts $output_file "  end component;"
set line_num 6064; puts $output_file "attribute syn_black_box of NOR5B1 : component is true;"
set line_num 6065; puts $output_file ""
set line_num 6066; puts $output_file "  component NOR5B2"
set line_num 6067; puts $output_file "    port("
set line_num 6068; puts $output_file "      O  : out std_ulogic;"
set line_num 6069; puts $output_file "      "
set line_num 6070; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6071; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6072; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6073; puts $output_file "      I3 : in  std_ulogic;"
set line_num 6074; puts $output_file "      I4 : in  std_ulogic"
set line_num 6075; puts $output_file "      );"
set line_num 6076; puts $output_file "  end component;"
set line_num 6077; puts $output_file "attribute syn_black_box of NOR5B2 : component is true;"
set line_num 6078; puts $output_file ""
set line_num 6079; puts $output_file "  component NOR5B3"
set line_num 6080; puts $output_file "    port("
set line_num 6081; puts $output_file "      O  : out std_ulogic;"
set line_num 6082; puts $output_file "      "
set line_num 6083; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6084; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6085; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6086; puts $output_file "      I3 : in  std_ulogic;"
set line_num 6087; puts $output_file "      I4 : in  std_ulogic"
set line_num 6088; puts $output_file "      );"
set line_num 6089; puts $output_file "  end component;"
set line_num 6090; puts $output_file "attribute syn_black_box of NOR5B3 : component is true;"
set line_num 6091; puts $output_file ""
set line_num 6092; puts $output_file "  component NOR5B4"
set line_num 6093; puts $output_file "    port("
set line_num 6094; puts $output_file "      O  : out std_ulogic;"
set line_num 6095; puts $output_file "      "
set line_num 6096; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6097; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6098; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6099; puts $output_file "      I3 : in  std_ulogic;"
set line_num 6100; puts $output_file "      I4 : in  std_ulogic"
set line_num 6101; puts $output_file "      );"
set line_num 6102; puts $output_file "  end component;"
set line_num 6103; puts $output_file "attribute syn_black_box of NOR5B4 : component is true;"
set line_num 6104; puts $output_file ""
set line_num 6105; puts $output_file "  component NOR5B5"
set line_num 6106; puts $output_file "    port("
set line_num 6107; puts $output_file "      O  : out std_ulogic;"
set line_num 6108; puts $output_file "      "
set line_num 6109; puts $output_file "      I0 : in  std_ulogic;"
set line_num 6110; puts $output_file "      I1 : in  std_ulogic;"
set line_num 6111; puts $output_file "      I2 : in  std_ulogic;"
set line_num 6112; puts $output_file "      I3 : in  std_ulogic;"
set line_num 6113; puts $output_file "      I4 : in  std_ulogic"
set line_num 6114; puts $output_file "      );"
set line_num 6115; puts $output_file "  end component;"
set line_num 6116; puts $output_file "attribute syn_black_box of NOR5B5 : component is true;"
set line_num 6117; puts $output_file ""
set line_num 6118; puts $output_file "  component OBUF"
set line_num 6119; puts $output_file "    generic("
set line_num 6120; puts $output_file "      CAPACITANCE : string     := \"DONT_CARE\";"
set line_num 6121; puts $output_file "      DRIVE       : integer    := 12;"
set line_num 6122; puts $output_file "      IOSTANDARD  : string     := \"DEFAULT\";"
set line_num 6123; puts $output_file "      SLEW        : string     := \"SLOW\""
set line_num 6124; puts $output_file "      );"
set line_num 6125; puts $output_file "  "
set line_num 6126; puts $output_file "    port("
set line_num 6127; puts $output_file "      O : out std_ulogic;"
set line_num 6128; puts $output_file "  "
set line_num 6129; puts $output_file "      I : in  std_ulogic"
set line_num 6130; puts $output_file "      );"
set line_num 6131; puts $output_file "  end component;"
set line_num 6132; puts $output_file "attribute syn_black_box of OBUF : component is true;"
set line_num 6133; puts $output_file ""
set line_num 6134; puts $output_file "  component OBUF_AGP"
set line_num 6135; puts $output_file "    port("
set line_num 6136; puts $output_file "      O : out std_ulogic;"
set line_num 6137; puts $output_file "      "
set line_num 6138; puts $output_file "      I : in  std_ulogic"
set line_num 6139; puts $output_file "      );"
set line_num 6140; puts $output_file "  end component;"
set line_num 6141; puts $output_file "attribute syn_black_box of OBUF_AGP : component is true;"
set line_num 6142; puts $output_file ""
set line_num 6143; puts $output_file "  component OBUF_CTT"
set line_num 6144; puts $output_file "    port("
set line_num 6145; puts $output_file "      O : out std_ulogic;"
set line_num 6146; puts $output_file ""
set line_num 6147; puts $output_file "      I : in  std_ulogic"
set line_num 6148; puts $output_file "      );"
set line_num 6149; puts $output_file "  end component;"
set line_num 6150; puts $output_file "attribute syn_black_box of OBUF_CTT : component is true;"
set line_num 6151; puts $output_file ""
set line_num 6152; puts $output_file "  component OBUF_F_12"
set line_num 6153; puts $output_file "    port("
set line_num 6154; puts $output_file "      O : out std_ulogic;"
set line_num 6155; puts $output_file "      "
set line_num 6156; puts $output_file "      I : in  std_ulogic"
set line_num 6157; puts $output_file "      );"
set line_num 6158; puts $output_file "  end component;"
set line_num 6159; puts $output_file "attribute syn_black_box of OBUF_F_12 : component is true;"
set line_num 6160; puts $output_file ""
set line_num 6161; puts $output_file "  component OBUF_F_16"
set line_num 6162; puts $output_file "    port("
set line_num 6163; puts $output_file "      O : out std_ulogic;"
set line_num 6164; puts $output_file "      I : in  std_ulogic"
set line_num 6165; puts $output_file "      );"
set line_num 6166; puts $output_file "  end component;"
set line_num 6167; puts $output_file "attribute syn_black_box of OBUF_F_16 : component is true;"
set line_num 6168; puts $output_file ""
set line_num 6169; puts $output_file "  component OBUF_F_2"
set line_num 6170; puts $output_file "    port("
set line_num 6171; puts $output_file "      O : out std_ulogic;"
set line_num 6172; puts $output_file "      "
set line_num 6173; puts $output_file "      I : in  std_ulogic"
set line_num 6174; puts $output_file "      );"
set line_num 6175; puts $output_file "  end component;"
set line_num 6176; puts $output_file "attribute syn_black_box of OBUF_F_2 : component is true;"
set line_num 6177; puts $output_file ""
set line_num 6178; puts $output_file "  component OBUF_F_24"
set line_num 6179; puts $output_file "    port("
set line_num 6180; puts $output_file "      O : out std_ulogic;"
set line_num 6181; puts $output_file ""
set line_num 6182; puts $output_file "      I : in  std_ulogic"
set line_num 6183; puts $output_file "      );"
set line_num 6184; puts $output_file "  end component;"
set line_num 6185; puts $output_file "attribute syn_black_box of OBUF_F_24 : component is true;"
set line_num 6186; puts $output_file ""
set line_num 6187; puts $output_file "  component OBUF_F_4"
set line_num 6188; puts $output_file "    port("
set line_num 6189; puts $output_file "      O : out std_ulogic;"
set line_num 6190; puts $output_file "  "
set line_num 6191; puts $output_file "      I : in  std_ulogic"
set line_num 6192; puts $output_file "      );"
set line_num 6193; puts $output_file "  end component;"
set line_num 6194; puts $output_file "attribute syn_black_box of OBUF_F_4 : component is true;"
set line_num 6195; puts $output_file ""
set line_num 6196; puts $output_file "  component OBUF_F_6"
set line_num 6197; puts $output_file "    port("
set line_num 6198; puts $output_file "      O : out std_ulogic;"
set line_num 6199; puts $output_file "      "
set line_num 6200; puts $output_file "      I : in  std_ulogic"
set line_num 6201; puts $output_file "      );"
set line_num 6202; puts $output_file "  end component;"
set line_num 6203; puts $output_file "attribute syn_black_box of OBUF_F_6 : component is true;"
set line_num 6204; puts $output_file ""
set line_num 6205; puts $output_file "  component OBUF_F_8"
set line_num 6206; puts $output_file "    port("
set line_num 6207; puts $output_file "      O : out std_ulogic;"
set line_num 6208; puts $output_file "      "
set line_num 6209; puts $output_file "      I : in  std_ulogic"
set line_num 6210; puts $output_file "      );"
set line_num 6211; puts $output_file "  end component;"
set line_num 6212; puts $output_file "attribute syn_black_box of OBUF_F_8 : component is true;"
set line_num 6213; puts $output_file ""
set line_num 6214; puts $output_file "  component OBUF_GTL"
set line_num 6215; puts $output_file "    port("
set line_num 6216; puts $output_file "      O : out std_ulogic;"
set line_num 6217; puts $output_file "      "
set line_num 6218; puts $output_file "      I : in  std_ulogic"
set line_num 6219; puts $output_file "      );"
set line_num 6220; puts $output_file "  end component;"
set line_num 6221; puts $output_file "attribute syn_black_box of OBUF_GTL : component is true;"
set line_num 6222; puts $output_file ""
set line_num 6223; puts $output_file "  component OBUF_GTL_DCI"
set line_num 6224; puts $output_file "    port("
set line_num 6225; puts $output_file "      O : out std_ulogic;"
set line_num 6226; puts $output_file "  "
set line_num 6227; puts $output_file "      I : in  std_ulogic"
set line_num 6228; puts $output_file "      );"
set line_num 6229; puts $output_file "  end component;"
set line_num 6230; puts $output_file "attribute syn_black_box of OBUF_GTL_DCI : component is true;"
set line_num 6231; puts $output_file ""
set line_num 6232; puts $output_file "  component OBUF_GTLP"
set line_num 6233; puts $output_file "    port("
set line_num 6234; puts $output_file "      O : out std_ulogic;"
set line_num 6235; puts $output_file "  "
set line_num 6236; puts $output_file "      I : in  std_ulogic"
set line_num 6237; puts $output_file "      );"
set line_num 6238; puts $output_file "  end component;"
set line_num 6239; puts $output_file "attribute syn_black_box of OBUF_GTLP : component is true;"
set line_num 6240; puts $output_file ""
set line_num 6241; puts $output_file "  component OBUF_GTLP_DCI"
set line_num 6242; puts $output_file "    port("
set line_num 6243; puts $output_file "      O : out std_ulogic;"
set line_num 6244; puts $output_file ""
set line_num 6245; puts $output_file "      I : in  std_ulogic"
set line_num 6246; puts $output_file "      );"
set line_num 6247; puts $output_file "  end component;"
set line_num 6248; puts $output_file "attribute syn_black_box of OBUF_GTLP_DCI : component is true;"
set line_num 6249; puts $output_file ""
set line_num 6250; puts $output_file "  component OBUF_HSTL_I"
set line_num 6251; puts $output_file "    port("
set line_num 6252; puts $output_file "      O : out std_ulogic;"
set line_num 6253; puts $output_file "      "
set line_num 6254; puts $output_file "      I : in  std_ulogic"
set line_num 6255; puts $output_file "      );"
set line_num 6256; puts $output_file "  end component;"
set line_num 6257; puts $output_file "attribute syn_black_box of OBUF_HSTL_I : component is true;"
set line_num 6258; puts $output_file ""
set line_num 6259; puts $output_file "  component OBUF_HSTL_I_18"
set line_num 6260; puts $output_file "    port("
set line_num 6261; puts $output_file "      O : out std_ulogic;"
set line_num 6262; puts $output_file "      "
set line_num 6263; puts $output_file "      I : in  std_ulogic"
set line_num 6264; puts $output_file "      );"
set line_num 6265; puts $output_file "  end component;"
set line_num 6266; puts $output_file "attribute syn_black_box of OBUF_HSTL_I_18 : component is true;"
set line_num 6267; puts $output_file ""
set line_num 6268; puts $output_file "  component OBUF_HSTL_I_DCI"
set line_num 6269; puts $output_file "    port("
set line_num 6270; puts $output_file "      O : out std_ulogic;"
set line_num 6271; puts $output_file "      "
set line_num 6272; puts $output_file "      I : in  std_ulogic"
set line_num 6273; puts $output_file "      );"
set line_num 6274; puts $output_file "  end component;"
set line_num 6275; puts $output_file "attribute syn_black_box of OBUF_HSTL_I_DCI : component is true;"
set line_num 6276; puts $output_file ""
set line_num 6277; puts $output_file "  component OBUF_HSTL_I_DCI_18"
set line_num 6278; puts $output_file "    port("
set line_num 6279; puts $output_file "      O : out std_ulogic;"
set line_num 6280; puts $output_file ""
set line_num 6281; puts $output_file "      I : in  std_ulogic"
set line_num 6282; puts $output_file "      );"
set line_num 6283; puts $output_file "  end component;"
set line_num 6284; puts $output_file "attribute syn_black_box of OBUF_HSTL_I_DCI_18 : component is true;"
set line_num 6285; puts $output_file ""
set line_num 6286; puts $output_file "  component OBUF_HSTL_II"
set line_num 6287; puts $output_file "    port("
set line_num 6288; puts $output_file "      O : out std_ulogic;"
set line_num 6289; puts $output_file ""
set line_num 6290; puts $output_file "      I : in  std_ulogic"
set line_num 6291; puts $output_file "      );"
set line_num 6292; puts $output_file "  end component;"
set line_num 6293; puts $output_file "attribute syn_black_box of OBUF_HSTL_II : component is true;"
set line_num 6294; puts $output_file ""
set line_num 6295; puts $output_file "  component OBUF_HSTL_II_18"
set line_num 6296; puts $output_file "    port("
set line_num 6297; puts $output_file "      O : out std_ulogic;"
set line_num 6298; puts $output_file ""
set line_num 6299; puts $output_file "      I : in  std_ulogic"
set line_num 6300; puts $output_file "      );"
set line_num 6301; puts $output_file "  end component;"
set line_num 6302; puts $output_file "attribute syn_black_box of OBUF_HSTL_II_18 : component is true;"
set line_num 6303; puts $output_file ""
set line_num 6304; puts $output_file "  component OBUF_HSTL_II_DCI"
set line_num 6305; puts $output_file "    port("
set line_num 6306; puts $output_file "      O : out std_ulogic;"
set line_num 6307; puts $output_file ""
set line_num 6308; puts $output_file "      I : in  std_ulogic"
set line_num 6309; puts $output_file "      );"
set line_num 6310; puts $output_file "  end component;"
set line_num 6311; puts $output_file "attribute syn_black_box of OBUF_HSTL_II_DCI : component is true;"
set line_num 6312; puts $output_file ""
set line_num 6313; puts $output_file "  component OBUF_HSTL_II_DCI_18"
set line_num 6314; puts $output_file "    port("
set line_num 6315; puts $output_file "      O : out std_ulogic;"
set line_num 6316; puts $output_file ""
set line_num 6317; puts $output_file "      I : in  std_ulogic"
set line_num 6318; puts $output_file "      );"
set line_num 6319; puts $output_file "  end component;"
set line_num 6320; puts $output_file "attribute syn_black_box of OBUF_HSTL_II_DCI_18 : component is true;"
set line_num 6321; puts $output_file ""
set line_num 6322; puts $output_file "  component OBUF_HSTL_III"
set line_num 6323; puts $output_file "    port("
set line_num 6324; puts $output_file "      O : out std_ulogic;"
set line_num 6325; puts $output_file ""
set line_num 6326; puts $output_file "      I : in  std_ulogic"
set line_num 6327; puts $output_file "      );"
set line_num 6328; puts $output_file "  end component;"
set line_num 6329; puts $output_file "attribute syn_black_box of OBUF_HSTL_III : component is true;"
set line_num 6330; puts $output_file ""
set line_num 6331; puts $output_file "  component OBUF_HSTL_III_18"
set line_num 6332; puts $output_file "    port("
set line_num 6333; puts $output_file "      O : out std_ulogic;"
set line_num 6334; puts $output_file ""
set line_num 6335; puts $output_file "      I : in  std_ulogic"
set line_num 6336; puts $output_file "      );"
set line_num 6337; puts $output_file "  end component;"
set line_num 6338; puts $output_file "attribute syn_black_box of OBUF_HSTL_III_18 : component is true;"
set line_num 6339; puts $output_file ""
set line_num 6340; puts $output_file "  component OBUF_HSTL_III_DCI"
set line_num 6341; puts $output_file "    port("
set line_num 6342; puts $output_file "      O : out std_ulogic;"
set line_num 6343; puts $output_file ""
set line_num 6344; puts $output_file "      I : in  std_ulogic"
set line_num 6345; puts $output_file "      );"
set line_num 6346; puts $output_file "  end component;"
set line_num 6347; puts $output_file "attribute syn_black_box of OBUF_HSTL_III_DCI : component is true;"
set line_num 6348; puts $output_file ""
set line_num 6349; puts $output_file "  component OBUF_HSTL_III_DCI_18"
set line_num 6350; puts $output_file "    port("
set line_num 6351; puts $output_file "      O : out std_ulogic;"
set line_num 6352; puts $output_file ""
set line_num 6353; puts $output_file "      I : in  std_ulogic"
set line_num 6354; puts $output_file "      );"
set line_num 6355; puts $output_file "  end component;"
set line_num 6356; puts $output_file "attribute syn_black_box of OBUF_HSTL_III_DCI_18 : component is true;"
set line_num 6357; puts $output_file ""
set line_num 6358; puts $output_file "  component OBUF_HSTL_IV"
set line_num 6359; puts $output_file "    port("
set line_num 6360; puts $output_file "      O : out std_ulogic;"
set line_num 6361; puts $output_file ""
set line_num 6362; puts $output_file "      I : in  std_ulogic"
set line_num 6363; puts $output_file "      );"
set line_num 6364; puts $output_file "  end component;"
set line_num 6365; puts $output_file "attribute syn_black_box of OBUF_HSTL_IV : component is true;"
set line_num 6366; puts $output_file ""
set line_num 6367; puts $output_file "  component OBUF_HSTL_IV_18"
set line_num 6368; puts $output_file "    port("
set line_num 6369; puts $output_file "      O : out std_ulogic;"
set line_num 6370; puts $output_file ""
set line_num 6371; puts $output_file "      I : in  std_ulogic"
set line_num 6372; puts $output_file "      );"
set line_num 6373; puts $output_file "  end component;"
set line_num 6374; puts $output_file "attribute syn_black_box of OBUF_HSTL_IV_18 : component is true;"
set line_num 6375; puts $output_file ""
set line_num 6376; puts $output_file "  component OBUF_HSTL_IV_DCI"
set line_num 6377; puts $output_file "    port("
set line_num 6378; puts $output_file "      O : out std_ulogic;"
set line_num 6379; puts $output_file ""
set line_num 6380; puts $output_file "      I : in  std_ulogic"
set line_num 6381; puts $output_file "      );"
set line_num 6382; puts $output_file "  end component;"
set line_num 6383; puts $output_file "attribute syn_black_box of OBUF_HSTL_IV_DCI : component is true;"
set line_num 6384; puts $output_file ""
set line_num 6385; puts $output_file "  component OBUF_HSTL_IV_DCI_18"
set line_num 6386; puts $output_file "    port("
set line_num 6387; puts $output_file "      O : out std_ulogic;"
set line_num 6388; puts $output_file "      "
set line_num 6389; puts $output_file "      I : in  std_ulogic"
set line_num 6390; puts $output_file "      );"
set line_num 6391; puts $output_file "  end component;"
set line_num 6392; puts $output_file "attribute syn_black_box of OBUF_HSTL_IV_DCI_18 : component is true;"
set line_num 6393; puts $output_file ""
set line_num 6394; puts $output_file "  component OBUF_LVCMOS12"
set line_num 6395; puts $output_file "    port("
set line_num 6396; puts $output_file "      O : out std_ulogic;"
set line_num 6397; puts $output_file "      "
set line_num 6398; puts $output_file "      I : in  std_ulogic"
set line_num 6399; puts $output_file "      );"
set line_num 6400; puts $output_file "  end component;"
set line_num 6401; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12 : component is true;"
set line_num 6402; puts $output_file ""
set line_num 6403; puts $output_file "  component OBUF_LVCMOS12_F_2"
set line_num 6404; puts $output_file "    port("
set line_num 6405; puts $output_file "      O : out std_ulogic;"
set line_num 6406; puts $output_file "      "
set line_num 6407; puts $output_file "      I : in  std_ulogic"
set line_num 6408; puts $output_file "      );"
set line_num 6409; puts $output_file "  end component;"
set line_num 6410; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_F_2 : component is true;"
set line_num 6411; puts $output_file ""
set line_num 6412; puts $output_file "  component OBUF_LVCMOS12_F_4"
set line_num 6413; puts $output_file "    port("
set line_num 6414; puts $output_file "      O : out std_ulogic;"
set line_num 6415; puts $output_file "      "
set line_num 6416; puts $output_file "      I : in  std_ulogic"
set line_num 6417; puts $output_file "      );"
set line_num 6418; puts $output_file "  end component;"
set line_num 6419; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_F_4 : component is true;"
set line_num 6420; puts $output_file ""
set line_num 6421; puts $output_file "  component OBUF_LVCMOS12_F_6"
set line_num 6422; puts $output_file "    port("
set line_num 6423; puts $output_file "      O : out std_ulogic;"
set line_num 6424; puts $output_file ""
set line_num 6425; puts $output_file "      I : in  std_ulogic"
set line_num 6426; puts $output_file "      );"
set line_num 6427; puts $output_file "  end component;"
set line_num 6428; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_F_6 : component is true;"
set line_num 6429; puts $output_file ""
set line_num 6430; puts $output_file "  component OBUF_LVCMOS12_F_8"
set line_num 6431; puts $output_file "    port("
set line_num 6432; puts $output_file "      O : out std_ulogic;"
set line_num 6433; puts $output_file ""
set line_num 6434; puts $output_file "      I : in  std_ulogic"
set line_num 6435; puts $output_file "      );"
set line_num 6436; puts $output_file "  end component;"
set line_num 6437; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_F_8 : component is true;"
set line_num 6438; puts $output_file ""
set line_num 6439; puts $output_file "  component OBUF_LVCMOS12_S_2"
set line_num 6440; puts $output_file "    port("
set line_num 6441; puts $output_file "      O : out std_ulogic;"
set line_num 6442; puts $output_file ""
set line_num 6443; puts $output_file "      I : in  std_ulogic"
set line_num 6444; puts $output_file "      );"
set line_num 6445; puts $output_file "  end component;"
set line_num 6446; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_S_2 : component is true;"
set line_num 6447; puts $output_file ""
set line_num 6448; puts $output_file "  component OBUF_LVCMOS12_S_4"
set line_num 6449; puts $output_file "    port("
set line_num 6450; puts $output_file "      O : out std_ulogic;"
set line_num 6451; puts $output_file ""
set line_num 6452; puts $output_file "      I : in  std_ulogic"
set line_num 6453; puts $output_file "      );"
set line_num 6454; puts $output_file "  end component;"
set line_num 6455; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_S_4 : component is true;"
set line_num 6456; puts $output_file ""
set line_num 6457; puts $output_file "  component OBUF_LVCMOS12_S_6"
set line_num 6458; puts $output_file "    port("
set line_num 6459; puts $output_file "      O : out std_ulogic;"
set line_num 6460; puts $output_file ""
set line_num 6461; puts $output_file "      I : in  std_ulogic"
set line_num 6462; puts $output_file "      );"
set line_num 6463; puts $output_file "  end component;"
set line_num 6464; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_S_6 : component is true;"
set line_num 6465; puts $output_file ""
set line_num 6466; puts $output_file "  component OBUF_LVCMOS12_S_8"
set line_num 6467; puts $output_file "    port("
set line_num 6468; puts $output_file "      O : out std_ulogic;"
set line_num 6469; puts $output_file ""
set line_num 6470; puts $output_file "      I : in  std_ulogic"
set line_num 6471; puts $output_file "      );"
set line_num 6472; puts $output_file "  end component;"
set line_num 6473; puts $output_file "attribute syn_black_box of OBUF_LVCMOS12_S_8 : component is true;"
set line_num 6474; puts $output_file ""
set line_num 6475; puts $output_file "  component OBUF_LVCMOS15"
set line_num 6476; puts $output_file "    port("
set line_num 6477; puts $output_file "      O : out std_ulogic;"
set line_num 6478; puts $output_file "      "
set line_num 6479; puts $output_file "      I : in  std_ulogic"
set line_num 6480; puts $output_file "      );"
set line_num 6481; puts $output_file "  end component;"
set line_num 6482; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15 : component is true;"
set line_num 6483; puts $output_file ""
set line_num 6484; puts $output_file "  component OBUF_LVCMOS15_F_12"
set line_num 6485; puts $output_file "    port("
set line_num 6486; puts $output_file "      O : out std_ulogic;"
set line_num 6487; puts $output_file ""
set line_num 6488; puts $output_file "      I : in  std_ulogic"
set line_num 6489; puts $output_file "      );"
set line_num 6490; puts $output_file "  end component;"
set line_num 6491; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_F_12 : component is true;"
set line_num 6492; puts $output_file ""
set line_num 6493; puts $output_file "  component OBUF_LVCMOS15_F_16"
set line_num 6494; puts $output_file "    port("
set line_num 6495; puts $output_file "      O : out std_ulogic;"
set line_num 6496; puts $output_file ""
set line_num 6497; puts $output_file "      I : in  std_ulogic"
set line_num 6498; puts $output_file "      );"
set line_num 6499; puts $output_file "  end component;"
set line_num 6500; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_F_16 : component is true;"
set line_num 6501; puts $output_file ""
set line_num 6502; puts $output_file "  component OBUF_LVCMOS15_F_2"
set line_num 6503; puts $output_file "    port("
set line_num 6504; puts $output_file "      O : out std_ulogic;"
set line_num 6505; puts $output_file "      "
set line_num 6506; puts $output_file "      I : in  std_ulogic"
set line_num 6507; puts $output_file "      );"
set line_num 6508; puts $output_file "  end component;"
set line_num 6509; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_F_2 : component is true;"
set line_num 6510; puts $output_file ""
set line_num 6511; puts $output_file "  component OBUF_LVCMOS15_F_4"
set line_num 6512; puts $output_file "    port("
set line_num 6513; puts $output_file "      O : out std_ulogic;"
set line_num 6514; puts $output_file ""
set line_num 6515; puts $output_file "      I : in  std_ulogic"
set line_num 6516; puts $output_file "      );"
set line_num 6517; puts $output_file "  end component;"
set line_num 6518; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_F_4 : component is true;"
set line_num 6519; puts $output_file ""
set line_num 6520; puts $output_file "  component OBUF_LVCMOS15_F_6"
set line_num 6521; puts $output_file "    port("
set line_num 6522; puts $output_file "      O : out std_ulogic;"
set line_num 6523; puts $output_file ""
set line_num 6524; puts $output_file "      I : in  std_ulogic"
set line_num 6525; puts $output_file "      );"
set line_num 6526; puts $output_file "  end component;"
set line_num 6527; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_F_6 : component is true;"
set line_num 6528; puts $output_file ""
set line_num 6529; puts $output_file "  component OBUF_LVCMOS15_F_8"
set line_num 6530; puts $output_file "    port("
set line_num 6531; puts $output_file "      O : out std_ulogic;"
set line_num 6532; puts $output_file ""
set line_num 6533; puts $output_file "      I : in  std_ulogic"
set line_num 6534; puts $output_file "      );"
set line_num 6535; puts $output_file "  end component;"
set line_num 6536; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_F_8 : component is true;"
set line_num 6537; puts $output_file ""
set line_num 6538; puts $output_file "  component OBUF_LVCMOS15_S_12"
set line_num 6539; puts $output_file "    port("
set line_num 6540; puts $output_file "      O : out std_ulogic;"
set line_num 6541; puts $output_file ""
set line_num 6542; puts $output_file "      I : in  std_ulogic"
set line_num 6543; puts $output_file "      );"
set line_num 6544; puts $output_file "  end component;"
set line_num 6545; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_S_12 : component is true;"
set line_num 6546; puts $output_file ""
set line_num 6547; puts $output_file "  component OBUF_LVCMOS15_S_16"
set line_num 6548; puts $output_file "    port("
set line_num 6549; puts $output_file "      O : out std_ulogic;"
set line_num 6550; puts $output_file ""
set line_num 6551; puts $output_file "      I : in  std_ulogic"
set line_num 6552; puts $output_file "      );"
set line_num 6553; puts $output_file "  end component;"
set line_num 6554; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_S_16 : component is true;"
set line_num 6555; puts $output_file ""
set line_num 6556; puts $output_file "  component OBUF_LVCMOS15_S_2"
set line_num 6557; puts $output_file "    port("
set line_num 6558; puts $output_file "      O : out std_ulogic;"
set line_num 6559; puts $output_file ""
set line_num 6560; puts $output_file "      I : in  std_ulogic"
set line_num 6561; puts $output_file "      );"
set line_num 6562; puts $output_file "  end component;"
set line_num 6563; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_S_2 : component is true;"
set line_num 6564; puts $output_file ""
set line_num 6565; puts $output_file "  component OBUF_LVCMOS15_S_4"
set line_num 6566; puts $output_file "    port("
set line_num 6567; puts $output_file "      O : out std_ulogic;"
set line_num 6568; puts $output_file ""
set line_num 6569; puts $output_file "      I : in  std_ulogic"
set line_num 6570; puts $output_file "      );"
set line_num 6571; puts $output_file "  end component;"
set line_num 6572; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_S_4 : component is true;"
set line_num 6573; puts $output_file ""
set line_num 6574; puts $output_file "  component OBUF_LVCMOS15_S_6"
set line_num 6575; puts $output_file "    port("
set line_num 6576; puts $output_file "      O : out std_ulogic;"
set line_num 6577; puts $output_file ""
set line_num 6578; puts $output_file "      I : in  std_ulogic"
set line_num 6579; puts $output_file "      );"
set line_num 6580; puts $output_file "  end component;"
set line_num 6581; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_S_6 : component is true;"
set line_num 6582; puts $output_file ""
set line_num 6583; puts $output_file "  component OBUF_LVCMOS15_S_8"
set line_num 6584; puts $output_file "    port("
set line_num 6585; puts $output_file "      O : out std_ulogic;"
set line_num 6586; puts $output_file ""
set line_num 6587; puts $output_file "      I : in  std_ulogic"
set line_num 6588; puts $output_file "      );"
set line_num 6589; puts $output_file "  end component;"
set line_num 6590; puts $output_file "attribute syn_black_box of OBUF_LVCMOS15_S_8 : component is true;"
set line_num 6591; puts $output_file ""
set line_num 6592; puts $output_file "  component OBUF_LVCMOS18"
set line_num 6593; puts $output_file "    port("
set line_num 6594; puts $output_file "      O : out std_ulogic;"
set line_num 6595; puts $output_file ""
set line_num 6596; puts $output_file "      I : in  std_ulogic"
set line_num 6597; puts $output_file "      );"
set line_num 6598; puts $output_file "  end component;"
set line_num 6599; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18 : component is true;"
set line_num 6600; puts $output_file ""
set line_num 6601; puts $output_file "  component OBUF_LVCMOS18_F_12"
set line_num 6602; puts $output_file "    port("
set line_num 6603; puts $output_file "      O : out std_ulogic;"
set line_num 6604; puts $output_file ""
set line_num 6605; puts $output_file "      I : in  std_ulogic"
set line_num 6606; puts $output_file "      );"
set line_num 6607; puts $output_file "  end component;"
set line_num 6608; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_F_12 : component is true;"
set line_num 6609; puts $output_file ""
set line_num 6610; puts $output_file "  component OBUF_LVCMOS18_F_16"
set line_num 6611; puts $output_file "    port("
set line_num 6612; puts $output_file "      O : out std_ulogic;"
set line_num 6613; puts $output_file ""
set line_num 6614; puts $output_file "      I : in  std_ulogic"
set line_num 6615; puts $output_file "      );"
set line_num 6616; puts $output_file "  end component;"
set line_num 6617; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_F_16 : component is true;"
set line_num 6618; puts $output_file ""
set line_num 6619; puts $output_file "  component OBUF_LVCMOS18_F_2"
set line_num 6620; puts $output_file "    port("
set line_num 6621; puts $output_file "      O : out std_ulogic;"
set line_num 6622; puts $output_file ""
set line_num 6623; puts $output_file "      I : in  std_ulogic"
set line_num 6624; puts $output_file "      );"
set line_num 6625; puts $output_file "  end component;"
set line_num 6626; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_F_2 : component is true;"
set line_num 6627; puts $output_file ""
set line_num 6628; puts $output_file "  component OBUF_LVCMOS18_F_4"
set line_num 6629; puts $output_file "    port("
set line_num 6630; puts $output_file "      O : out std_ulogic;"
set line_num 6631; puts $output_file ""
set line_num 6632; puts $output_file "      I : in  std_ulogic"
set line_num 6633; puts $output_file "      );"
set line_num 6634; puts $output_file "  end component;"
set line_num 6635; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_F_4 : component is true;"
set line_num 6636; puts $output_file ""
set line_num 6637; puts $output_file "  component OBUF_LVCMOS18_F_6"
set line_num 6638; puts $output_file "    port("
set line_num 6639; puts $output_file "      O : out std_ulogic;"
set line_num 6640; puts $output_file ""
set line_num 6641; puts $output_file "      I : in  std_ulogic"
set line_num 6642; puts $output_file "      );"
set line_num 6643; puts $output_file "  end component;"
set line_num 6644; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_F_6 : component is true;"
set line_num 6645; puts $output_file ""
set line_num 6646; puts $output_file "  component OBUF_LVCMOS18_F_8"
set line_num 6647; puts $output_file "    port("
set line_num 6648; puts $output_file "      O : out std_ulogic;"
set line_num 6649; puts $output_file "      I : in  std_ulogic"
set line_num 6650; puts $output_file "      );"
set line_num 6651; puts $output_file "  end component;"
set line_num 6652; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_F_8 : component is true;"
set line_num 6653; puts $output_file ""
set line_num 6654; puts $output_file "  component OBUF_LVCMOS18_S_12"
set line_num 6655; puts $output_file "    port("
set line_num 6656; puts $output_file "      O : out std_ulogic;"
set line_num 6657; puts $output_file ""
set line_num 6658; puts $output_file "      I : in  std_ulogic"
set line_num 6659; puts $output_file "      );"
set line_num 6660; puts $output_file "  end component;"
set line_num 6661; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_S_12 : component is true;"
set line_num 6662; puts $output_file ""
set line_num 6663; puts $output_file "  component OBUF_LVCMOS18_S_16"
set line_num 6664; puts $output_file "    port("
set line_num 6665; puts $output_file "      O : out std_ulogic;"
set line_num 6666; puts $output_file ""
set line_num 6667; puts $output_file "      I : in  std_ulogic"
set line_num 6668; puts $output_file "      );"
set line_num 6669; puts $output_file "  end component;"
set line_num 6670; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_S_16 : component is true;"
set line_num 6671; puts $output_file ""
set line_num 6672; puts $output_file "  component OBUF_LVCMOS18_S_2"
set line_num 6673; puts $output_file "    port("
set line_num 6674; puts $output_file "      O : out std_ulogic;"
set line_num 6675; puts $output_file ""
set line_num 6676; puts $output_file "      I : in  std_ulogic"
set line_num 6677; puts $output_file "      );"
set line_num 6678; puts $output_file "  end component;"
set line_num 6679; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_S_2 : component is true;"
set line_num 6680; puts $output_file ""
set line_num 6681; puts $output_file "  component OBUF_LVCMOS18_S_4"
set line_num 6682; puts $output_file "    port("
set line_num 6683; puts $output_file "      O : out std_ulogic;"
set line_num 6684; puts $output_file ""
set line_num 6685; puts $output_file "      I : in  std_ulogic"
set line_num 6686; puts $output_file "      );"
set line_num 6687; puts $output_file "  end component;"
set line_num 6688; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_S_4 : component is true;"
set line_num 6689; puts $output_file ""
set line_num 6690; puts $output_file "  component OBUF_LVCMOS18_S_6"
set line_num 6691; puts $output_file "    port("
set line_num 6692; puts $output_file "      O : out std_ulogic;"
set line_num 6693; puts $output_file ""
set line_num 6694; puts $output_file "      I : in  std_ulogic"
set line_num 6695; puts $output_file "      );"
set line_num 6696; puts $output_file "  end component;"
set line_num 6697; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_S_6 : component is true;"
set line_num 6698; puts $output_file ""
set line_num 6699; puts $output_file "  component OBUF_LVCMOS18_S_8"
set line_num 6700; puts $output_file "    port("
set line_num 6701; puts $output_file "      O : out std_ulogic;"
set line_num 6702; puts $output_file ""
set line_num 6703; puts $output_file "      I : in  std_ulogic"
set line_num 6704; puts $output_file "      );"
set line_num 6705; puts $output_file "  end component;"
set line_num 6706; puts $output_file "attribute syn_black_box of OBUF_LVCMOS18_S_8 : component is true;"
set line_num 6707; puts $output_file ""
set line_num 6708; puts $output_file "  component OBUF_LVCMOS2"
set line_num 6709; puts $output_file "    port("
set line_num 6710; puts $output_file "      O : out std_ulogic;"
set line_num 6711; puts $output_file ""
set line_num 6712; puts $output_file "      I : in  std_ulogic"
set line_num 6713; puts $output_file "      );"
set line_num 6714; puts $output_file "  end component;"
set line_num 6715; puts $output_file "attribute syn_black_box of OBUF_LVCMOS2 : component is true;"
set line_num 6716; puts $output_file ""
set line_num 6717; puts $output_file "  component OBUF_LVCMOS25"
set line_num 6718; puts $output_file "    port("
set line_num 6719; puts $output_file "      O : out std_ulogic;"
set line_num 6720; puts $output_file ""
set line_num 6721; puts $output_file "      I : in  std_ulogic"
set line_num 6722; puts $output_file "      );"
set line_num 6723; puts $output_file "  end component;"
set line_num 6724; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25 : component is true;"
set line_num 6725; puts $output_file ""
set line_num 6726; puts $output_file "  component OBUF_LVCMOS25_F_12"
set line_num 6727; puts $output_file "    port("
set line_num 6728; puts $output_file "      O : out std_ulogic;"
set line_num 6729; puts $output_file ""
set line_num 6730; puts $output_file "      I : in  std_ulogic"
set line_num 6731; puts $output_file "      );"
set line_num 6732; puts $output_file "  end component;"
set line_num 6733; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_12 : component is true;"
set line_num 6734; puts $output_file ""
set line_num 6735; puts $output_file "  component OBUF_LVCMOS25_F_16"
set line_num 6736; puts $output_file "    port("
set line_num 6737; puts $output_file "      O : out std_ulogic;"
set line_num 6738; puts $output_file ""
set line_num 6739; puts $output_file "      I : in  std_ulogic"
set line_num 6740; puts $output_file "      );"
set line_num 6741; puts $output_file "  end component;"
set line_num 6742; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_16 : component is true;"
set line_num 6743; puts $output_file ""
set line_num 6744; puts $output_file "  component OBUF_LVCMOS25_F_2"
set line_num 6745; puts $output_file "    port("
set line_num 6746; puts $output_file "      O : out std_ulogic;"
set line_num 6747; puts $output_file ""
set line_num 6748; puts $output_file "      I : in  std_ulogic"
set line_num 6749; puts $output_file "      );"
set line_num 6750; puts $output_file "  end component;"
set line_num 6751; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_2 : component is true;"
set line_num 6752; puts $output_file ""
set line_num 6753; puts $output_file "  component OBUF_LVCMOS25_F_24"
set line_num 6754; puts $output_file "    port("
set line_num 6755; puts $output_file "      O : out std_ulogic;"
set line_num 6756; puts $output_file ""
set line_num 6757; puts $output_file "      I : in  std_ulogic"
set line_num 6758; puts $output_file "      );"
set line_num 6759; puts $output_file "  end component;"
set line_num 6760; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_24 : component is true;"
set line_num 6761; puts $output_file ""
set line_num 6762; puts $output_file "  component OBUF_LVCMOS25_F_4"
set line_num 6763; puts $output_file "    port("
set line_num 6764; puts $output_file "      O : out std_ulogic;"
set line_num 6765; puts $output_file ""
set line_num 6766; puts $output_file "      I : in  std_ulogic"
set line_num 6767; puts $output_file "      );"
set line_num 6768; puts $output_file "  end component;"
set line_num 6769; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_4 : component is true;"
set line_num 6770; puts $output_file ""
set line_num 6771; puts $output_file "  component OBUF_LVCMOS25_F_6"
set line_num 6772; puts $output_file "    port("
set line_num 6773; puts $output_file "      O : out std_ulogic;"
set line_num 6774; puts $output_file ""
set line_num 6775; puts $output_file "      I : in  std_ulogic"
set line_num 6776; puts $output_file "      );"
set line_num 6777; puts $output_file "  end component;"
set line_num 6778; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_6 : component is true;"
set line_num 6779; puts $output_file ""
set line_num 6780; puts $output_file "  component OBUF_LVCMOS25_F_8"
set line_num 6781; puts $output_file "    port("
set line_num 6782; puts $output_file "      O : out std_ulogic;"
set line_num 6783; puts $output_file "      "
set line_num 6784; puts $output_file "      I : in  std_ulogic"
set line_num 6785; puts $output_file "      );"
set line_num 6786; puts $output_file "  end component;"
set line_num 6787; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_F_8 : component is true;"
set line_num 6788; puts $output_file ""
set line_num 6789; puts $output_file "  component OBUF_LVCMOS25_S_12"
set line_num 6790; puts $output_file "    port("
set line_num 6791; puts $output_file "      O : out std_ulogic;"
set line_num 6792; puts $output_file "      "
set line_num 6793; puts $output_file "      I : in  std_ulogic"
set line_num 6794; puts $output_file "      );"
set line_num 6795; puts $output_file "  end component;"
set line_num 6796; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_12 : component is true;"
set line_num 6797; puts $output_file ""
set line_num 6798; puts $output_file "  component OBUF_LVCMOS25_S_16"
set line_num 6799; puts $output_file "    port("
set line_num 6800; puts $output_file "      O : out std_ulogic;"
set line_num 6801; puts $output_file ""
set line_num 6802; puts $output_file "      I : in  std_ulogic"
set line_num 6803; puts $output_file "      );"
set line_num 6804; puts $output_file "  end component;"
set line_num 6805; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_16 : component is true;"
set line_num 6806; puts $output_file ""
set line_num 6807; puts $output_file "  component OBUF_LVCMOS25_S_2"
set line_num 6808; puts $output_file "    port("
set line_num 6809; puts $output_file "      O : out std_ulogic;"
set line_num 6810; puts $output_file ""
set line_num 6811; puts $output_file "      I : in  std_ulogic"
set line_num 6812; puts $output_file "      );"
set line_num 6813; puts $output_file "  end component;"
set line_num 6814; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_2 : component is true;"
set line_num 6815; puts $output_file ""
set line_num 6816; puts $output_file "  component OBUF_LVCMOS25_S_24"
set line_num 6817; puts $output_file "    port("
set line_num 6818; puts $output_file "      O : out std_ulogic;"
set line_num 6819; puts $output_file ""
set line_num 6820; puts $output_file "      I : in  std_ulogic"
set line_num 6821; puts $output_file "      );"
set line_num 6822; puts $output_file "  end component;"
set line_num 6823; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_24 : component is true;"
set line_num 6824; puts $output_file ""
set line_num 6825; puts $output_file "  component OBUF_LVCMOS25_S_4"
set line_num 6826; puts $output_file "    port("
set line_num 6827; puts $output_file "      O : out std_ulogic;"
set line_num 6828; puts $output_file ""
set line_num 6829; puts $output_file "      I : in  std_ulogic"
set line_num 6830; puts $output_file "      );"
set line_num 6831; puts $output_file "  end component;"
set line_num 6832; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_4 : component is true;"
set line_num 6833; puts $output_file ""
set line_num 6834; puts $output_file "  component OBUF_LVCMOS25_S_6"
set line_num 6835; puts $output_file "    port("
set line_num 6836; puts $output_file "      O : out std_ulogic;"
set line_num 6837; puts $output_file ""
set line_num 6838; puts $output_file "      I : in  std_ulogic"
set line_num 6839; puts $output_file "      );"
set line_num 6840; puts $output_file "  end component;"
set line_num 6841; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_6 : component is true;"
set line_num 6842; puts $output_file ""
set line_num 6843; puts $output_file "  component OBUF_LVCMOS25_S_8"
set line_num 6844; puts $output_file "    port("
set line_num 6845; puts $output_file "      O : out std_ulogic;"
set line_num 6846; puts $output_file ""
set line_num 6847; puts $output_file "      I : in  std_ulogic"
set line_num 6848; puts $output_file "      );"
set line_num 6849; puts $output_file "  end component;"
set line_num 6850; puts $output_file "attribute syn_black_box of OBUF_LVCMOS25_S_8 : component is true;"
set line_num 6851; puts $output_file ""
set line_num 6852; puts $output_file "  component OBUF_LVCMOS33"
set line_num 6853; puts $output_file "    port("
set line_num 6854; puts $output_file "      O : out std_ulogic;"
set line_num 6855; puts $output_file "  "
set line_num 6856; puts $output_file "      I : in  std_ulogic"
set line_num 6857; puts $output_file "      );"
set line_num 6858; puts $output_file "  end component;"
set line_num 6859; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33 : component is true;"
set line_num 6860; puts $output_file ""
set line_num 6861; puts $output_file "  component OBUF_LVCMOS33_F_12"
set line_num 6862; puts $output_file "    port("
set line_num 6863; puts $output_file "      O : out std_ulogic;"
set line_num 6864; puts $output_file ""
set line_num 6865; puts $output_file "      I : in  std_ulogic"
set line_num 6866; puts $output_file "      );"
set line_num 6867; puts $output_file "  end component;"
set line_num 6868; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_12 : component is true;"
set line_num 6869; puts $output_file ""
set line_num 6870; puts $output_file "  component OBUF_LVCMOS33_F_16"
set line_num 6871; puts $output_file "    port("
set line_num 6872; puts $output_file "      O : out std_ulogic;"
set line_num 6873; puts $output_file ""
set line_num 6874; puts $output_file "      I : in  std_ulogic"
set line_num 6875; puts $output_file "      );"
set line_num 6876; puts $output_file "  end component;"
set line_num 6877; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_16 : component is true;"
set line_num 6878; puts $output_file ""
set line_num 6879; puts $output_file "  component OBUF_LVCMOS33_F_2"
set line_num 6880; puts $output_file "    port("
set line_num 6881; puts $output_file "      O : out std_ulogic;"
set line_num 6882; puts $output_file ""
set line_num 6883; puts $output_file "      I : in  std_ulogic"
set line_num 6884; puts $output_file "      );"
set line_num 6885; puts $output_file "  end component;"
set line_num 6886; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_2 : component is true;"
set line_num 6887; puts $output_file ""
set line_num 6888; puts $output_file "  component OBUF_LVCMOS33_F_24"
set line_num 6889; puts $output_file "    port("
set line_num 6890; puts $output_file "      O : out std_ulogic;"
set line_num 6891; puts $output_file ""
set line_num 6892; puts $output_file "      I : in  std_ulogic"
set line_num 6893; puts $output_file "      );"
set line_num 6894; puts $output_file "  end component;"
set line_num 6895; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_24 : component is true;"
set line_num 6896; puts $output_file ""
set line_num 6897; puts $output_file "  component OBUF_LVCMOS33_F_4"
set line_num 6898; puts $output_file "    port("
set line_num 6899; puts $output_file "      O : out std_ulogic;"
set line_num 6900; puts $output_file ""
set line_num 6901; puts $output_file "      I : in  std_ulogic"
set line_num 6902; puts $output_file "      );"
set line_num 6903; puts $output_file "  end component;"
set line_num 6904; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_4 : component is true;"
set line_num 6905; puts $output_file ""
set line_num 6906; puts $output_file "  component OBUF_LVCMOS33_F_6"
set line_num 6907; puts $output_file "    port("
set line_num 6908; puts $output_file "      O : out std_ulogic;"
set line_num 6909; puts $output_file ""
set line_num 6910; puts $output_file "      I : in  std_ulogic"
set line_num 6911; puts $output_file "      );"
set line_num 6912; puts $output_file "  end component;"
set line_num 6913; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_6 : component is true;"
set line_num 6914; puts $output_file ""
set line_num 6915; puts $output_file "  component OBUF_LVCMOS33_F_8"
set line_num 6916; puts $output_file "    port("
set line_num 6917; puts $output_file "      O : out std_ulogic;"
set line_num 6918; puts $output_file "      "
set line_num 6919; puts $output_file "      I : in  std_ulogic"
set line_num 6920; puts $output_file "      );"
set line_num 6921; puts $output_file "  end component;"
set line_num 6922; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_F_8 : component is true;"
set line_num 6923; puts $output_file ""
set line_num 6924; puts $output_file "  component OBUF_LVCMOS33_S_12"
set line_num 6925; puts $output_file "    port("
set line_num 6926; puts $output_file "      O : out std_ulogic;"
set line_num 6927; puts $output_file ""
set line_num 6928; puts $output_file "      I : in  std_ulogic"
set line_num 6929; puts $output_file "      );"
set line_num 6930; puts $output_file "  end component;"
set line_num 6931; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_12 : component is true;"
set line_num 6932; puts $output_file ""
set line_num 6933; puts $output_file "  component OBUF_LVCMOS33_S_16"
set line_num 6934; puts $output_file "    port("
set line_num 6935; puts $output_file "      O : out std_ulogic;"
set line_num 6936; puts $output_file ""
set line_num 6937; puts $output_file "      I : in  std_ulogic"
set line_num 6938; puts $output_file "      );"
set line_num 6939; puts $output_file "  end component;"
set line_num 6940; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_16 : component is true;"
set line_num 6941; puts $output_file ""
set line_num 6942; puts $output_file "  component OBUF_LVCMOS33_S_2"
set line_num 6943; puts $output_file "    port("
set line_num 6944; puts $output_file "      O : out std_ulogic;"
set line_num 6945; puts $output_file ""
set line_num 6946; puts $output_file "      I : in  std_ulogic"
set line_num 6947; puts $output_file "      );"
set line_num 6948; puts $output_file "  end component;"
set line_num 6949; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_2 : component is true;"
set line_num 6950; puts $output_file ""
set line_num 6951; puts $output_file "  component OBUF_LVCMOS33_S_24"
set line_num 6952; puts $output_file "    port("
set line_num 6953; puts $output_file "      O : out std_ulogic;"
set line_num 6954; puts $output_file ""
set line_num 6955; puts $output_file "      I : in  std_ulogic"
set line_num 6956; puts $output_file "      );"
set line_num 6957; puts $output_file "  end component;"
set line_num 6958; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_24 : component is true;"
set line_num 6959; puts $output_file ""
set line_num 6960; puts $output_file "  component OBUF_LVCMOS33_S_4"
set line_num 6961; puts $output_file "    port("
set line_num 6962; puts $output_file "      O : out std_ulogic;"
set line_num 6963; puts $output_file "      I : in  std_ulogic"
set line_num 6964; puts $output_file "      );"
set line_num 6965; puts $output_file "  end component;"
set line_num 6966; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_4 : component is true;"
set line_num 6967; puts $output_file ""
set line_num 6968; puts $output_file "  component OBUF_LVCMOS33_S_6"
set line_num 6969; puts $output_file "    port("
set line_num 6970; puts $output_file "      O : out std_ulogic;"
set line_num 6971; puts $output_file ""
set line_num 6972; puts $output_file "      I : in  std_ulogic"
set line_num 6973; puts $output_file "      );"
set line_num 6974; puts $output_file "  end component;"
set line_num 6975; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_6 : component is true;"
set line_num 6976; puts $output_file ""
set line_num 6977; puts $output_file "  component OBUF_LVCMOS33_S_8"
set line_num 6978; puts $output_file "    port("
set line_num 6979; puts $output_file "      O : out std_ulogic;"
set line_num 6980; puts $output_file ""
set line_num 6981; puts $output_file "      I : in  std_ulogic"
set line_num 6982; puts $output_file "      );"
set line_num 6983; puts $output_file "  end component;"
set line_num 6984; puts $output_file "attribute syn_black_box of OBUF_LVCMOS33_S_8 : component is true;"
set line_num 6985; puts $output_file ""
set line_num 6986; puts $output_file "  component OBUF_LVDCI_15"
set line_num 6987; puts $output_file "    port("
set line_num 6988; puts $output_file "      O : out std_ulogic;"
set line_num 6989; puts $output_file ""
set line_num 6990; puts $output_file "      I : in  std_ulogic"
set line_num 6991; puts $output_file "      );"
set line_num 6992; puts $output_file "  end component;"
set line_num 6993; puts $output_file "attribute syn_black_box of OBUF_LVDCI_15 : component is true;"
set line_num 6994; puts $output_file ""
set line_num 6995; puts $output_file "  component OBUF_LVDCI_18"
set line_num 6996; puts $output_file "    port("
set line_num 6997; puts $output_file "      O : out std_ulogic;"
set line_num 6998; puts $output_file ""
set line_num 6999; puts $output_file "      I : in  std_ulogic"
set line_num 7000; puts $output_file "      );"
set line_num 7001; puts $output_file "  end component;"
set line_num 7002; puts $output_file "attribute syn_black_box of OBUF_LVDCI_18 : component is true;"
set line_num 7003; puts $output_file ""
set line_num 7004; puts $output_file "  component OBUF_LVDCI_25"
set line_num 7005; puts $output_file "    port("
set line_num 7006; puts $output_file "      O : out std_ulogic;"
set line_num 7007; puts $output_file "      "
set line_num 7008; puts $output_file "      I : in  std_ulogic"
set line_num 7009; puts $output_file "      );"
set line_num 7010; puts $output_file "  end component;"
set line_num 7011; puts $output_file "attribute syn_black_box of OBUF_LVDCI_25 : component is true;"
set line_num 7012; puts $output_file ""
set line_num 7013; puts $output_file "  component OBUF_LVDCI_33"
set line_num 7014; puts $output_file "    port("
set line_num 7015; puts $output_file "      O : out std_ulogic;"
set line_num 7016; puts $output_file ""
set line_num 7017; puts $output_file "      I : in  std_ulogic"
set line_num 7018; puts $output_file "      );"
set line_num 7019; puts $output_file "  end component;"
set line_num 7020; puts $output_file "attribute syn_black_box of OBUF_LVDCI_33 : component is true;"
set line_num 7021; puts $output_file ""
set line_num 7022; puts $output_file "  component OBUF_LVDCI_DV2_15"
set line_num 7023; puts $output_file "    port("
set line_num 7024; puts $output_file "      O : out std_ulogic;"
set line_num 7025; puts $output_file ""
set line_num 7026; puts $output_file "      I : in  std_ulogic"
set line_num 7027; puts $output_file "      );"
set line_num 7028; puts $output_file "  end component;"
set line_num 7029; puts $output_file "attribute syn_black_box of OBUF_LVDCI_DV2_15 : component is true;"
set line_num 7030; puts $output_file ""
set line_num 7031; puts $output_file "  component OBUF_LVDCI_DV2_18"
set line_num 7032; puts $output_file "    port("
set line_num 7033; puts $output_file "      O : out std_ulogic;"
set line_num 7034; puts $output_file ""
set line_num 7035; puts $output_file "      I : in  std_ulogic"
set line_num 7036; puts $output_file "      );"
set line_num 7037; puts $output_file "  end component;"
set line_num 7038; puts $output_file "attribute syn_black_box of OBUF_LVDCI_DV2_18 : component is true;"
set line_num 7039; puts $output_file ""
set line_num 7040; puts $output_file "  component OBUF_LVDCI_DV2_25"
set line_num 7041; puts $output_file "    port("
set line_num 7042; puts $output_file "      O : out std_ulogic;"
set line_num 7043; puts $output_file ""
set line_num 7044; puts $output_file "      I : in  std_ulogic"
set line_num 7045; puts $output_file "      );"
set line_num 7046; puts $output_file "  end component;"
set line_num 7047; puts $output_file "attribute syn_black_box of OBUF_LVDCI_DV2_25 : component is true;"
set line_num 7048; puts $output_file ""
set line_num 7049; puts $output_file "  component OBUF_LVDCI_DV2_33"
set line_num 7050; puts $output_file "    port("
set line_num 7051; puts $output_file "      O : out std_ulogic;"
set line_num 7052; puts $output_file ""
set line_num 7053; puts $output_file "      I : in  std_ulogic"
set line_num 7054; puts $output_file "      );"
set line_num 7055; puts $output_file "  end component;"
set line_num 7056; puts $output_file "attribute syn_black_box of OBUF_LVDCI_DV2_33 : component is true;"
set line_num 7057; puts $output_file ""
set line_num 7058; puts $output_file "  component OBUF_LVDS"
set line_num 7059; puts $output_file "    port("
set line_num 7060; puts $output_file "      O : out std_ulogic;"
set line_num 7061; puts $output_file ""
set line_num 7062; puts $output_file "      I : in  std_ulogic"
set line_num 7063; puts $output_file "      );"
set line_num 7064; puts $output_file "  end component;"
set line_num 7065; puts $output_file "attribute syn_black_box of OBUF_LVDS : component is true;"
set line_num 7066; puts $output_file ""
set line_num 7067; puts $output_file "  component OBUF_LVPECL"
set line_num 7068; puts $output_file "    port("
set line_num 7069; puts $output_file "      O : out std_ulogic;"
set line_num 7070; puts $output_file "      "
set line_num 7071; puts $output_file "      I : in  std_ulogic"
set line_num 7072; puts $output_file "      );"
set line_num 7073; puts $output_file "  end component;"
set line_num 7074; puts $output_file "attribute syn_black_box of OBUF_LVPECL : component is true;"
set line_num 7075; puts $output_file ""
set line_num 7076; puts $output_file "  component OBUF_LVTTL"
set line_num 7077; puts $output_file "    port("
set line_num 7078; puts $output_file "      O : out std_ulogic;"
set line_num 7079; puts $output_file ""
set line_num 7080; puts $output_file "      I : in  std_ulogic"
set line_num 7081; puts $output_file "      );"
set line_num 7082; puts $output_file "  end component;"
set line_num 7083; puts $output_file "attribute syn_black_box of OBUF_LVTTL : component is true;"
set line_num 7084; puts $output_file ""
set line_num 7085; puts $output_file "  component OBUF_LVTTL_F_12"
set line_num 7086; puts $output_file "    port("
set line_num 7087; puts $output_file "      O : out std_ulogic;"
set line_num 7088; puts $output_file ""
set line_num 7089; puts $output_file "      I : in  std_ulogic"
set line_num 7090; puts $output_file "      );"
set line_num 7091; puts $output_file "  end component;"
set line_num 7092; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_12 : component is true;"
set line_num 7093; puts $output_file ""
set line_num 7094; puts $output_file "  component OBUF_LVTTL_F_16"
set line_num 7095; puts $output_file "    port("
set line_num 7096; puts $output_file "      O : out std_ulogic;"
set line_num 7097; puts $output_file "      "
set line_num 7098; puts $output_file "      I : in  std_ulogic"
set line_num 7099; puts $output_file "      );"
set line_num 7100; puts $output_file "  end component;"
set line_num 7101; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_16 : component is true;"
set line_num 7102; puts $output_file ""
set line_num 7103; puts $output_file "  component OBUF_LVTTL_F_2"
set line_num 7104; puts $output_file "    port("
set line_num 7105; puts $output_file "      O : out std_ulogic;"
set line_num 7106; puts $output_file "      "
set line_num 7107; puts $output_file "      I : in  std_ulogic"
set line_num 7108; puts $output_file "      );"
set line_num 7109; puts $output_file "  end component;"
set line_num 7110; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_2 : component is true;"
set line_num 7111; puts $output_file ""
set line_num 7112; puts $output_file "  component OBUF_LVTTL_F_24"
set line_num 7113; puts $output_file "    port("
set line_num 7114; puts $output_file "      O : out std_ulogic;"
set line_num 7115; puts $output_file ""
set line_num 7116; puts $output_file "      I : in  std_ulogic"
set line_num 7117; puts $output_file "      );"
set line_num 7118; puts $output_file "  end component;"
set line_num 7119; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_24 : component is true;"
set line_num 7120; puts $output_file ""
set line_num 7121; puts $output_file "  component OBUF_LVTTL_F_4"
set line_num 7122; puts $output_file "    port("
set line_num 7123; puts $output_file "      O : out std_ulogic;"
set line_num 7124; puts $output_file ""
set line_num 7125; puts $output_file "      I : in  std_ulogic"
set line_num 7126; puts $output_file "      );"
set line_num 7127; puts $output_file "  end component;"
set line_num 7128; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_4 : component is true;"
set line_num 7129; puts $output_file ""
set line_num 7130; puts $output_file "  component OBUF_LVTTL_F_6"
set line_num 7131; puts $output_file "    port("
set line_num 7132; puts $output_file "      O : out std_ulogic;"
set line_num 7133; puts $output_file ""
set line_num 7134; puts $output_file "      I : in  std_ulogic"
set line_num 7135; puts $output_file "      );"
set line_num 7136; puts $output_file "  end component;"
set line_num 7137; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_6 : component is true;"
set line_num 7138; puts $output_file ""
set line_num 7139; puts $output_file "  component OBUF_LVTTL_F_8"
set line_num 7140; puts $output_file "    port("
set line_num 7141; puts $output_file "      O : out std_ulogic;"
set line_num 7142; puts $output_file "  "
set line_num 7143; puts $output_file "      I : in  std_ulogic"
set line_num 7144; puts $output_file "      );"
set line_num 7145; puts $output_file "  end component;"
set line_num 7146; puts $output_file "attribute syn_black_box of OBUF_LVTTL_F_8 : component is true;"
set line_num 7147; puts $output_file ""
set line_num 7148; puts $output_file "  component OBUF_LVTTL_S_12"
set line_num 7149; puts $output_file "    port("
set line_num 7150; puts $output_file "      O : out std_ulogic;"
set line_num 7151; puts $output_file ""
set line_num 7152; puts $output_file "      I : in  std_ulogic"
set line_num 7153; puts $output_file "      );"
set line_num 7154; puts $output_file "  end component;"
set line_num 7155; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_12 : component is true;"
set line_num 7156; puts $output_file ""
set line_num 7157; puts $output_file "  component OBUF_LVTTL_S_16"
set line_num 7158; puts $output_file "    port("
set line_num 7159; puts $output_file "      O : out std_ulogic;"
set line_num 7160; puts $output_file ""
set line_num 7161; puts $output_file "      I : in  std_ulogic"
set line_num 7162; puts $output_file "      );"
set line_num 7163; puts $output_file "  end component;"
set line_num 7164; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_16 : component is true;"
set line_num 7165; puts $output_file ""
set line_num 7166; puts $output_file "  component OBUF_LVTTL_S_2"
set line_num 7167; puts $output_file "    port("
set line_num 7168; puts $output_file "      O : out std_ulogic;"
set line_num 7169; puts $output_file ""
set line_num 7170; puts $output_file "      I : in  std_ulogic"
set line_num 7171; puts $output_file "      );"
set line_num 7172; puts $output_file "  end component;"
set line_num 7173; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_2 : component is true;"
set line_num 7174; puts $output_file ""
set line_num 7175; puts $output_file "  component OBUF_LVTTL_S_24"
set line_num 7176; puts $output_file "    port("
set line_num 7177; puts $output_file "      O : out std_ulogic;"
set line_num 7178; puts $output_file ""
set line_num 7179; puts $output_file "      I : in  std_ulogic"
set line_num 7180; puts $output_file "      );"
set line_num 7181; puts $output_file "  end component;"
set line_num 7182; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_24 : component is true;"
set line_num 7183; puts $output_file ""
set line_num 7184; puts $output_file "  component OBUF_LVTTL_S_4"
set line_num 7185; puts $output_file "    port("
set line_num 7186; puts $output_file "      O : out std_ulogic;"
set line_num 7187; puts $output_file ""
set line_num 7188; puts $output_file "      I : in  std_ulogic"
set line_num 7189; puts $output_file "      );"
set line_num 7190; puts $output_file "  end component;"
set line_num 7191; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_4 : component is true;"
set line_num 7192; puts $output_file ""
set line_num 7193; puts $output_file "  component OBUF_LVTTL_S_6"
set line_num 7194; puts $output_file "    port("
set line_num 7195; puts $output_file "      O : out std_ulogic;"
set line_num 7196; puts $output_file ""
set line_num 7197; puts $output_file "      I : in  std_ulogic"
set line_num 7198; puts $output_file "      );"
set line_num 7199; puts $output_file "  end component;"
set line_num 7200; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_6 : component is true;"
set line_num 7201; puts $output_file ""
set line_num 7202; puts $output_file "  component OBUF_LVTTL_S_8"
set line_num 7203; puts $output_file "    port("
set line_num 7204; puts $output_file "      O : out std_ulogic;"
set line_num 7205; puts $output_file ""
set line_num 7206; puts $output_file "      I : in  std_ulogic"
set line_num 7207; puts $output_file "      );"
set line_num 7208; puts $output_file "  end component;"
set line_num 7209; puts $output_file "attribute syn_black_box of OBUF_LVTTL_S_8 : component is true;"
set line_num 7210; puts $output_file ""
set line_num 7211; puts $output_file "  component OBUF_PCI33_3"
set line_num 7212; puts $output_file "    port("
set line_num 7213; puts $output_file "      O : out std_ulogic;"
set line_num 7214; puts $output_file ""
set line_num 7215; puts $output_file "      I : in  std_ulogic"
set line_num 7216; puts $output_file "      );"
set line_num 7217; puts $output_file "  end component;"
set line_num 7218; puts $output_file "attribute syn_black_box of OBUF_PCI33_3 : component is true;"
set line_num 7219; puts $output_file ""
set line_num 7220; puts $output_file "  component OBUF_PCI33_5"
set line_num 7221; puts $output_file "    port("
set line_num 7222; puts $output_file "      O : out std_ulogic;"
set line_num 7223; puts $output_file ""
set line_num 7224; puts $output_file "      I : in  std_ulogic"
set line_num 7225; puts $output_file "      );"
set line_num 7226; puts $output_file "  end component;"
set line_num 7227; puts $output_file "attribute syn_black_box of OBUF_PCI33_5 : component is true;"
set line_num 7228; puts $output_file ""
set line_num 7229; puts $output_file "  component OBUF_PCI66_3"
set line_num 7230; puts $output_file "    port("
set line_num 7231; puts $output_file "      O : out std_ulogic;"
set line_num 7232; puts $output_file ""
set line_num 7233; puts $output_file "      I : in  std_ulogic"
set line_num 7234; puts $output_file "      );"
set line_num 7235; puts $output_file "  end component;"
set line_num 7236; puts $output_file "attribute syn_black_box of OBUF_PCI66_3 : component is true;"
set line_num 7237; puts $output_file ""
set line_num 7238; puts $output_file "  component OBUF_PCIX"
set line_num 7239; puts $output_file "    port("
set line_num 7240; puts $output_file "      O : out std_ulogic;"
set line_num 7241; puts $output_file ""
set line_num 7242; puts $output_file "      I : in  std_ulogic"
set line_num 7243; puts $output_file "      );"
set line_num 7244; puts $output_file "  end component;"
set line_num 7245; puts $output_file "attribute syn_black_box of OBUF_PCIX : component is true;"
set line_num 7246; puts $output_file ""
set line_num 7247; puts $output_file "  component OBUF_PCIX66_3"
set line_num 7248; puts $output_file "    port("
set line_num 7249; puts $output_file "      O : out std_ulogic;"
set line_num 7250; puts $output_file ""
set line_num 7251; puts $output_file "      I : in  std_ulogic"
set line_num 7252; puts $output_file "      );"
set line_num 7253; puts $output_file "  end component;"
set line_num 7254; puts $output_file "attribute syn_black_box of OBUF_PCIX66_3 : component is true;"
set line_num 7255; puts $output_file ""
set line_num 7256; puts $output_file "  component OBUF_S_12"
set line_num 7257; puts $output_file "    port("
set line_num 7258; puts $output_file "      O : out std_ulogic;"
set line_num 7259; puts $output_file ""
set line_num 7260; puts $output_file "      I : in  std_ulogic"
set line_num 7261; puts $output_file "      );"
set line_num 7262; puts $output_file "  end component;"
set line_num 7263; puts $output_file "attribute syn_black_box of OBUF_S_12 : component is true;"
set line_num 7264; puts $output_file ""
set line_num 7265; puts $output_file "  component OBUF_S_16"
set line_num 7266; puts $output_file "    port("
set line_num 7267; puts $output_file "      O : out std_ulogic;"
set line_num 7268; puts $output_file ""
set line_num 7269; puts $output_file "      I : in  std_ulogic"
set line_num 7270; puts $output_file "      );"
set line_num 7271; puts $output_file "  end component;"
set line_num 7272; puts $output_file "attribute syn_black_box of OBUF_S_16 : component is true;"
set line_num 7273; puts $output_file ""
set line_num 7274; puts $output_file "  component OBUF_S_2"
set line_num 7275; puts $output_file "    port("
set line_num 7276; puts $output_file "      O : out std_ulogic;"
set line_num 7277; puts $output_file ""
set line_num 7278; puts $output_file "      I : in  std_ulogic"
set line_num 7279; puts $output_file "      );"
set line_num 7280; puts $output_file "  end component;"
set line_num 7281; puts $output_file "attribute syn_black_box of OBUF_S_2 : component is true;"
set line_num 7282; puts $output_file ""
set line_num 7283; puts $output_file "  component OBUF_S_24"
set line_num 7284; puts $output_file "    port("
set line_num 7285; puts $output_file "      O : out std_ulogic;"
set line_num 7286; puts $output_file ""
set line_num 7287; puts $output_file "      I : in  std_ulogic"
set line_num 7288; puts $output_file "      );"
set line_num 7289; puts $output_file "  end component;"
set line_num 7290; puts $output_file "attribute syn_black_box of OBUF_S_24 : component is true;"
set line_num 7291; puts $output_file ""
set line_num 7292; puts $output_file "  component OBUF_S_4"
set line_num 7293; puts $output_file "    port("
set line_num 7294; puts $output_file "      O : out std_ulogic;"
set line_num 7295; puts $output_file ""
set line_num 7296; puts $output_file "      I : in  std_ulogic"
set line_num 7297; puts $output_file "      );"
set line_num 7298; puts $output_file "  end component;"
set line_num 7299; puts $output_file "attribute syn_black_box of OBUF_S_4 : component is true;"
set line_num 7300; puts $output_file ""
set line_num 7301; puts $output_file "  component OBUF_S_6"
set line_num 7302; puts $output_file "    port("
set line_num 7303; puts $output_file "      O : out std_ulogic;"
set line_num 7304; puts $output_file ""
set line_num 7305; puts $output_file "      I : in  std_ulogic"
set line_num 7306; puts $output_file "      );"
set line_num 7307; puts $output_file "  end component;"
set line_num 7308; puts $output_file "attribute syn_black_box of OBUF_S_6 : component is true;"
set line_num 7309; puts $output_file ""
set line_num 7310; puts $output_file "  component OBUF_S_8"
set line_num 7311; puts $output_file "    port("
set line_num 7312; puts $output_file "      O : out std_ulogic;"
set line_num 7313; puts $output_file ""
set line_num 7314; puts $output_file "      I : in  std_ulogic"
set line_num 7315; puts $output_file "      );"
set line_num 7316; puts $output_file "  end component;"
set line_num 7317; puts $output_file "attribute syn_black_box of OBUF_S_8 : component is true;"
set line_num 7318; puts $output_file ""
set line_num 7319; puts $output_file "  component OBUF_SSTL18_I"
set line_num 7320; puts $output_file "    port("
set line_num 7321; puts $output_file "      O : out std_ulogic;"
set line_num 7322; puts $output_file ""
set line_num 7323; puts $output_file "      I : in  std_ulogic"
set line_num 7324; puts $output_file "      );"
set line_num 7325; puts $output_file "  end component;"
set line_num 7326; puts $output_file "attribute syn_black_box of OBUF_SSTL18_I : component is true;"
set line_num 7327; puts $output_file ""
set line_num 7328; puts $output_file "  component OBUF_SSTL18_I_DCI"
set line_num 7329; puts $output_file "    port("
set line_num 7330; puts $output_file "      O : out std_ulogic;"
set line_num 7331; puts $output_file ""
set line_num 7332; puts $output_file "      I : in  std_ulogic"
set line_num 7333; puts $output_file "      );"
set line_num 7334; puts $output_file "  end component;"
set line_num 7335; puts $output_file "attribute syn_black_box of OBUF_SSTL18_I_DCI : component is true;"
set line_num 7336; puts $output_file ""
set line_num 7337; puts $output_file "  component OBUF_SSTL18_II"
set line_num 7338; puts $output_file "    port("
set line_num 7339; puts $output_file "      O : out std_ulogic;"
set line_num 7340; puts $output_file ""
set line_num 7341; puts $output_file "      I : in  std_ulogic"
set line_num 7342; puts $output_file "      );"
set line_num 7343; puts $output_file "  end component;"
set line_num 7344; puts $output_file "attribute syn_black_box of OBUF_SSTL18_II : component is true;"
set line_num 7345; puts $output_file ""
set line_num 7346; puts $output_file "  component OBUF_SSTL18_II_DCI"
set line_num 7347; puts $output_file "    port("
set line_num 7348; puts $output_file "      O : out std_ulogic;"
set line_num 7349; puts $output_file ""
set line_num 7350; puts $output_file "      I : in  std_ulogic"
set line_num 7351; puts $output_file "      );"
set line_num 7352; puts $output_file "  end component;"
set line_num 7353; puts $output_file "attribute syn_black_box of OBUF_SSTL18_II_DCI : component is true;"
set line_num 7354; puts $output_file ""
set line_num 7355; puts $output_file "  component OBUF_SSTL2_I"
set line_num 7356; puts $output_file "    port("
set line_num 7357; puts $output_file "      O : out std_ulogic;"
set line_num 7358; puts $output_file ""
set line_num 7359; puts $output_file "      I : in  std_ulogic"
set line_num 7360; puts $output_file "      );"
set line_num 7361; puts $output_file "  end component;"
set line_num 7362; puts $output_file "attribute syn_black_box of OBUF_SSTL2_I : component is true;"
set line_num 7363; puts $output_file ""
set line_num 7364; puts $output_file "  component OBUF_SSTL2_I_DCI"
set line_num 7365; puts $output_file "    port("
set line_num 7366; puts $output_file "      O : out std_ulogic;"
set line_num 7367; puts $output_file ""
set line_num 7368; puts $output_file "      I : in  std_ulogic"
set line_num 7369; puts $output_file "      );"
set line_num 7370; puts $output_file "  end component;"
set line_num 7371; puts $output_file "attribute syn_black_box of OBUF_SSTL2_I_DCI : component is true;"
set line_num 7372; puts $output_file ""
set line_num 7373; puts $output_file "  component OBUF_SSTL2_II"
set line_num 7374; puts $output_file "    port("
set line_num 7375; puts $output_file "      O : out std_ulogic;"
set line_num 7376; puts $output_file ""
set line_num 7377; puts $output_file "      I : in  std_ulogic"
set line_num 7378; puts $output_file "      );"
set line_num 7379; puts $output_file "  end component;"
set line_num 7380; puts $output_file "attribute syn_black_box of OBUF_SSTL2_II : component is true;"
set line_num 7381; puts $output_file ""
set line_num 7382; puts $output_file "  component OBUF_SSTL2_II_DCI"
set line_num 7383; puts $output_file "    port("
set line_num 7384; puts $output_file "      O : out std_ulogic;"
set line_num 7385; puts $output_file ""
set line_num 7386; puts $output_file "      I : in  std_ulogic"
set line_num 7387; puts $output_file "      );"
set line_num 7388; puts $output_file "  end component;"
set line_num 7389; puts $output_file "attribute syn_black_box of OBUF_SSTL2_II_DCI : component is true;"
set line_num 7390; puts $output_file ""
set line_num 7391; puts $output_file "  component OBUF_SSTL3_I"
set line_num 7392; puts $output_file "    port("
set line_num 7393; puts $output_file "      O : out std_ulogic;"
set line_num 7394; puts $output_file ""
set line_num 7395; puts $output_file "      I : in  std_ulogic"
set line_num 7396; puts $output_file "      );"
set line_num 7397; puts $output_file "  end component;"
set line_num 7398; puts $output_file "attribute syn_black_box of OBUF_SSTL3_I : component is true;"
set line_num 7399; puts $output_file ""
set line_num 7400; puts $output_file "  component OBUF_SSTL3_I_DCI"
set line_num 7401; puts $output_file "    port("
set line_num 7402; puts $output_file "      O : out std_ulogic;"
set line_num 7403; puts $output_file ""
set line_num 7404; puts $output_file "      I : in  std_ulogic"
set line_num 7405; puts $output_file "      );"
set line_num 7406; puts $output_file "  end component;"
set line_num 7407; puts $output_file "attribute syn_black_box of OBUF_SSTL3_I_DCI : component is true;"
set line_num 7408; puts $output_file ""
set line_num 7409; puts $output_file "  component OBUF_SSTL3_II"
set line_num 7410; puts $output_file "    port("
set line_num 7411; puts $output_file "      O : out std_ulogic;"
set line_num 7412; puts $output_file ""
set line_num 7413; puts $output_file "      I : in  std_ulogic"
set line_num 7414; puts $output_file "      );"
set line_num 7415; puts $output_file "  end component;"
set line_num 7416; puts $output_file "attribute syn_black_box of OBUF_SSTL3_II : component is true;"
set line_num 7417; puts $output_file ""
set line_num 7418; puts $output_file "  component OBUF_SSTL3_II_DCI"
set line_num 7419; puts $output_file "    port("
set line_num 7420; puts $output_file "      O : out std_ulogic;"
set line_num 7421; puts $output_file ""
set line_num 7422; puts $output_file "      I : in  std_ulogic"
set line_num 7423; puts $output_file "      );"
set line_num 7424; puts $output_file "  end component;"
set line_num 7425; puts $output_file "attribute syn_black_box of OBUF_SSTL3_II_DCI : component is true;"
set line_num 7426; puts $output_file ""
set line_num 7427; puts $output_file "  component OBUFDS"
set line_num 7428; puts $output_file "    generic("
set line_num 7429; puts $output_file "      CAPACITANCE : string     := \"DONT_CARE\";"
set line_num 7430; puts $output_file "	DRIVE : integer	:= 12;"
set line_num 7431; puts $output_file "      IOSTANDARD  : string     := \"DEFAULT\""
set line_num 7432; puts $output_file "      );"
set line_num 7433; puts $output_file "    "
set line_num 7434; puts $output_file "    port("
set line_num 7435; puts $output_file "      O  : out std_ulogic;"
set line_num 7436; puts $output_file "      OB : out std_ulogic;"
set line_num 7437; puts $output_file "      "
set line_num 7438; puts $output_file "      I  : in  std_ulogic"
set line_num 7439; puts $output_file "      );"
set line_num 7440; puts $output_file "  end component;"
set line_num 7441; puts $output_file "attribute syn_black_box of OBUFDS : component is true;"
set line_num 7442; puts $output_file ""
set line_num 7443; puts $output_file "  component OBUFDS_BLVDS_25"
set line_num 7444; puts $output_file "    port("
set line_num 7445; puts $output_file "      O  : out std_ulogic;"
set line_num 7446; puts $output_file "      OB : out std_ulogic;"
set line_num 7447; puts $output_file ""
set line_num 7448; puts $output_file "      I  : in  std_ulogic"
set line_num 7449; puts $output_file "      );"
set line_num 7450; puts $output_file "  end component;"
set line_num 7451; puts $output_file "attribute syn_black_box of OBUFDS_BLVDS_25 : component is true;"
set line_num 7452; puts $output_file ""
set line_num 7453; puts $output_file "  component OBUFDS_LDT_25"
set line_num 7454; puts $output_file "    port("
set line_num 7455; puts $output_file "      O  : out std_ulogic;"
set line_num 7456; puts $output_file "      OB : out std_ulogic;"
set line_num 7457; puts $output_file ""
set line_num 7458; puts $output_file "      I  : in  std_ulogic"
set line_num 7459; puts $output_file "      );"
set line_num 7460; puts $output_file "  end component;"
set line_num 7461; puts $output_file "attribute syn_black_box of OBUFDS_LDT_25 : component is true;"
set line_num 7462; puts $output_file ""
set line_num 7463; puts $output_file "  component OBUFDS_LVDS_25"
set line_num 7464; puts $output_file "    port("
set line_num 7465; puts $output_file "      O  : out std_ulogic;"
set line_num 7466; puts $output_file "      OB : out std_ulogic;"
set line_num 7467; puts $output_file ""
set line_num 7468; puts $output_file "      I  : in  std_ulogic"
set line_num 7469; puts $output_file "      );"
set line_num 7470; puts $output_file "  end component;"
set line_num 7471; puts $output_file "attribute syn_black_box of OBUFDS_LVDS_25 : component is true;"
set line_num 7472; puts $output_file ""
set line_num 7473; puts $output_file "  component OBUFDS_LVDS_33"
set line_num 7474; puts $output_file "    port("
set line_num 7475; puts $output_file "      O  : out std_ulogic;"
set line_num 7476; puts $output_file "      OB : out std_ulogic;"
set line_num 7477; puts $output_file "      "
set line_num 7478; puts $output_file "      I  : in  std_ulogic"
set line_num 7479; puts $output_file "      );"
set line_num 7480; puts $output_file "  end component;"
set line_num 7481; puts $output_file "attribute syn_black_box of OBUFDS_LVDS_33 : component is true;"
set line_num 7482; puts $output_file ""
set line_num 7483; puts $output_file "  component OBUFDS_LVDSEXT_25"
set line_num 7484; puts $output_file "    port("
set line_num 7485; puts $output_file "      O  : out std_ulogic;"
set line_num 7486; puts $output_file "      OB : out std_ulogic;"
set line_num 7487; puts $output_file "      "
set line_num 7488; puts $output_file "      I  : in  std_ulogic"
set line_num 7489; puts $output_file "      );"
set line_num 7490; puts $output_file "  end component;"
set line_num 7491; puts $output_file "attribute syn_black_box of OBUFDS_LVDSEXT_25 : component is true;"
set line_num 7492; puts $output_file ""
set line_num 7493; puts $output_file "  component OBUFDS_LVDSEXT_33"
set line_num 7494; puts $output_file "    port("
set line_num 7495; puts $output_file "      O  : out std_ulogic;"
set line_num 7496; puts $output_file "      OB : out std_ulogic;"
set line_num 7497; puts $output_file "      "
set line_num 7498; puts $output_file "      I  : in  std_ulogic"
set line_num 7499; puts $output_file "      );"
set line_num 7500; puts $output_file "  end component;"
set line_num 7501; puts $output_file "attribute syn_black_box of OBUFDS_LVDSEXT_33 : component is true;"
set line_num 7502; puts $output_file ""
set line_num 7503; puts $output_file "  component OBUFDS_LVPECL_25"
set line_num 7504; puts $output_file "    port("
set line_num 7505; puts $output_file "      O  : out std_ulogic;"
set line_num 7506; puts $output_file "      OB : out std_ulogic;"
set line_num 7507; puts $output_file "      "
set line_num 7508; puts $output_file "      I  : in  std_ulogic"
set line_num 7509; puts $output_file "      );"
set line_num 7510; puts $output_file "  end component;"
set line_num 7511; puts $output_file "attribute syn_black_box of OBUFDS_LVPECL_25 : component is true;"
set line_num 7512; puts $output_file ""
set line_num 7513; puts $output_file "  component OBUFDS_LVPECL_33"
set line_num 7514; puts $output_file "    port("
set line_num 7515; puts $output_file "      O  : out std_ulogic;"
set line_num 7516; puts $output_file "      OB : out std_ulogic;"
set line_num 7517; puts $output_file ""
set line_num 7518; puts $output_file "      I  : in  std_ulogic"
set line_num 7519; puts $output_file "      );"
set line_num 7520; puts $output_file "  end component;"
set line_num 7521; puts $output_file "attribute syn_black_box of OBUFDS_LVPECL_33 : component is true;"
set line_num 7522; puts $output_file ""
set line_num 7523; puts $output_file "  component OBUFDS_ULVDS_25"
set line_num 7524; puts $output_file "    port("
set line_num 7525; puts $output_file "      O  : out std_ulogic;"
set line_num 7526; puts $output_file "      OB : out std_ulogic;"
set line_num 7527; puts $output_file ""
set line_num 7528; puts $output_file "      I  : in  std_ulogic"
set line_num 7529; puts $output_file "      );"
set line_num 7530; puts $output_file "  end component;"
set line_num 7531; puts $output_file "attribute syn_black_box of OBUFDS_ULVDS_25 : component is true;"
set line_num 7532; puts $output_file ""
set line_num 7533; puts $output_file "component OBUFE"
set line_num 7534; puts $output_file "-- synopsys translate_off"
set line_num 7535; puts $output_file "   generic("
set line_num 7536; puts $output_file "      TimingChecksOn: Boolean := DefaultTimingChecksOn;"
set line_num 7537; puts $output_file "      InstancePath: STRING := \"*\";"
set line_num 7538; puts $output_file "      Xon: Boolean := DefaultXon;"
set line_num 7539; puts $output_file "      MsgOn: Boolean := DefaultMsgOn;"
set line_num 7540; puts $output_file "      tpd_I_O : VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 7541; puts $output_file "      tpd_E_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);"
set line_num 7542; puts $output_file "      tipd_I : VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 7543; puts $output_file "      tipd_E : VitalDelayType01 := (0.000 ns, 0.000 ns));"
set line_num 7544; puts $output_file ""
set line_num 7545; puts $output_file "-- synopsys translate_on"
set line_num 7546; puts $output_file "   port("
set line_num 7547; puts $output_file "      O                              :  out   STD_ULOGIC;"
set line_num 7548; puts $output_file "      I                              :  in    STD_ULOGIC;"
set line_num 7549; puts $output_file "      E                              :  in    STD_ULOGIC);"
set line_num 7550; puts $output_file "end component;"
set line_num 7551; puts $output_file "attribute syn_black_box of OBUFE : component is true;"
set line_num 7552; puts $output_file ""
set line_num 7553; puts $output_file "  component OBUFT"
set line_num 7554; puts $output_file "    generic("
set line_num 7555; puts $output_file "      CAPACITANCE : string     := \"DONT_CARE\";"
set line_num 7556; puts $output_file "      DRIVE       : integer    := 12;"
set line_num 7557; puts $output_file "      IOSTANDARD  : string     := \"DEFAULT\";"
set line_num 7558; puts $output_file "      SLEW        : string     := \"SLOW\""
set line_num 7559; puts $output_file "      );"
set line_num 7560; puts $output_file "  "
set line_num 7561; puts $output_file "    port("
set line_num 7562; puts $output_file "      O : out std_ulogic;"
set line_num 7563; puts $output_file "      "
set line_num 7564; puts $output_file "      I : in  std_ulogic;"
set line_num 7565; puts $output_file "      T : in  std_ulogic"
set line_num 7566; puts $output_file "      );"
set line_num 7567; puts $output_file "  end component;"
set line_num 7568; puts $output_file "attribute syn_black_box of OBUFT : component is true;"
set line_num 7569; puts $output_file "attribute black_box_tri_pins of OBUFT : component is \"O\";"
set line_num 7570; puts $output_file ""
set line_num 7571; puts $output_file "  component OBUFT_AGP"
set line_num 7572; puts $output_file "    port("
set line_num 7573; puts $output_file "      O : out std_ulogic;"
set line_num 7574; puts $output_file "      "
set line_num 7575; puts $output_file "      I : in  std_ulogic;"
set line_num 7576; puts $output_file "      T : in  std_ulogic"
set line_num 7577; puts $output_file "      );"
set line_num 7578; puts $output_file "  end component;"
set line_num 7579; puts $output_file "attribute syn_black_box of OBUFT_AGP : component is true;"
set line_num 7580; puts $output_file "attribute black_box_tri_pins of OBUFT_AGP : component is \"O\";"
set line_num 7581; puts $output_file ""
set line_num 7582; puts $output_file "  component OBUFT_CTT"
set line_num 7583; puts $output_file "    port("
set line_num 7584; puts $output_file "      O : out std_ulogic;"
set line_num 7585; puts $output_file "      "
set line_num 7586; puts $output_file "      I : in  std_ulogic;"
set line_num 7587; puts $output_file "      T : in  std_ulogic"
set line_num 7588; puts $output_file "      );"
set line_num 7589; puts $output_file "  end component;"
set line_num 7590; puts $output_file "attribute syn_black_box of OBUFT_CTT : component is true;"
set line_num 7591; puts $output_file "attribute black_box_tri_pins of OBUFT_CTT : component is \"O\";"
set line_num 7592; puts $output_file ""
set line_num 7593; puts $output_file "  component OBUFT_F_12"
set line_num 7594; puts $output_file "    port("
set line_num 7595; puts $output_file "      O : out std_ulogic;"
set line_num 7596; puts $output_file "      "
set line_num 7597; puts $output_file "      I : in  std_ulogic;"
set line_num 7598; puts $output_file "      T : in  std_ulogic"
set line_num 7599; puts $output_file "      );"
set line_num 7600; puts $output_file "  end component;"
set line_num 7601; puts $output_file "attribute syn_black_box of OBUFT_F_12 : component is true;"
set line_num 7602; puts $output_file "attribute black_box_tri_pins of OBUFT_F_12 : component is \"O\";"
set line_num 7603; puts $output_file ""
set line_num 7604; puts $output_file "  component OBUFT_F_16"
set line_num 7605; puts $output_file "    port("
set line_num 7606; puts $output_file "      O : out std_ulogic;"
set line_num 7607; puts $output_file "      "
set line_num 7608; puts $output_file "      I : in  std_ulogic;"
set line_num 7609; puts $output_file "      T : in  std_ulogic"
set line_num 7610; puts $output_file "      );"
set line_num 7611; puts $output_file "  end component;"
set line_num 7612; puts $output_file "attribute syn_black_box of OBUFT_F_16 : component is true;"
set line_num 7613; puts $output_file "attribute black_box_tri_pins of OBUFT_F_16 : component is \"O\";"
set line_num 7614; puts $output_file ""
set line_num 7615; puts $output_file "  component OBUFT_F_2"
set line_num 7616; puts $output_file "    port("
set line_num 7617; puts $output_file "      O : out std_ulogic;"
set line_num 7618; puts $output_file ""
set line_num 7619; puts $output_file "      I : in  std_ulogic;"
set line_num 7620; puts $output_file "      T : in  std_ulogic"
set line_num 7621; puts $output_file "      );"
set line_num 7622; puts $output_file "  end component;"
set line_num 7623; puts $output_file "attribute syn_black_box of OBUFT_F_2 : component is true;"
set line_num 7624; puts $output_file "attribute black_box_tri_pins of OBUFT_F_2 : component is \"O\";"
set line_num 7625; puts $output_file ""
set line_num 7626; puts $output_file "  component OBUFT_F_24"
set line_num 7627; puts $output_file "    port("
set line_num 7628; puts $output_file "      O : out std_ulogic;"
set line_num 7629; puts $output_file ""
set line_num 7630; puts $output_file "      I : in  std_ulogic;"
set line_num 7631; puts $output_file "      T : in  std_ulogic"
set line_num 7632; puts $output_file "      );"
set line_num 7633; puts $output_file "  end component;"
set line_num 7634; puts $output_file "attribute syn_black_box of OBUFT_F_24 : component is true;"
set line_num 7635; puts $output_file "attribute black_box_tri_pins of OBUFT_F_24 : component is \"O\";"
set line_num 7636; puts $output_file ""
set line_num 7637; puts $output_file "  component OBUFT_F_4"
set line_num 7638; puts $output_file "    port("
set line_num 7639; puts $output_file "      O : out std_ulogic;"
set line_num 7640; puts $output_file ""
set line_num 7641; puts $output_file "      I : in  std_ulogic;"
set line_num 7642; puts $output_file "      T : in  std_ulogic"
set line_num 7643; puts $output_file "      );"
set line_num 7644; puts $output_file "  end component;"
set line_num 7645; puts $output_file "attribute syn_black_box of OBUFT_F_4 : component is true;"
set line_num 7646; puts $output_file "attribute black_box_tri_pins of OBUFT_F_4 : component is \"O\";"
set line_num 7647; puts $output_file ""
set line_num 7648; puts $output_file "  component OBUFT_F_6"
set line_num 7649; puts $output_file "    port("
set line_num 7650; puts $output_file "      O : out std_ulogic;"
set line_num 7651; puts $output_file ""
set line_num 7652; puts $output_file "      I : in  std_ulogic;"
set line_num 7653; puts $output_file "      T : in  std_ulogic"
set line_num 7654; puts $output_file "      );"
set line_num 7655; puts $output_file "  end component;"
set line_num 7656; puts $output_file "attribute syn_black_box of OBUFT_F_6 : component is true;"
set line_num 7657; puts $output_file "attribute black_box_tri_pins of OBUFT_F_6 : component is \"O\";"
set line_num 7658; puts $output_file ""
set line_num 7659; puts $output_file "  component OBUFT_F_8"
set line_num 7660; puts $output_file "    port("
set line_num 7661; puts $output_file "      O : out std_ulogic;"
set line_num 7662; puts $output_file ""
set line_num 7663; puts $output_file "      I : in  std_ulogic;"
set line_num 7664; puts $output_file "      T : in  std_ulogic"
set line_num 7665; puts $output_file "      );"
set line_num 7666; puts $output_file "  end component;"
set line_num 7667; puts $output_file "attribute syn_black_box of OBUFT_F_8 : component is true;"
set line_num 7668; puts $output_file "attribute black_box_tri_pins of OBUFT_F_8 : component is \"O\";"
set line_num 7669; puts $output_file ""
set line_num 7670; puts $output_file "  component OBUFT_GTL"
set line_num 7671; puts $output_file "    port("
set line_num 7672; puts $output_file "      O : out std_ulogic;"
set line_num 7673; puts $output_file ""
set line_num 7674; puts $output_file "      I : in  std_ulogic;"
set line_num 7675; puts $output_file "      T : in  std_ulogic"
set line_num 7676; puts $output_file "      );"
set line_num 7677; puts $output_file "  end component;"
set line_num 7678; puts $output_file "attribute syn_black_box of OBUFT_GTL : component is true;"
set line_num 7679; puts $output_file "attribute black_box_tri_pins of OBUFT_GTL : component is \"O\";"
set line_num 7680; puts $output_file ""
set line_num 7681; puts $output_file "  component OBUFT_GTL_DCI"
set line_num 7682; puts $output_file "    port("
set line_num 7683; puts $output_file "      O : out std_ulogic;"
set line_num 7684; puts $output_file ""
set line_num 7685; puts $output_file "      I : in  std_ulogic;"
set line_num 7686; puts $output_file "      T : in  std_ulogic"
set line_num 7687; puts $output_file "      );"
set line_num 7688; puts $output_file "  end component;"
set line_num 7689; puts $output_file "attribute syn_black_box of OBUFT_GTL_DCI : component is true;"
set line_num 7690; puts $output_file "attribute black_box_tri_pins of OBUFT_GTL_DCI : component is \"O\";"
set line_num 7691; puts $output_file ""
set line_num 7692; puts $output_file "  component OBUFT_GTLP"
set line_num 7693; puts $output_file "    port("
set line_num 7694; puts $output_file "      O : out std_ulogic;"
set line_num 7695; puts $output_file ""
set line_num 7696; puts $output_file "      I : in  std_ulogic;"
set line_num 7697; puts $output_file "      T : in  std_ulogic"
set line_num 7698; puts $output_file "      );"
set line_num 7699; puts $output_file "  end component;"
set line_num 7700; puts $output_file "attribute syn_black_box of OBUFT_GTLP : component is true;"
set line_num 7701; puts $output_file "attribute black_box_tri_pins of OBUFT_GTLP : component is \"O\";"
set line_num 7702; puts $output_file ""
set line_num 7703; puts $output_file "  component OBUFT_GTLP_DCI"
set line_num 7704; puts $output_file "    port("
set line_num 7705; puts $output_file "      O : out std_ulogic;"
set line_num 7706; puts $output_file ""
set line_num 7707; puts $output_file "      I : in  std_ulogic;"
set line_num 7708; puts $output_file "      T : in  std_ulogic"
set line_num 7709; puts $output_file "      );"
set line_num 7710; puts $output_file "  end component;"
set line_num 7711; puts $output_file "attribute syn_black_box of OBUFT_GTLP_DCI : component is true;"
set line_num 7712; puts $output_file "attribute black_box_tri_pins of OBUFT_GTLP_DCI : component is \"O\";"
set line_num 7713; puts $output_file ""
set line_num 7714; puts $output_file "  component OBUFT_HSTL_I"
set line_num 7715; puts $output_file "    port("
set line_num 7716; puts $output_file "      O : out std_ulogic;"
set line_num 7717; puts $output_file ""
set line_num 7718; puts $output_file "      I : in  std_ulogic;"
set line_num 7719; puts $output_file "      T : in  std_ulogic"
set line_num 7720; puts $output_file "      );"
set line_num 7721; puts $output_file "  end component;"
set line_num 7722; puts $output_file "attribute syn_black_box of OBUFT_HSTL_I : component is true;"
set line_num 7723; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_I : component is \"O\";"
set line_num 7724; puts $output_file ""
set line_num 7725; puts $output_file "  component OBUFT_HSTL_I_18"
set line_num 7726; puts $output_file "    port("
set line_num 7727; puts $output_file "      O : out std_ulogic;"
set line_num 7728; puts $output_file ""
set line_num 7729; puts $output_file "      I : in  std_ulogic;"
set line_num 7730; puts $output_file "      T : in  std_ulogic"
set line_num 7731; puts $output_file "      );"
set line_num 7732; puts $output_file "  end component;"
set line_num 7733; puts $output_file "attribute syn_black_box of OBUFT_HSTL_I_18 : component is true;"
set line_num 7734; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_I_18 : component is \"O\";"
set line_num 7735; puts $output_file ""
set line_num 7736; puts $output_file "  component OBUFT_HSTL_I_DCI"
set line_num 7737; puts $output_file "    port("
set line_num 7738; puts $output_file "      O : out std_ulogic;"
set line_num 7739; puts $output_file ""
set line_num 7740; puts $output_file "      I : in  std_ulogic;"
set line_num 7741; puts $output_file "      T : in  std_ulogic"
set line_num 7742; puts $output_file "      );"
set line_num 7743; puts $output_file "  end component;"
set line_num 7744; puts $output_file "attribute syn_black_box of OBUFT_HSTL_I_DCI : component is true;"
set line_num 7745; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_I_DCI : component is \"O\";"
set line_num 7746; puts $output_file ""
set line_num 7747; puts $output_file "  component OBUFT_HSTL_I_DCI_18"
set line_num 7748; puts $output_file "    port("
set line_num 7749; puts $output_file "      O : out std_ulogic;"
set line_num 7750; puts $output_file ""
set line_num 7751; puts $output_file "      I : in  std_ulogic;"
set line_num 7752; puts $output_file "      T : in  std_ulogic"
set line_num 7753; puts $output_file "      );"
set line_num 7754; puts $output_file "  end component;"
set line_num 7755; puts $output_file "attribute syn_black_box of OBUFT_HSTL_I_DCI_18 : component is true;"
set line_num 7756; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_I_DCI_18 : component is \"O\";"
set line_num 7757; puts $output_file ""
set line_num 7758; puts $output_file "  component OBUFT_HSTL_II"
set line_num 7759; puts $output_file "    port("
set line_num 7760; puts $output_file "      O : out std_ulogic;"
set line_num 7761; puts $output_file ""
set line_num 7762; puts $output_file "      I : in  std_ulogic;"
set line_num 7763; puts $output_file "      T : in  std_ulogic"
set line_num 7764; puts $output_file "      );"
set line_num 7765; puts $output_file "  end component;"
set line_num 7766; puts $output_file "attribute syn_black_box of OBUFT_HSTL_II : component is true;"
set line_num 7767; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_II : component is \"O\";"
set line_num 7768; puts $output_file ""
set line_num 7769; puts $output_file "  component OBUFT_HSTL_II_18"
set line_num 7770; puts $output_file "    port("
set line_num 7771; puts $output_file "      O : out std_ulogic;"
set line_num 7772; puts $output_file ""
set line_num 7773; puts $output_file "      I : in  std_ulogic;"
set line_num 7774; puts $output_file "      T : in  std_ulogic"
set line_num 7775; puts $output_file "      );"
set line_num 7776; puts $output_file "  end component;"
set line_num 7777; puts $output_file "attribute syn_black_box of OBUFT_HSTL_II_18 : component is true;"
set line_num 7778; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_II_18 : component is \"O\";"
set line_num 7779; puts $output_file ""
set line_num 7780; puts $output_file "  component OBUFT_HSTL_II_DCI"
set line_num 7781; puts $output_file "    port("
set line_num 7782; puts $output_file "      O : out std_ulogic;"
set line_num 7783; puts $output_file ""
set line_num 7784; puts $output_file "      I : in  std_ulogic;"
set line_num 7785; puts $output_file "      T : in  std_ulogic"
set line_num 7786; puts $output_file "      );"
set line_num 7787; puts $output_file "  end component;"
set line_num 7788; puts $output_file "attribute syn_black_box of OBUFT_HSTL_II_DCI : component is true;"
set line_num 7789; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_II_DCI : component is \"O\";"
set line_num 7790; puts $output_file ""
set line_num 7791; puts $output_file "  component OBUFT_HSTL_II_DCI_18"
set line_num 7792; puts $output_file "    port("
set line_num 7793; puts $output_file "      O : out std_ulogic;"
set line_num 7794; puts $output_file ""
set line_num 7795; puts $output_file "      I : in  std_ulogic;"
set line_num 7796; puts $output_file "      T : in  std_ulogic"
set line_num 7797; puts $output_file "      );"
set line_num 7798; puts $output_file "  end component;"
set line_num 7799; puts $output_file "attribute syn_black_box of OBUFT_HSTL_II_DCI_18 : component is true;"
set line_num 7800; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_II_DCI_18 : component is \"O\";"
set line_num 7801; puts $output_file ""
set line_num 7802; puts $output_file "  component OBUFT_HSTL_III"
set line_num 7803; puts $output_file "    port("
set line_num 7804; puts $output_file "      O : out std_ulogic;"
set line_num 7805; puts $output_file ""
set line_num 7806; puts $output_file "      I : in  std_ulogic;"
set line_num 7807; puts $output_file "      T : in  std_ulogic"
set line_num 7808; puts $output_file "      );"
set line_num 7809; puts $output_file "  end component;"
set line_num 7810; puts $output_file "attribute syn_black_box of OBUFT_HSTL_III : component is true;"
set line_num 7811; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_III : component is \"O\";"
set line_num 7812; puts $output_file ""
set line_num 7813; puts $output_file "  component OBUFT_HSTL_III_18"
set line_num 7814; puts $output_file "    port("
set line_num 7815; puts $output_file "      O : out std_ulogic;"
set line_num 7816; puts $output_file ""
set line_num 7817; puts $output_file "      I : in  std_ulogic;"
set line_num 7818; puts $output_file "      T : in  std_ulogic"
set line_num 7819; puts $output_file "      );"
set line_num 7820; puts $output_file "  end component;"
set line_num 7821; puts $output_file "attribute syn_black_box of OBUFT_HSTL_III_18 : component is true;"
set line_num 7822; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_III_18 : component is \"O\";"
set line_num 7823; puts $output_file ""
set line_num 7824; puts $output_file "  component OBUFT_HSTL_III_DCI"
set line_num 7825; puts $output_file "    port("
set line_num 7826; puts $output_file "      O : out std_ulogic;"
set line_num 7827; puts $output_file ""
set line_num 7828; puts $output_file "      I : in  std_ulogic;"
set line_num 7829; puts $output_file "      T : in  std_ulogic"
set line_num 7830; puts $output_file "      );"
set line_num 7831; puts $output_file "  end component;"
set line_num 7832; puts $output_file "attribute syn_black_box of OBUFT_HSTL_III_DCI : component is true;"
set line_num 7833; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_III_DCI : component is \"O\";"
set line_num 7834; puts $output_file ""
set line_num 7835; puts $output_file "  component OBUFT_HSTL_III_DCI_18"
set line_num 7836; puts $output_file "    port("
set line_num 7837; puts $output_file "      O : out std_ulogic;"
set line_num 7838; puts $output_file ""
set line_num 7839; puts $output_file "      I : in  std_ulogic;"
set line_num 7840; puts $output_file "      T : in  std_ulogic"
set line_num 7841; puts $output_file "      );"
set line_num 7842; puts $output_file "  end component;"
set line_num 7843; puts $output_file "attribute syn_black_box of OBUFT_HSTL_III_DCI_18 : component is true;"
set line_num 7844; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_III_DCI_18 : component is \"O\";"
set line_num 7845; puts $output_file ""
set line_num 7846; puts $output_file "  component OBUFT_HSTL_IV"
set line_num 7847; puts $output_file "    port("
set line_num 7848; puts $output_file "      O : out std_ulogic;"
set line_num 7849; puts $output_file ""
set line_num 7850; puts $output_file "      I : in  std_ulogic;"
set line_num 7851; puts $output_file "      T : in  std_ulogic"
set line_num 7852; puts $output_file "      );"
set line_num 7853; puts $output_file "  end component;"
set line_num 7854; puts $output_file "attribute syn_black_box of OBUFT_HSTL_IV : component is true;"
set line_num 7855; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_IV : component is \"O\";"
set line_num 7856; puts $output_file ""
set line_num 7857; puts $output_file "  component OBUFT_HSTL_IV_18"
set line_num 7858; puts $output_file "    port("
set line_num 7859; puts $output_file "      O : out std_ulogic;"
set line_num 7860; puts $output_file ""
set line_num 7861; puts $output_file "      I : in  std_ulogic;"
set line_num 7862; puts $output_file "      T : in  std_ulogic"
set line_num 7863; puts $output_file "      );"
set line_num 7864; puts $output_file "  end component;"
set line_num 7865; puts $output_file "attribute syn_black_box of OBUFT_HSTL_IV_18 : component is true;"
set line_num 7866; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_IV_18 : component is \"O\";"
set line_num 7867; puts $output_file ""
set line_num 7868; puts $output_file "  component OBUFT_HSTL_IV_DCI"
set line_num 7869; puts $output_file "    port("
set line_num 7870; puts $output_file "      O : out std_ulogic;"
set line_num 7871; puts $output_file "      I : in  std_ulogic;"
set line_num 7872; puts $output_file "      T : in  std_ulogic"
set line_num 7873; puts $output_file "      );"
set line_num 7874; puts $output_file "  end component;"
set line_num 7875; puts $output_file "attribute syn_black_box of OBUFT_HSTL_IV_DCI : component is true;"
set line_num 7876; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_IV_DCI : component is \"O\";"
set line_num 7877; puts $output_file ""
set line_num 7878; puts $output_file "  component OBUFT_HSTL_IV_DCI_18"
set line_num 7879; puts $output_file "    port("
set line_num 7880; puts $output_file "      O : out std_ulogic;"
set line_num 7881; puts $output_file ""
set line_num 7882; puts $output_file "      I : in  std_ulogic;"
set line_num 7883; puts $output_file "      T : in  std_ulogic"
set line_num 7884; puts $output_file "      );"
set line_num 7885; puts $output_file "  end component;"
set line_num 7886; puts $output_file "attribute syn_black_box of OBUFT_HSTL_IV_DCI_18 : component is true;"
set line_num 7887; puts $output_file "attribute black_box_tri_pins of OBUFT_HSTL_IV_DCI_18 : component is \"O\";"
set line_num 7888; puts $output_file ""
set line_num 7889; puts $output_file "  component OBUFT_LVCMOS12"
set line_num 7890; puts $output_file "    port("
set line_num 7891; puts $output_file "      O : out std_ulogic;"
set line_num 7892; puts $output_file ""
set line_num 7893; puts $output_file "      I : in  std_ulogic;"
set line_num 7894; puts $output_file "      T : in  std_ulogic"
set line_num 7895; puts $output_file "      );"
set line_num 7896; puts $output_file "  end component;"
set line_num 7897; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12 : component is true;"
set line_num 7898; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12 : component is \"O\";"
set line_num 7899; puts $output_file ""
set line_num 7900; puts $output_file "  component OBUFT_LVCMOS12_F_2"
set line_num 7901; puts $output_file "    port("
set line_num 7902; puts $output_file "      O : out std_ulogic;"
set line_num 7903; puts $output_file ""
set line_num 7904; puts $output_file "      I : in  std_ulogic;"
set line_num 7905; puts $output_file "      T : in  std_ulogic"
set line_num 7906; puts $output_file "      );"
set line_num 7907; puts $output_file "  end component;"
set line_num 7908; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_F_2 : component is true;"
set line_num 7909; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_F_2 : component is \"O\";"
set line_num 7910; puts $output_file ""
set line_num 7911; puts $output_file "  component OBUFT_LVCMOS12_F_4"
set line_num 7912; puts $output_file "    port("
set line_num 7913; puts $output_file "      O : out std_ulogic;"
set line_num 7914; puts $output_file ""
set line_num 7915; puts $output_file "      I : in  std_ulogic;"
set line_num 7916; puts $output_file "      T : in  std_ulogic"
set line_num 7917; puts $output_file "      );"
set line_num 7918; puts $output_file "  end component;"
set line_num 7919; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_F_4 : component is true;"
set line_num 7920; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_F_4 : component is \"O\";"
set line_num 7921; puts $output_file ""
set line_num 7922; puts $output_file "  component OBUFT_LVCMOS12_F_6"
set line_num 7923; puts $output_file "    port("
set line_num 7924; puts $output_file "      O : out std_ulogic;"
set line_num 7925; puts $output_file ""
set line_num 7926; puts $output_file "      I : in  std_ulogic;"
set line_num 7927; puts $output_file "      T : in  std_ulogic"
set line_num 7928; puts $output_file "      );"
set line_num 7929; puts $output_file "  end component;"
set line_num 7930; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_F_6 : component is true;"
set line_num 7931; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_F_6 : component is \"O\";"
set line_num 7932; puts $output_file ""
set line_num 7933; puts $output_file "  component OBUFT_LVCMOS12_F_8"
set line_num 7934; puts $output_file "    port("
set line_num 7935; puts $output_file "      O : out std_ulogic;"
set line_num 7936; puts $output_file ""
set line_num 7937; puts $output_file "      I : in  std_ulogic;"
set line_num 7938; puts $output_file "      T : in  std_ulogic"
set line_num 7939; puts $output_file "      );"
set line_num 7940; puts $output_file "  end component;"
set line_num 7941; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_F_8 : component is true;"
set line_num 7942; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_F_8 : component is \"O\";"
set line_num 7943; puts $output_file ""
set line_num 7944; puts $output_file "  component OBUFT_LVCMOS12_S_2"
set line_num 7945; puts $output_file "    port("
set line_num 7946; puts $output_file "      O : out std_ulogic;"
set line_num 7947; puts $output_file ""
set line_num 7948; puts $output_file "      I : in  std_ulogic;"
set line_num 7949; puts $output_file "      T : in  std_ulogic"
set line_num 7950; puts $output_file "      );"
set line_num 7951; puts $output_file "  end component;"
set line_num 7952; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_S_2 : component is true;"
set line_num 7953; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_S_2 : component is \"O\";"
set line_num 7954; puts $output_file ""
set line_num 7955; puts $output_file "  component OBUFT_LVCMOS12_S_4"
set line_num 7956; puts $output_file "    port("
set line_num 7957; puts $output_file "      O : out std_ulogic;"
set line_num 7958; puts $output_file ""
set line_num 7959; puts $output_file "      I : in  std_ulogic;"
set line_num 7960; puts $output_file "      T : in  std_ulogic"
set line_num 7961; puts $output_file "      );"
set line_num 7962; puts $output_file "  end component;"
set line_num 7963; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_S_4 : component is true;"
set line_num 7964; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_S_4 : component is \"O\";"
set line_num 7965; puts $output_file ""
set line_num 7966; puts $output_file "  component OBUFT_LVCMOS12_S_6"
set line_num 7967; puts $output_file "    port("
set line_num 7968; puts $output_file "      O : out std_ulogic;"
set line_num 7969; puts $output_file ""
set line_num 7970; puts $output_file "      I : in  std_ulogic;"
set line_num 7971; puts $output_file "      T : in  std_ulogic"
set line_num 7972; puts $output_file "      );"
set line_num 7973; puts $output_file "  end component;"
set line_num 7974; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_S_6 : component is true;"
set line_num 7975; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_S_6 : component is \"O\";"
set line_num 7976; puts $output_file ""
set line_num 7977; puts $output_file "  component OBUFT_LVCMOS12_S_8"
set line_num 7978; puts $output_file "    port("
set line_num 7979; puts $output_file "      O : out std_ulogic;"
set line_num 7980; puts $output_file ""
set line_num 7981; puts $output_file "      I : in  std_ulogic;"
set line_num 7982; puts $output_file "      T : in  std_ulogic"
set line_num 7983; puts $output_file "      );"
set line_num 7984; puts $output_file "  end component;"
set line_num 7985; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS12_S_8 : component is true;"
set line_num 7986; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS12_S_8 : component is \"O\";"
set line_num 7987; puts $output_file ""
set line_num 7988; puts $output_file "  component OBUFT_LVCMOS15"
set line_num 7989; puts $output_file "    port("
set line_num 7990; puts $output_file "      O : out std_ulogic;"
set line_num 7991; puts $output_file ""
set line_num 7992; puts $output_file "      I : in  std_ulogic;"
set line_num 7993; puts $output_file "      T : in  std_ulogic"
set line_num 7994; puts $output_file "      );"
set line_num 7995; puts $output_file "  end component;"
set line_num 7996; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15 : component is true;"
set line_num 7997; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15 : component is \"O\";"
set line_num 7998; puts $output_file ""
set line_num 7999; puts $output_file "  component OBUFT_LVCMOS15_F_12"
set line_num 8000; puts $output_file "    port("
set line_num 8001; puts $output_file "      O : out std_ulogic;"
set line_num 8002; puts $output_file ""
set line_num 8003; puts $output_file "      I : in  std_ulogic;"
set line_num 8004; puts $output_file "      T : in  std_ulogic"
set line_num 8005; puts $output_file "      );"
set line_num 8006; puts $output_file "  end component;"
set line_num 8007; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_F_12 : component is true;"
set line_num 8008; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_F_12 : component is \"O\";"
set line_num 8009; puts $output_file ""
set line_num 8010; puts $output_file "  component OBUFT_LVCMOS15_F_16"
set line_num 8011; puts $output_file "    port("
set line_num 8012; puts $output_file "      O : out std_ulogic;"
set line_num 8013; puts $output_file ""
set line_num 8014; puts $output_file "      I : in  std_ulogic;"
set line_num 8015; puts $output_file "      T : in  std_ulogic"
set line_num 8016; puts $output_file "      );"
set line_num 8017; puts $output_file "  end component;"
set line_num 8018; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_F_16 : component is true;"
set line_num 8019; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_F_16 : component is \"O\";"
set line_num 8020; puts $output_file ""
set line_num 8021; puts $output_file "  component OBUFT_LVCMOS15_F_2"
set line_num 8022; puts $output_file "    port("
set line_num 8023; puts $output_file "      O : out std_ulogic;"
set line_num 8024; puts $output_file ""
set line_num 8025; puts $output_file "      I : in  std_ulogic;"
set line_num 8026; puts $output_file "      T : in  std_ulogic"
set line_num 8027; puts $output_file "      );"
set line_num 8028; puts $output_file "  end component;"
set line_num 8029; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_F_2 : component is true;"
set line_num 8030; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_F_2 : component is \"O\";"
set line_num 8031; puts $output_file ""
set line_num 8032; puts $output_file "  component OBUFT_LVCMOS15_F_4"
set line_num 8033; puts $output_file "    port("
set line_num 8034; puts $output_file "      O : out std_ulogic;"
set line_num 8035; puts $output_file "      "
set line_num 8036; puts $output_file "      I : in  std_ulogic;"
set line_num 8037; puts $output_file "      T : in  std_ulogic"
set line_num 8038; puts $output_file "      );"
set line_num 8039; puts $output_file "  end component;"
set line_num 8040; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_F_4 : component is true;"
set line_num 8041; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_F_4 : component is \"O\";"
set line_num 8042; puts $output_file ""
set line_num 8043; puts $output_file "  component OBUFT_LVCMOS15_F_6"
set line_num 8044; puts $output_file "    port("
set line_num 8045; puts $output_file "      O : out std_ulogic;"
set line_num 8046; puts $output_file "      "
set line_num 8047; puts $output_file "      I : in  std_ulogic;"
set line_num 8048; puts $output_file "      T : in  std_ulogic"
set line_num 8049; puts $output_file "      );"
set line_num 8050; puts $output_file "  end component;"
set line_num 8051; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_F_6 : component is true;"
set line_num 8052; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_F_6 : component is \"O\";"
set line_num 8053; puts $output_file ""
set line_num 8054; puts $output_file "  component OBUFT_LVCMOS15_F_8"
set line_num 8055; puts $output_file "    port("
set line_num 8056; puts $output_file "      O : out std_ulogic;"
set line_num 8057; puts $output_file "      "
set line_num 8058; puts $output_file "      I : in  std_ulogic;"
set line_num 8059; puts $output_file "      T : in  std_ulogic"
set line_num 8060; puts $output_file "      );"
set line_num 8061; puts $output_file "  end component;"
set line_num 8062; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_F_8 : component is true;"
set line_num 8063; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_F_8 : component is \"O\";"
set line_num 8064; puts $output_file ""
set line_num 8065; puts $output_file "  component OBUFT_LVCMOS15_S_12"
set line_num 8066; puts $output_file "    port("
set line_num 8067; puts $output_file "      O : out std_ulogic;"
set line_num 8068; puts $output_file ""
set line_num 8069; puts $output_file "      I : in  std_ulogic;"
set line_num 8070; puts $output_file "      T : in  std_ulogic"
set line_num 8071; puts $output_file "      );"
set line_num 8072; puts $output_file "  end component;"
set line_num 8073; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_S_12 : component is true;"
set line_num 8074; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_S_12 : component is \"O\";"
set line_num 8075; puts $output_file ""
set line_num 8076; puts $output_file "  component OBUFT_LVCMOS15_S_16"
set line_num 8077; puts $output_file "    port("
set line_num 8078; puts $output_file "      O : out std_ulogic;"
set line_num 8079; puts $output_file ""
set line_num 8080; puts $output_file "      I : in  std_ulogic;"
set line_num 8081; puts $output_file "      T : in  std_ulogic"
set line_num 8082; puts $output_file "      );"
set line_num 8083; puts $output_file "  end component;"
set line_num 8084; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_S_16 : component is true;"
set line_num 8085; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_S_16 : component is \"O\";"
set line_num 8086; puts $output_file ""
set line_num 8087; puts $output_file "  component OBUFT_LVCMOS15_S_2"
set line_num 8088; puts $output_file "    port("
set line_num 8089; puts $output_file "      O : out std_ulogic;"
set line_num 8090; puts $output_file ""
set line_num 8091; puts $output_file "      I : in  std_ulogic;"
set line_num 8092; puts $output_file "      T : in  std_ulogic"
set line_num 8093; puts $output_file "      );"
set line_num 8094; puts $output_file "  end component;"
set line_num 8095; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_S_2 : component is true;"
set line_num 8096; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_S_2 : component is \"O\";"
set line_num 8097; puts $output_file ""
set line_num 8098; puts $output_file "  component OBUFT_LVCMOS15_S_4"
set line_num 8099; puts $output_file "    port("
set line_num 8100; puts $output_file "      O : out std_ulogic;"
set line_num 8101; puts $output_file ""
set line_num 8102; puts $output_file "      I : in  std_ulogic;"
set line_num 8103; puts $output_file "      T : in  std_ulogic"
set line_num 8104; puts $output_file "      );"
set line_num 8105; puts $output_file "  end component;"
set line_num 8106; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_S_4 : component is true;"
set line_num 8107; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_S_4 : component is \"O\";"
set line_num 8108; puts $output_file ""
set line_num 8109; puts $output_file "  component OBUFT_LVCMOS15_S_6"
set line_num 8110; puts $output_file "    port("
set line_num 8111; puts $output_file "      O : out std_ulogic;"
set line_num 8112; puts $output_file ""
set line_num 8113; puts $output_file "      I : in  std_ulogic;"
set line_num 8114; puts $output_file "      T : in  std_ulogic"
set line_num 8115; puts $output_file "      );"
set line_num 8116; puts $output_file "  end component;"
set line_num 8117; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_S_6 : component is true;"
set line_num 8118; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_S_6 : component is \"O\";"
set line_num 8119; puts $output_file ""
set line_num 8120; puts $output_file "  component OBUFT_LVCMOS15_S_8"
set line_num 8121; puts $output_file "    port("
set line_num 8122; puts $output_file "      O : out std_ulogic;"
set line_num 8123; puts $output_file ""
set line_num 8124; puts $output_file "      I : in  std_ulogic;"
set line_num 8125; puts $output_file "      T : in  std_ulogic"
set line_num 8126; puts $output_file "      );"
set line_num 8127; puts $output_file "  end component;"
set line_num 8128; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS15_S_8 : component is true;"
set line_num 8129; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS15_S_8 : component is \"O\";"
set line_num 8130; puts $output_file ""
set line_num 8131; puts $output_file "  component OBUFT_LVCMOS18"
set line_num 8132; puts $output_file "    port("
set line_num 8133; puts $output_file "      O : out std_ulogic;"
set line_num 8134; puts $output_file ""
set line_num 8135; puts $output_file "      I : in  std_ulogic;"
set line_num 8136; puts $output_file "      T : in  std_ulogic"
set line_num 8137; puts $output_file "      );"
set line_num 8138; puts $output_file "  end component;"
set line_num 8139; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18 : component is true;"
set line_num 8140; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18 : component is \"O\";"
set line_num 8141; puts $output_file ""
set line_num 8142; puts $output_file "  component OBUFT_LVCMOS18_F_12"
set line_num 8143; puts $output_file "    port("
set line_num 8144; puts $output_file "      O : out std_ulogic;"
set line_num 8145; puts $output_file ""
set line_num 8146; puts $output_file "      I : in  std_ulogic;"
set line_num 8147; puts $output_file "      T : in  std_ulogic"
set line_num 8148; puts $output_file "      );"
set line_num 8149; puts $output_file "  end component;"
set line_num 8150; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_F_12 : component is true;"
set line_num 8151; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_F_12 : component is \"O\";"
set line_num 8152; puts $output_file ""
set line_num 8153; puts $output_file "  component OBUFT_LVCMOS18_F_16"
set line_num 8154; puts $output_file "    port("
set line_num 8155; puts $output_file "      O : out std_ulogic;"
set line_num 8156; puts $output_file ""
set line_num 8157; puts $output_file "      I : in  std_ulogic;"
set line_num 8158; puts $output_file "      T : in  std_ulogic"
set line_num 8159; puts $output_file "      );"
set line_num 8160; puts $output_file "  end component;"
set line_num 8161; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_F_16 : component is true;"
set line_num 8162; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_F_16 : component is \"O\";"
set line_num 8163; puts $output_file ""
set line_num 8164; puts $output_file "  component OBUFT_LVCMOS18_F_2"
set line_num 8165; puts $output_file "    port("
set line_num 8166; puts $output_file "      O : out std_ulogic;"
set line_num 8167; puts $output_file ""
set line_num 8168; puts $output_file "      I : in  std_ulogic;"
set line_num 8169; puts $output_file "      T : in  std_ulogic"
set line_num 8170; puts $output_file "      );"
set line_num 8171; puts $output_file "  end component;"
set line_num 8172; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_F_2 : component is true;"
set line_num 8173; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_F_2 : component is \"O\";"
set line_num 8174; puts $output_file ""
set line_num 8175; puts $output_file "  component OBUFT_LVCMOS18_F_4"
set line_num 8176; puts $output_file "    port("
set line_num 8177; puts $output_file "      O : out std_ulogic;"
set line_num 8178; puts $output_file ""
set line_num 8179; puts $output_file "      I : in  std_ulogic;"
set line_num 8180; puts $output_file "      T : in  std_ulogic"
set line_num 8181; puts $output_file "      );"
set line_num 8182; puts $output_file "  end component;"
set line_num 8183; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_F_4 : component is true;"
set line_num 8184; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_F_4 : component is \"O\";"
set line_num 8185; puts $output_file ""
set line_num 8186; puts $output_file "  component OBUFT_LVCMOS18_F_6"
set line_num 8187; puts $output_file "    port("
set line_num 8188; puts $output_file "      O : out std_ulogic;"
set line_num 8189; puts $output_file ""
set line_num 8190; puts $output_file "      I : in  std_ulogic;"
set line_num 8191; puts $output_file "      T : in  std_ulogic"
set line_num 8192; puts $output_file "      );"
set line_num 8193; puts $output_file "  end component;"
set line_num 8194; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_F_6 : component is true;"
set line_num 8195; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_F_6 : component is \"O\";"
set line_num 8196; puts $output_file ""
set line_num 8197; puts $output_file "  component OBUFT_LVCMOS18_F_8"
set line_num 8198; puts $output_file "    port("
set line_num 8199; puts $output_file "      O : out std_ulogic;"
set line_num 8200; puts $output_file ""
set line_num 8201; puts $output_file "      I : in  std_ulogic;"
set line_num 8202; puts $output_file "      T : in  std_ulogic"
set line_num 8203; puts $output_file "      );"
set line_num 8204; puts $output_file "  end component;"
set line_num 8205; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_F_8 : component is true;"
set line_num 8206; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_F_8 : component is \"O\";"
set line_num 8207; puts $output_file ""
set line_num 8208; puts $output_file "  component OBUFT_LVCMOS18_S_12"
set line_num 8209; puts $output_file "    port("
set line_num 8210; puts $output_file "      O : out std_ulogic;"
set line_num 8211; puts $output_file ""
set line_num 8212; puts $output_file "      I : in  std_ulogic;"
set line_num 8213; puts $output_file "      T : in  std_ulogic"
set line_num 8214; puts $output_file "      );"
set line_num 8215; puts $output_file "  end component;"
set line_num 8216; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_S_12 : component is true;"
set line_num 8217; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_S_12 : component is \"O\";"
set line_num 8218; puts $output_file ""
set line_num 8219; puts $output_file "  component OBUFT_LVCMOS18_S_16"
set line_num 8220; puts $output_file "    port("
set line_num 8221; puts $output_file "      O : out std_ulogic;"
set line_num 8222; puts $output_file ""
set line_num 8223; puts $output_file "      I : in  std_ulogic;"
set line_num 8224; puts $output_file "      T : in  std_ulogic"
set line_num 8225; puts $output_file "      );"
set line_num 8226; puts $output_file "  end component;"
set line_num 8227; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_S_16 : component is true;"
set line_num 8228; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_S_16 : component is \"O\";"
set line_num 8229; puts $output_file ""
set line_num 8230; puts $output_file "  component OBUFT_LVCMOS18_S_2"
set line_num 8231; puts $output_file "    port("
set line_num 8232; puts $output_file "      O : out std_ulogic;"
set line_num 8233; puts $output_file "      "
set line_num 8234; puts $output_file "      I : in  std_ulogic;"
set line_num 8235; puts $output_file "      T : in  std_ulogic"
set line_num 8236; puts $output_file "      );"
set line_num 8237; puts $output_file "  end component;"
set line_num 8238; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_S_2 : component is true;"
set line_num 8239; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_S_2 : component is \"O\";"
set line_num 8240; puts $output_file ""
set line_num 8241; puts $output_file "  component OBUFT_LVCMOS18_S_4"
set line_num 8242; puts $output_file "    port("
set line_num 8243; puts $output_file "      O : out std_ulogic;"
set line_num 8244; puts $output_file ""
set line_num 8245; puts $output_file "      I : in  std_ulogic;"
set line_num 8246; puts $output_file "      T : in  std_ulogic"
set line_num 8247; puts $output_file "      );"
set line_num 8248; puts $output_file "  end component;"
set line_num 8249; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_S_4 : component is true;"
set line_num 8250; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_S_4 : component is \"O\";"
set line_num 8251; puts $output_file ""
set line_num 8252; puts $output_file "  component OBUFT_LVCMOS18_S_6"
set line_num 8253; puts $output_file "    port("
set line_num 8254; puts $output_file "      O : out std_ulogic;"
set line_num 8255; puts $output_file ""
set line_num 8256; puts $output_file "      I : in  std_ulogic;"
set line_num 8257; puts $output_file "      T : in  std_ulogic"
set line_num 8258; puts $output_file "      );"
set line_num 8259; puts $output_file "  end component;"
set line_num 8260; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_S_6 : component is true;"
set line_num 8261; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_S_6 : component is \"O\";"
set line_num 8262; puts $output_file ""
set line_num 8263; puts $output_file "  component OBUFT_LVCMOS18_S_8"
set line_num 8264; puts $output_file "    port("
set line_num 8265; puts $output_file "      O : out std_ulogic;"
set line_num 8266; puts $output_file ""
set line_num 8267; puts $output_file "      I : in  std_ulogic;"
set line_num 8268; puts $output_file "      T : in  std_ulogic"
set line_num 8269; puts $output_file "      );"
set line_num 8270; puts $output_file "  end component;"
set line_num 8271; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS18_S_8 : component is true;"
set line_num 8272; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS18_S_8 : component is \"O\";"
set line_num 8273; puts $output_file ""
set line_num 8274; puts $output_file "  component OBUFT_LVCMOS2"
set line_num 8275; puts $output_file "    port("
set line_num 8276; puts $output_file "      O : out std_ulogic;"
set line_num 8277; puts $output_file "      "
set line_num 8278; puts $output_file "      I : in  std_ulogic;"
set line_num 8279; puts $output_file "      T : in  std_ulogic"
set line_num 8280; puts $output_file "      );"
set line_num 8281; puts $output_file "  end component;"
set line_num 8282; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS2 : component is true;"
set line_num 8283; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS2 : component is \"O\";"
set line_num 8284; puts $output_file ""
set line_num 8285; puts $output_file "  component OBUFT_LVCMOS25"
set line_num 8286; puts $output_file "    port("
set line_num 8287; puts $output_file "      O : out std_ulogic;"
set line_num 8288; puts $output_file ""
set line_num 8289; puts $output_file "      I : in  std_ulogic;"
set line_num 8290; puts $output_file "      T : in  std_ulogic"
set line_num 8291; puts $output_file "      );"
set line_num 8292; puts $output_file "  end component;"
set line_num 8293; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25 : component is true;"
set line_num 8294; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25 : component is \"O\";"
set line_num 8295; puts $output_file ""
set line_num 8296; puts $output_file "  component OBUFT_LVCMOS25_F_12"
set line_num 8297; puts $output_file "    port("
set line_num 8298; puts $output_file "      O : out std_ulogic;"
set line_num 8299; puts $output_file ""
set line_num 8300; puts $output_file "      I : in  std_ulogic;"
set line_num 8301; puts $output_file "      T : in  std_ulogic"
set line_num 8302; puts $output_file "      );"
set line_num 8303; puts $output_file "  end component;"
set line_num 8304; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_12 : component is true;"
set line_num 8305; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_12 : component is \"O\";"
set line_num 8306; puts $output_file ""
set line_num 8307; puts $output_file "  component OBUFT_LVCMOS25_F_16"
set line_num 8308; puts $output_file "    port("
set line_num 8309; puts $output_file "      O : out std_ulogic;"
set line_num 8310; puts $output_file ""
set line_num 8311; puts $output_file "      I : in  std_ulogic;"
set line_num 8312; puts $output_file "      T : in  std_ulogic"
set line_num 8313; puts $output_file "      );"
set line_num 8314; puts $output_file "  end component;"
set line_num 8315; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_16 : component is true;"
set line_num 8316; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_16 : component is \"O\";"
set line_num 8317; puts $output_file ""
set line_num 8318; puts $output_file "  component OBUFT_LVCMOS25_F_2"
set line_num 8319; puts $output_file "    port("
set line_num 8320; puts $output_file "      O : out std_ulogic;"
set line_num 8321; puts $output_file ""
set line_num 8322; puts $output_file "      I : in  std_ulogic;"
set line_num 8323; puts $output_file "      T : in  std_ulogic"
set line_num 8324; puts $output_file "      );"
set line_num 8325; puts $output_file "  end component;"
set line_num 8326; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_2 : component is true;"
set line_num 8327; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_2 : component is \"O\";"
set line_num 8328; puts $output_file ""
set line_num 8329; puts $output_file "  component OBUFT_LVCMOS25_F_24"
set line_num 8330; puts $output_file "    port("
set line_num 8331; puts $output_file "      O : out std_ulogic;"
set line_num 8332; puts $output_file ""
set line_num 8333; puts $output_file "      I : in  std_ulogic;"
set line_num 8334; puts $output_file "      T : in  std_ulogic"
set line_num 8335; puts $output_file "      );"
set line_num 8336; puts $output_file "  end component;"
set line_num 8337; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_24 : component is true;"
set line_num 8338; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_24 : component is \"O\";"
set line_num 8339; puts $output_file ""
set line_num 8340; puts $output_file "  component OBUFT_LVCMOS25_F_4"
set line_num 8341; puts $output_file "    port("
set line_num 8342; puts $output_file "      O : out std_ulogic;"
set line_num 8343; puts $output_file ""
set line_num 8344; puts $output_file "      I : in  std_ulogic;"
set line_num 8345; puts $output_file "      T : in  std_ulogic"
set line_num 8346; puts $output_file "      );"
set line_num 8347; puts $output_file "  end component;"
set line_num 8348; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_4 : component is true;"
set line_num 8349; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_4 : component is \"O\";"
set line_num 8350; puts $output_file ""
set line_num 8351; puts $output_file "  component OBUFT_LVCMOS25_F_6"
set line_num 8352; puts $output_file "    port("
set line_num 8353; puts $output_file "      O : out std_ulogic;"
set line_num 8354; puts $output_file ""
set line_num 8355; puts $output_file "      I : in  std_ulogic;"
set line_num 8356; puts $output_file "      T : in  std_ulogic"
set line_num 8357; puts $output_file "      );"
set line_num 8358; puts $output_file "  end component;"
set line_num 8359; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_6 : component is true;"
set line_num 8360; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_6 : component is \"O\";"
set line_num 8361; puts $output_file ""
set line_num 8362; puts $output_file "  component OBUFT_LVCMOS25_F_8"
set line_num 8363; puts $output_file "    port("
set line_num 8364; puts $output_file "      O : out std_ulogic;"
set line_num 8365; puts $output_file ""
set line_num 8366; puts $output_file "      I : in  std_ulogic;"
set line_num 8367; puts $output_file "      T : in  std_ulogic"
set line_num 8368; puts $output_file "      );"
set line_num 8369; puts $output_file "  end component;"
set line_num 8370; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_F_8 : component is true;"
set line_num 8371; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_F_8 : component is \"O\";"
set line_num 8372; puts $output_file ""
set line_num 8373; puts $output_file "  component OBUFT_LVCMOS25_S_12"
set line_num 8374; puts $output_file "    port("
set line_num 8375; puts $output_file "      O : out std_ulogic;"
set line_num 8376; puts $output_file ""
set line_num 8377; puts $output_file "      I : in  std_ulogic;"
set line_num 8378; puts $output_file "      T : in  std_ulogic"
set line_num 8379; puts $output_file "      );"
set line_num 8380; puts $output_file "  end component;"
set line_num 8381; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_12 : component is true;"
set line_num 8382; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_12 : component is \"O\";"
set line_num 8383; puts $output_file ""
set line_num 8384; puts $output_file "  component OBUFT_LVCMOS25_S_16"
set line_num 8385; puts $output_file "    port("
set line_num 8386; puts $output_file "      O : out std_ulogic;"
set line_num 8387; puts $output_file ""
set line_num 8388; puts $output_file "      I : in  std_ulogic;"
set line_num 8389; puts $output_file "      T : in  std_ulogic"
set line_num 8390; puts $output_file "      );"
set line_num 8391; puts $output_file "  end component;"
set line_num 8392; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_16 : component is true;"
set line_num 8393; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_16 : component is \"O\";"
set line_num 8394; puts $output_file ""
set line_num 8395; puts $output_file "  component OBUFT_LVCMOS25_S_2"
set line_num 8396; puts $output_file "    port("
set line_num 8397; puts $output_file "      O : out std_ulogic;"
set line_num 8398; puts $output_file ""
set line_num 8399; puts $output_file "      I : in  std_ulogic;"
set line_num 8400; puts $output_file "      T : in  std_ulogic"
set line_num 8401; puts $output_file "      );"
set line_num 8402; puts $output_file "  end component;"
set line_num 8403; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_2 : component is true;"
set line_num 8404; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_2 : component is \"O\";"
set line_num 8405; puts $output_file ""
set line_num 8406; puts $output_file "  component OBUFT_LVCMOS25_S_24"
set line_num 8407; puts $output_file "    port("
set line_num 8408; puts $output_file "      O : out std_ulogic;"
set line_num 8409; puts $output_file ""
set line_num 8410; puts $output_file "      I : in  std_ulogic;"
set line_num 8411; puts $output_file "      T : in  std_ulogic"
set line_num 8412; puts $output_file "      );"
set line_num 8413; puts $output_file "  end component;"
set line_num 8414; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_24 : component is true;"
set line_num 8415; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_24 : component is \"O\";"
set line_num 8416; puts $output_file ""
set line_num 8417; puts $output_file "  component OBUFT_LVCMOS25_S_4"
set line_num 8418; puts $output_file "    port("
set line_num 8419; puts $output_file "      O : out std_ulogic;"
set line_num 8420; puts $output_file ""
set line_num 8421; puts $output_file "      I : in  std_ulogic;"
set line_num 8422; puts $output_file "      T : in  std_ulogic"
set line_num 8423; puts $output_file "      );"
set line_num 8424; puts $output_file "  end component;"
set line_num 8425; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_4 : component is true;"
set line_num 8426; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_4 : component is \"O\";"
set line_num 8427; puts $output_file ""
set line_num 8428; puts $output_file "  component OBUFT_LVCMOS25_S_6"
set line_num 8429; puts $output_file "    port("
set line_num 8430; puts $output_file "      O : out std_ulogic;"
set line_num 8431; puts $output_file ""
set line_num 8432; puts $output_file "      I : in  std_ulogic;"
set line_num 8433; puts $output_file "      T : in  std_ulogic"
set line_num 8434; puts $output_file "      );"
set line_num 8435; puts $output_file "  end component;"
set line_num 8436; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_6 : component is true;"
set line_num 8437; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_6 : component is \"O\";"
set line_num 8438; puts $output_file ""
set line_num 8439; puts $output_file "  component OBUFT_LVCMOS25_S_8"
set line_num 8440; puts $output_file "    port("
set line_num 8441; puts $output_file "      O : out std_ulogic;"
set line_num 8442; puts $output_file ""
set line_num 8443; puts $output_file "      I : in  std_ulogic;"
set line_num 8444; puts $output_file "      T : in  std_ulogic"
set line_num 8445; puts $output_file "      );"
set line_num 8446; puts $output_file "  end component;"
set line_num 8447; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS25_S_8 : component is true;"
set line_num 8448; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS25_S_8 : component is \"O\";"
set line_num 8449; puts $output_file ""
set line_num 8450; puts $output_file "  component OBUFT_LVCMOS33"
set line_num 8451; puts $output_file "    port("
set line_num 8452; puts $output_file "      O : out std_ulogic;"
set line_num 8453; puts $output_file ""
set line_num 8454; puts $output_file "      I : in  std_ulogic;"
set line_num 8455; puts $output_file "      T : in  std_ulogic"
set line_num 8456; puts $output_file "      );"
set line_num 8457; puts $output_file "  end component;"
set line_num 8458; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33 : component is true;"
set line_num 8459; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33 : component is \"O\";"
set line_num 8460; puts $output_file ""
set line_num 8461; puts $output_file "  component OBUFT_LVCMOS33_F_12"
set line_num 8462; puts $output_file "    port("
set line_num 8463; puts $output_file "      O : out std_ulogic;"
set line_num 8464; puts $output_file "      "
set line_num 8465; puts $output_file "      I : in  std_ulogic;"
set line_num 8466; puts $output_file "      T : in  std_ulogic"
set line_num 8467; puts $output_file "      );"
set line_num 8468; puts $output_file "  end component;"
set line_num 8469; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_12 : component is true;"
set line_num 8470; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_12 : component is \"O\";"
set line_num 8471; puts $output_file ""
set line_num 8472; puts $output_file "  component OBUFT_LVCMOS33_F_16"
set line_num 8473; puts $output_file "    port("
set line_num 8474; puts $output_file "      O : out std_ulogic;"
set line_num 8475; puts $output_file ""
set line_num 8476; puts $output_file "      I : in  std_ulogic;"
set line_num 8477; puts $output_file "      T : in  std_ulogic"
set line_num 8478; puts $output_file "      );"
set line_num 8479; puts $output_file "  end component;"
set line_num 8480; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_16 : component is true;"
set line_num 8481; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_16 : component is \"O\";"
set line_num 8482; puts $output_file ""
set line_num 8483; puts $output_file "  component OBUFT_LVCMOS33_F_2"
set line_num 8484; puts $output_file "    port("
set line_num 8485; puts $output_file "      O : out std_ulogic;"
set line_num 8486; puts $output_file ""
set line_num 8487; puts $output_file "      I : in  std_ulogic;"
set line_num 8488; puts $output_file "      T : in  std_ulogic"
set line_num 8489; puts $output_file "      );"
set line_num 8490; puts $output_file "  end component;"
set line_num 8491; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_2 : component is true;"
set line_num 8492; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_2 : component is \"O\";"
set line_num 8493; puts $output_file ""
set line_num 8494; puts $output_file "  component OBUFT_LVCMOS33_F_24"
set line_num 8495; puts $output_file "    port("
set line_num 8496; puts $output_file "      O : out std_ulogic;"
set line_num 8497; puts $output_file ""
set line_num 8498; puts $output_file "      I : in  std_ulogic;"
set line_num 8499; puts $output_file "      T : in  std_ulogic"
set line_num 8500; puts $output_file "      );"
set line_num 8501; puts $output_file "  end component;"
set line_num 8502; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_24 : component is true;"
set line_num 8503; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_24 : component is \"O\";"
set line_num 8504; puts $output_file ""
set line_num 8505; puts $output_file "  component OBUFT_LVCMOS33_F_4"
set line_num 8506; puts $output_file "    port("
set line_num 8507; puts $output_file "      O : out std_ulogic;"
set line_num 8508; puts $output_file ""
set line_num 8509; puts $output_file "      I : in  std_ulogic;"
set line_num 8510; puts $output_file "      T : in  std_ulogic"
set line_num 8511; puts $output_file "      );"
set line_num 8512; puts $output_file "  end component;"
set line_num 8513; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_4 : component is true;"
set line_num 8514; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_4 : component is \"O\";"
set line_num 8515; puts $output_file ""
set line_num 8516; puts $output_file "  component OBUFT_LVCMOS33_F_6"
set line_num 8517; puts $output_file "    port("
set line_num 8518; puts $output_file "      O : out std_ulogic;"
set line_num 8519; puts $output_file ""
set line_num 8520; puts $output_file "      I : in  std_ulogic;"
set line_num 8521; puts $output_file "      T : in  std_ulogic"
set line_num 8522; puts $output_file "      );"
set line_num 8523; puts $output_file "  end component;"
set line_num 8524; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_6 : component is true;"
set line_num 8525; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_6 : component is \"O\";"
set line_num 8526; puts $output_file ""
set line_num 8527; puts $output_file "  component OBUFT_LVCMOS33_F_8"
set line_num 8528; puts $output_file "    port("
set line_num 8529; puts $output_file "      O : out std_ulogic;"
set line_num 8530; puts $output_file ""
set line_num 8531; puts $output_file "      I : in  std_ulogic;"
set line_num 8532; puts $output_file "      T : in  std_ulogic"
set line_num 8533; puts $output_file "      );"
set line_num 8534; puts $output_file "  end component;"
set line_num 8535; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_F_8 : component is true;"
set line_num 8536; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_F_8 : component is \"O\";"
set line_num 8537; puts $output_file ""
set line_num 8538; puts $output_file "  component OBUFT_LVCMOS33_S_12"
set line_num 8539; puts $output_file "    port("
set line_num 8540; puts $output_file "      O : out std_ulogic;"
set line_num 8541; puts $output_file ""
set line_num 8542; puts $output_file "      I : in  std_ulogic;"
set line_num 8543; puts $output_file "      T : in  std_ulogic"
set line_num 8544; puts $output_file "      );"
set line_num 8545; puts $output_file "  end component;"
set line_num 8546; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_12 : component is true;"
set line_num 8547; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_12 : component is \"O\";"
set line_num 8548; puts $output_file ""
set line_num 8549; puts $output_file "  component OBUFT_LVCMOS33_S_16"
set line_num 8550; puts $output_file "    port("
set line_num 8551; puts $output_file "      O : out std_ulogic;"
set line_num 8552; puts $output_file ""
set line_num 8553; puts $output_file "      I : in  std_ulogic;"
set line_num 8554; puts $output_file "      T : in  std_ulogic"
set line_num 8555; puts $output_file "      );"
set line_num 8556; puts $output_file "  end component;"
set line_num 8557; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_16 : component is true;"
set line_num 8558; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_16 : component is \"O\";"
set line_num 8559; puts $output_file ""
set line_num 8560; puts $output_file "  component OBUFT_LVCMOS33_S_2"
set line_num 8561; puts $output_file "    port("
set line_num 8562; puts $output_file "      O : out std_ulogic;"
set line_num 8563; puts $output_file ""
set line_num 8564; puts $output_file "      I : in  std_ulogic;"
set line_num 8565; puts $output_file "      T : in  std_ulogic"
set line_num 8566; puts $output_file "      );"
set line_num 8567; puts $output_file "  end component;"
set line_num 8568; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_2 : component is true;"
set line_num 8569; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_2 : component is \"O\";"
set line_num 8570; puts $output_file ""
set line_num 8571; puts $output_file "  component OBUFT_LVCMOS33_S_24"
set line_num 8572; puts $output_file "    port("
set line_num 8573; puts $output_file "      O : out std_ulogic;"
set line_num 8574; puts $output_file ""
set line_num 8575; puts $output_file "      I : in  std_ulogic;"
set line_num 8576; puts $output_file "      T : in  std_ulogic"
set line_num 8577; puts $output_file "      );"
set line_num 8578; puts $output_file "  end component;"
set line_num 8579; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_24 : component is true;"
set line_num 8580; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_24 : component is \"O\";"
set line_num 8581; puts $output_file ""
set line_num 8582; puts $output_file "  component OBUFT_LVCMOS33_S_4"
set line_num 8583; puts $output_file "    port("
set line_num 8584; puts $output_file "      O : out std_ulogic;"
set line_num 8585; puts $output_file "  "
set line_num 8586; puts $output_file "      I : in  std_ulogic;"
set line_num 8587; puts $output_file "      T : in  std_ulogic"
set line_num 8588; puts $output_file "      );"
set line_num 8589; puts $output_file "  end component;"
set line_num 8590; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_4 : component is true;"
set line_num 8591; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_4 : component is \"O\";"
set line_num 8592; puts $output_file ""
set line_num 8593; puts $output_file "  component OBUFT_LVCMOS33_S_6"
set line_num 8594; puts $output_file "    port("
set line_num 8595; puts $output_file "      O : out std_ulogic;"
set line_num 8596; puts $output_file ""
set line_num 8597; puts $output_file "      I : in  std_ulogic;"
set line_num 8598; puts $output_file "      T : in  std_ulogic"
set line_num 8599; puts $output_file "      );"
set line_num 8600; puts $output_file "  end component;"
set line_num 8601; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_6 : component is true;"
set line_num 8602; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_6 : component is \"O\";"
set line_num 8603; puts $output_file ""
set line_num 8604; puts $output_file "  component OBUFT_LVCMOS33_S_8"
set line_num 8605; puts $output_file "    port("
set line_num 8606; puts $output_file "      O : out std_ulogic;"
set line_num 8607; puts $output_file ""
set line_num 8608; puts $output_file "      I : in  std_ulogic;"
set line_num 8609; puts $output_file "      T : in  std_ulogic"
set line_num 8610; puts $output_file "      );"
set line_num 8611; puts $output_file "  end component;"
set line_num 8612; puts $output_file "attribute syn_black_box of OBUFT_LVCMOS33_S_8 : component is true;"
set line_num 8613; puts $output_file "attribute black_box_tri_pins of OBUFT_LVCMOS33_S_8 : component is \"O\";"
set line_num 8614; puts $output_file ""
set line_num 8615; puts $output_file "  component OBUFT_LVDCI_15"
set line_num 8616; puts $output_file "    port("
set line_num 8617; puts $output_file "      O : out std_ulogic;"
set line_num 8618; puts $output_file ""
set line_num 8619; puts $output_file "      I : in  std_ulogic;"
set line_num 8620; puts $output_file "      T : in  std_ulogic"
set line_num 8621; puts $output_file "      );"
set line_num 8622; puts $output_file "  end component;"
set line_num 8623; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_15 : component is true;"
set line_num 8624; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_15 : component is \"O\";"
set line_num 8625; puts $output_file ""
set line_num 8626; puts $output_file "  component OBUFT_LVDCI_18"
set line_num 8627; puts $output_file "    port("
set line_num 8628; puts $output_file "      O : out std_ulogic;"
set line_num 8629; puts $output_file ""
set line_num 8630; puts $output_file "      I : in  std_ulogic;"
set line_num 8631; puts $output_file "      T : in  std_ulogic"
set line_num 8632; puts $output_file "      );"
set line_num 8633; puts $output_file "  end component;"
set line_num 8634; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_18 : component is true;"
set line_num 8635; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_18 : component is \"O\";"
set line_num 8636; puts $output_file ""
set line_num 8637; puts $output_file "  component OBUFT_LVDCI_25"
set line_num 8638; puts $output_file "    port("
set line_num 8639; puts $output_file "      O : out std_ulogic;"
set line_num 8640; puts $output_file ""
set line_num 8641; puts $output_file "      I : in  std_ulogic;"
set line_num 8642; puts $output_file "      T : in  std_ulogic"
set line_num 8643; puts $output_file "      );"
set line_num 8644; puts $output_file "  end component;"
set line_num 8645; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_25 : component is true;"
set line_num 8646; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_25 : component is \"O\";"
set line_num 8647; puts $output_file ""
set line_num 8648; puts $output_file "  component OBUFT_LVDCI_33"
set line_num 8649; puts $output_file "    port("
set line_num 8650; puts $output_file "      O : out std_ulogic;"
set line_num 8651; puts $output_file ""
set line_num 8652; puts $output_file "      I : in  std_ulogic;"
set line_num 8653; puts $output_file "      T : in  std_ulogic"
set line_num 8654; puts $output_file "      );"
set line_num 8655; puts $output_file "  end component;"
set line_num 8656; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_33 : component is true;"
set line_num 8657; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_33 : component is \"O\";"
set line_num 8658; puts $output_file ""
set line_num 8659; puts $output_file "  component OBUFT_LVDCI_DV2_15"
set line_num 8660; puts $output_file "    port("
set line_num 8661; puts $output_file "      O : out std_ulogic;"
set line_num 8662; puts $output_file ""
set line_num 8663; puts $output_file "      I : in  std_ulogic;"
set line_num 8664; puts $output_file "      T : in  std_ulogic"
set line_num 8665; puts $output_file "      );"
set line_num 8666; puts $output_file "  end component;"
set line_num 8667; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_DV2_15 : component is true;"
set line_num 8668; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_DV2_15 : component is \"O\";"
set line_num 8669; puts $output_file ""
set line_num 8670; puts $output_file "  component OBUFT_LVDCI_DV2_18"
set line_num 8671; puts $output_file "    port("
set line_num 8672; puts $output_file "      O : out std_ulogic;"
set line_num 8673; puts $output_file ""
set line_num 8674; puts $output_file "      I : in  std_ulogic;"
set line_num 8675; puts $output_file "      T : in  std_ulogic"
set line_num 8676; puts $output_file "      );"
set line_num 8677; puts $output_file "  end component;"
set line_num 8678; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_DV2_18 : component is true;"
set line_num 8679; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_DV2_18 : component is \"O\";"
set line_num 8680; puts $output_file ""
set line_num 8681; puts $output_file "  component OBUFT_LVDCI_DV2_25"
set line_num 8682; puts $output_file "    port("
set line_num 8683; puts $output_file "      O : out std_ulogic;"
set line_num 8684; puts $output_file "      I : in  std_ulogic;"
set line_num 8685; puts $output_file "      T : in  std_ulogic"
set line_num 8686; puts $output_file "      );"
set line_num 8687; puts $output_file "  end component;"
set line_num 8688; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_DV2_25 : component is true;"
set line_num 8689; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_DV2_25 : component is \"O\";"
set line_num 8690; puts $output_file ""
set line_num 8691; puts $output_file "  component OBUFT_LVDCI_DV2_33"
set line_num 8692; puts $output_file "    port("
set line_num 8693; puts $output_file "      O : out std_ulogic;"
set line_num 8694; puts $output_file ""
set line_num 8695; puts $output_file "      I : in  std_ulogic;"
set line_num 8696; puts $output_file "      T : in  std_ulogic"
set line_num 8697; puts $output_file "      );"
set line_num 8698; puts $output_file "  end component;"
set line_num 8699; puts $output_file "attribute syn_black_box of OBUFT_LVDCI_DV2_33 : component is true;"
set line_num 8700; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDCI_DV2_33 : component is \"O\";"
set line_num 8701; puts $output_file ""
set line_num 8702; puts $output_file "  component OBUFT_LVDS"
set line_num 8703; puts $output_file "    port("
set line_num 8704; puts $output_file "      O : out std_ulogic;"
set line_num 8705; puts $output_file ""
set line_num 8706; puts $output_file "      I : in  std_ulogic;"
set line_num 8707; puts $output_file "      T : in  std_ulogic"
set line_num 8708; puts $output_file "      );"
set line_num 8709; puts $output_file "  end component;"
set line_num 8710; puts $output_file "attribute syn_black_box of OBUFT_LVDS : component is true;"
set line_num 8711; puts $output_file "attribute black_box_tri_pins of OBUFT_LVDS : component is \"O\";"
set line_num 8712; puts $output_file ""
set line_num 8713; puts $output_file "  component OBUFT_LVPECL"
set line_num 8714; puts $output_file "    port("
set line_num 8715; puts $output_file "      O : out std_ulogic;"
set line_num 8716; puts $output_file ""
set line_num 8717; puts $output_file "      I : in  std_ulogic;"
set line_num 8718; puts $output_file "      T : in  std_ulogic"
set line_num 8719; puts $output_file "      );"
set line_num 8720; puts $output_file "  end component;"
set line_num 8721; puts $output_file "attribute syn_black_box of OBUFT_LVPECL : component is true;"
set line_num 8722; puts $output_file "attribute black_box_tri_pins of OBUFT_LVPECL : component is \"O\";"
set line_num 8723; puts $output_file ""
set line_num 8724; puts $output_file "  component OBUFT_LVTTL"
set line_num 8725; puts $output_file "    port("
set line_num 8726; puts $output_file "      O : out std_ulogic;"
set line_num 8727; puts $output_file ""
set line_num 8728; puts $output_file "      I : in  std_ulogic;"
set line_num 8729; puts $output_file "      T : in  std_ulogic"
set line_num 8730; puts $output_file "      );"
set line_num 8731; puts $output_file "  end component;"
set line_num 8732; puts $output_file "attribute syn_black_box of OBUFT_LVTTL : component is true;"
set line_num 8733; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL : component is \"O\";"
set line_num 8734; puts $output_file ""
set line_num 8735; puts $output_file "  component OBUFT_LVTTL_F_12"
set line_num 8736; puts $output_file "    port("
set line_num 8737; puts $output_file "      O : out std_ulogic;"
set line_num 8738; puts $output_file ""
set line_num 8739; puts $output_file "      I : in  std_ulogic;"
set line_num 8740; puts $output_file "      T : in  std_ulogic"
set line_num 8741; puts $output_file "      );"
set line_num 8742; puts $output_file "  end component;"
set line_num 8743; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_12 : component is true;"
set line_num 8744; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_12 : component is \"O\";"
set line_num 8745; puts $output_file ""
set line_num 8746; puts $output_file "  component OBUFT_LVTTL_F_16"
set line_num 8747; puts $output_file "    port("
set line_num 8748; puts $output_file "      O : out std_ulogic;"
set line_num 8749; puts $output_file ""
set line_num 8750; puts $output_file "      I : in  std_ulogic;"
set line_num 8751; puts $output_file "      T : in  std_ulogic"
set line_num 8752; puts $output_file "      );"
set line_num 8753; puts $output_file "  end component;"
set line_num 8754; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_16 : component is true;"
set line_num 8755; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_16 : component is \"O\";"
set line_num 8756; puts $output_file ""
set line_num 8757; puts $output_file "  component OBUFT_LVTTL_F_2"
set line_num 8758; puts $output_file "    port("
set line_num 8759; puts $output_file "      O : out std_ulogic;"
set line_num 8760; puts $output_file "      "
set line_num 8761; puts $output_file "      I : in  std_ulogic;"
set line_num 8762; puts $output_file "      T : in  std_ulogic"
set line_num 8763; puts $output_file "      );"
set line_num 8764; puts $output_file "  end component;"
set line_num 8765; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_2 : component is true;"
set line_num 8766; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_2 : component is \"O\";"
set line_num 8767; puts $output_file ""
set line_num 8768; puts $output_file "  component OBUFT_LVTTL_F_24"
set line_num 8769; puts $output_file "    port("
set line_num 8770; puts $output_file "      O : out std_ulogic;"
set line_num 8771; puts $output_file "      "
set line_num 8772; puts $output_file "      I : in  std_ulogic;"
set line_num 8773; puts $output_file "      T : in  std_ulogic"
set line_num 8774; puts $output_file "      );"
set line_num 8775; puts $output_file "  end component;"
set line_num 8776; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_24 : component is true;"
set line_num 8777; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_24 : component is \"O\";"
set line_num 8778; puts $output_file ""
set line_num 8779; puts $output_file "  component OBUFT_LVTTL_F_4"
set line_num 8780; puts $output_file "    port("
set line_num 8781; puts $output_file "      O : out std_ulogic;"
set line_num 8782; puts $output_file "      "
set line_num 8783; puts $output_file "      I : in  std_ulogic;"
set line_num 8784; puts $output_file "      T : in  std_ulogic"
set line_num 8785; puts $output_file "      );"
set line_num 8786; puts $output_file "  end component;"
set line_num 8787; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_4 : component is true;"
set line_num 8788; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_4 : component is \"O\";"
set line_num 8789; puts $output_file ""
set line_num 8790; puts $output_file "  component OBUFT_LVTTL_F_6"
set line_num 8791; puts $output_file "    port("
set line_num 8792; puts $output_file "      O : out std_ulogic;"
set line_num 8793; puts $output_file "      "
set line_num 8794; puts $output_file "      I : in  std_ulogic;"
set line_num 8795; puts $output_file "      T : in  std_ulogic"
set line_num 8796; puts $output_file "      );"
set line_num 8797; puts $output_file "  end component;"
set line_num 8798; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_6 : component is true;"
set line_num 8799; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_6 : component is \"O\";"
set line_num 8800; puts $output_file ""
set line_num 8801; puts $output_file "  component OBUFT_LVTTL_F_8"
set line_num 8802; puts $output_file "    port("
set line_num 8803; puts $output_file "      O : out std_ulogic;"
set line_num 8804; puts $output_file ""
set line_num 8805; puts $output_file "      I : in  std_ulogic;"
set line_num 8806; puts $output_file "      T : in  std_ulogic"
set line_num 8807; puts $output_file "      );"
set line_num 8808; puts $output_file "  end component;"
set line_num 8809; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_F_8 : component is true;"
set line_num 8810; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_F_8 : component is \"O\";"
set line_num 8811; puts $output_file ""
set line_num 8812; puts $output_file "  component OBUFT_LVTTL_S_12"
set line_num 8813; puts $output_file "    port("
set line_num 8814; puts $output_file "      O : out std_ulogic;"
set line_num 8815; puts $output_file ""
set line_num 8816; puts $output_file "      I : in  std_ulogic;"
set line_num 8817; puts $output_file "      T : in  std_ulogic"
set line_num 8818; puts $output_file "      );"
set line_num 8819; puts $output_file "  end component;"
set line_num 8820; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_12 : component is true;"
set line_num 8821; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_12 : component is \"O\";"
set line_num 8822; puts $output_file ""
set line_num 8823; puts $output_file "  component OBUFT_LVTTL_S_16"
set line_num 8824; puts $output_file "    port("
set line_num 8825; puts $output_file "      O : out std_ulogic;"
set line_num 8826; puts $output_file ""
set line_num 8827; puts $output_file "      I : in  std_ulogic;"
set line_num 8828; puts $output_file "      T : in  std_ulogic"
set line_num 8829; puts $output_file "      );"
set line_num 8830; puts $output_file "  end component;"
set line_num 8831; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_16 : component is true;"
set line_num 8832; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_16 : component is \"O\";"
set line_num 8833; puts $output_file ""
set line_num 8834; puts $output_file "  component OBUFT_LVTTL_S_2"
set line_num 8835; puts $output_file "    port("
set line_num 8836; puts $output_file "      O : out std_ulogic;"
set line_num 8837; puts $output_file ""
set line_num 8838; puts $output_file "      I : in  std_ulogic;"
set line_num 8839; puts $output_file "      T : in  std_ulogic"
set line_num 8840; puts $output_file "      );"
set line_num 8841; puts $output_file "  end component;"
set line_num 8842; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_2 : component is true;"
set line_num 8843; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_2 : component is \"O\";"
set line_num 8844; puts $output_file ""
set line_num 8845; puts $output_file "  component OBUFT_LVTTL_S_24"
set line_num 8846; puts $output_file "    port("
set line_num 8847; puts $output_file "      O : out std_ulogic;"
set line_num 8848; puts $output_file ""
set line_num 8849; puts $output_file "      I : in  std_ulogic;"
set line_num 8850; puts $output_file "      T : in  std_ulogic"
set line_num 8851; puts $output_file "      );"
set line_num 8852; puts $output_file "  end component;"
set line_num 8853; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_24 : component is true;"
set line_num 8854; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_24 : component is \"O\";"
set line_num 8855; puts $output_file ""
set line_num 8856; puts $output_file "  component OBUFT_LVTTL_S_4"
set line_num 8857; puts $output_file "    port("
set line_num 8858; puts $output_file "      O : out std_ulogic;"
set line_num 8859; puts $output_file ""
set line_num 8860; puts $output_file "      I : in  std_ulogic;"
set line_num 8861; puts $output_file "      T : in  std_ulogic"
set line_num 8862; puts $output_file "      );"
set line_num 8863; puts $output_file "  end component;"
set line_num 8864; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_4 : component is true;"
set line_num 8865; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_4 : component is \"O\";"
set line_num 8866; puts $output_file ""
set line_num 8867; puts $output_file "  component OBUFT_LVTTL_S_6"
set line_num 8868; puts $output_file "    port("
set line_num 8869; puts $output_file "      O : out std_ulogic;"
set line_num 8870; puts $output_file ""
set line_num 8871; puts $output_file "      I : in  std_ulogic;"
set line_num 8872; puts $output_file "      T : in  std_ulogic"
set line_num 8873; puts $output_file "      );"
set line_num 8874; puts $output_file "  end component;"
set line_num 8875; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_6 : component is true;"
set line_num 8876; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_6 : component is \"O\";"
set line_num 8877; puts $output_file ""
set line_num 8878; puts $output_file "  component OBUFT_LVTTL_S_8"
set line_num 8879; puts $output_file "    port("
set line_num 8880; puts $output_file "      O : out std_ulogic;"
set line_num 8881; puts $output_file ""
set line_num 8882; puts $output_file "      I : in  std_ulogic;"
set line_num 8883; puts $output_file "      T : in  std_ulogic"
set line_num 8884; puts $output_file "      );"
set line_num 8885; puts $output_file "  end component;"
set line_num 8886; puts $output_file "attribute syn_black_box of OBUFT_LVTTL_S_8 : component is true;"
set line_num 8887; puts $output_file "attribute black_box_tri_pins of OBUFT_LVTTL_S_8 : component is \"O\";"
set line_num 8888; puts $output_file ""
set line_num 8889; puts $output_file "  component OBUFT_PCI33_3"
set line_num 8890; puts $output_file "    port("
set line_num 8891; puts $output_file "      O : out std_ulogic;"
set line_num 8892; puts $output_file ""
set line_num 8893; puts $output_file "      I : in  std_ulogic;"
set line_num 8894; puts $output_file "      T : in  std_ulogic"
set line_num 8895; puts $output_file "      );"
set line_num 8896; puts $output_file "  end component;"
set line_num 8897; puts $output_file "attribute syn_black_box of OBUFT_PCI33_3 : component is true;"
set line_num 8898; puts $output_file "attribute black_box_tri_pins of OBUFT_PCI33_3 : component is \"O\";"
set line_num 8899; puts $output_file ""
set line_num 8900; puts $output_file "  component OBUFT_PCI33_5"
set line_num 8901; puts $output_file "    port("
set line_num 8902; puts $output_file "      O : out std_ulogic;"
set line_num 8903; puts $output_file ""
set line_num 8904; puts $output_file "      I : in  std_ulogic;"
set line_num 8905; puts $output_file "      T : in  std_ulogic"
set line_num 8906; puts $output_file "      );"
set line_num 8907; puts $output_file "  end component;"
set line_num 8908; puts $output_file "attribute syn_black_box of OBUFT_PCI33_5 : component is true;"
set line_num 8909; puts $output_file "attribute black_box_tri_pins of OBUFT_PCI33_5 : component is \"O\";"
set line_num 8910; puts $output_file ""
set line_num 8911; puts $output_file "  component OBUFT_PCI66_3"
set line_num 8912; puts $output_file "    port("
set line_num 8913; puts $output_file "      O : out std_ulogic;"
set line_num 8914; puts $output_file ""
set line_num 8915; puts $output_file "      I : in  std_ulogic;"
set line_num 8916; puts $output_file "      T : in  std_ulogic"
set line_num 8917; puts $output_file "      );"
set line_num 8918; puts $output_file "  end component;"
set line_num 8919; puts $output_file "attribute syn_black_box of OBUFT_PCI66_3 : component is true;"
set line_num 8920; puts $output_file "attribute black_box_tri_pins of OBUFT_PCI66_3 : component is \"O\";"
set line_num 8921; puts $output_file ""
set line_num 8922; puts $output_file "  component OBUFT_PCIX"
set line_num 8923; puts $output_file "    port("
set line_num 8924; puts $output_file "      O : out std_ulogic;"
set line_num 8925; puts $output_file ""
set line_num 8926; puts $output_file "      I : in  std_ulogic;"
set line_num 8927; puts $output_file "      T : in  std_ulogic"
set line_num 8928; puts $output_file "      );"
set line_num 8929; puts $output_file "  end component;"
set line_num 8930; puts $output_file "attribute syn_black_box of OBUFT_PCIX : component is true;"
set line_num 8931; puts $output_file "attribute black_box_tri_pins of OBUFT_PCIX : component is \"O\";"
set line_num 8932; puts $output_file ""
set line_num 8933; puts $output_file "  component OBUFT_PCIX66_3"
set line_num 8934; puts $output_file "    port("
set line_num 8935; puts $output_file "      O : out std_ulogic;"
set line_num 8936; puts $output_file ""
set line_num 8937; puts $output_file "      I : in  std_ulogic;"
set line_num 8938; puts $output_file "      T : in  std_ulogic"
set line_num 8939; puts $output_file "      );"
set line_num 8940; puts $output_file "  end component;"
set line_num 8941; puts $output_file "attribute syn_black_box of OBUFT_PCIX66_3 : component is true;"
set line_num 8942; puts $output_file "attribute black_box_tri_pins of OBUFT_PCIX66_3 : component is \"O\";"
set line_num 8943; puts $output_file ""
set line_num 8944; puts $output_file "  component OBUFT_S_12"
set line_num 8945; puts $output_file "    port("
set line_num 8946; puts $output_file "      O : out std_ulogic;"
set line_num 8947; puts $output_file ""
set line_num 8948; puts $output_file "      I : in  std_ulogic;"
set line_num 8949; puts $output_file "      T : in  std_ulogic"
set line_num 8950; puts $output_file "      );"
set line_num 8951; puts $output_file "  end component;"
set line_num 8952; puts $output_file "attribute syn_black_box of OBUFT_S_12 : component is true;"
set line_num 8953; puts $output_file "attribute black_box_tri_pins of OBUFT_S_12 : component is \"O\";"
set line_num 8954; puts $output_file ""
set line_num 8955; puts $output_file "  component OBUFT_S_16"
set line_num 8956; puts $output_file "    port("
set line_num 8957; puts $output_file "      O : out std_ulogic;"
set line_num 8958; puts $output_file ""
set line_num 8959; puts $output_file "      I : in  std_ulogic;"
set line_num 8960; puts $output_file "      T : in  std_ulogic"
set line_num 8961; puts $output_file "      );"
set line_num 8962; puts $output_file "  end component;"
set line_num 8963; puts $output_file "attribute syn_black_box of OBUFT_S_16 : component is true;"
set line_num 8964; puts $output_file "attribute black_box_tri_pins of OBUFT_S_16 : component is \"O\";"
set line_num 8965; puts $output_file ""
set line_num 8966; puts $output_file "  component OBUFT_S_2"
set line_num 8967; puts $output_file "    port("
set line_num 8968; puts $output_file "      O : out std_ulogic;"
set line_num 8969; puts $output_file ""
set line_num 8970; puts $output_file "      I : in  std_ulogic;"
set line_num 8971; puts $output_file "      T : in  std_ulogic"
set line_num 8972; puts $output_file "      );"
set line_num 8973; puts $output_file "  end component;"
set line_num 8974; puts $output_file "attribute syn_black_box of OBUFT_S_2 : component is true;"
set line_num 8975; puts $output_file "attribute black_box_tri_pins of OBUFT_S_2 : component is \"O\";"
set line_num 8976; puts $output_file ""
set line_num 8977; puts $output_file "  component OBUFT_S_24"
set line_num 8978; puts $output_file "    port("
set line_num 8979; puts $output_file "      O : out std_ulogic;"
set line_num 8980; puts $output_file ""
set line_num 8981; puts $output_file "      I : in  std_ulogic;"
set line_num 8982; puts $output_file "      T : in  std_ulogic"
set line_num 8983; puts $output_file "      );"
set line_num 8984; puts $output_file "  end component;"
set line_num 8985; puts $output_file "attribute syn_black_box of OBUFT_S_24 : component is true;"
set line_num 8986; puts $output_file "attribute black_box_tri_pins of OBUFT_S_24 : component is \"O\";"
set line_num 8987; puts $output_file ""
set line_num 8988; puts $output_file "  component OBUFT_S_4"
set line_num 8989; puts $output_file "    port("
set line_num 8990; puts $output_file "      O : out std_ulogic;"
set line_num 8991; puts $output_file ""
set line_num 8992; puts $output_file "      I : in  std_ulogic;"
set line_num 8993; puts $output_file "      T : in  std_ulogic"
set line_num 8994; puts $output_file "      );"
set line_num 8995; puts $output_file "  end component;"
set line_num 8996; puts $output_file "attribute syn_black_box of OBUFT_S_4 : component is true;"
set line_num 8997; puts $output_file "attribute black_box_tri_pins of OBUFT_S_4 : component is \"O\";"
set line_num 8998; puts $output_file ""
set line_num 8999; puts $output_file "  component OBUFT_S_6"
set line_num 9000; puts $output_file "    port("
set line_num 9001; puts $output_file "      O : out std_ulogic;"
set line_num 9002; puts $output_file ""
set line_num 9003; puts $output_file "      I : in  std_ulogic;"
set line_num 9004; puts $output_file "      T : in  std_ulogic"
set line_num 9005; puts $output_file "      );"
set line_num 9006; puts $output_file "  end component;"
set line_num 9007; puts $output_file "attribute syn_black_box of OBUFT_S_6 : component is true;"
set line_num 9008; puts $output_file "attribute black_box_tri_pins of OBUFT_S_6 : component is \"O\";"
set line_num 9009; puts $output_file ""
set line_num 9010; puts $output_file "  component OBUFT_S_8"
set line_num 9011; puts $output_file "    port("
set line_num 9012; puts $output_file "      O : out std_ulogic;"
set line_num 9013; puts $output_file ""
set line_num 9014; puts $output_file "      I : in  std_ulogic;"
set line_num 9015; puts $output_file "      T : in  std_ulogic"
set line_num 9016; puts $output_file "      );"
set line_num 9017; puts $output_file "  end component;"
set line_num 9018; puts $output_file "attribute syn_black_box of OBUFT_S_8 : component is true;"
set line_num 9019; puts $output_file "attribute black_box_tri_pins of OBUFT_S_8 : component is \"O\";"
set line_num 9020; puts $output_file ""
set line_num 9021; puts $output_file "  component OBUFT_SSTL18_I"
set line_num 9022; puts $output_file "    port("
set line_num 9023; puts $output_file "      O : out std_ulogic;"
set line_num 9024; puts $output_file ""
set line_num 9025; puts $output_file "      I : in  std_ulogic;"
set line_num 9026; puts $output_file "      T : in  std_ulogic"
set line_num 9027; puts $output_file "      );"
set line_num 9028; puts $output_file "  end component;"
set line_num 9029; puts $output_file "attribute syn_black_box of OBUFT_SSTL18_I : component is true;"
set line_num 9030; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL18_I : component is \"O\";"
set line_num 9031; puts $output_file ""
set line_num 9032; puts $output_file "  component OBUFT_SSTL18_I_DCI"
set line_num 9033; puts $output_file "    port("
set line_num 9034; puts $output_file "      O : out std_ulogic;"
set line_num 9035; puts $output_file ""
set line_num 9036; puts $output_file "      I : in  std_ulogic;"
set line_num 9037; puts $output_file "      T : in  std_ulogic"
set line_num 9038; puts $output_file "      );"
set line_num 9039; puts $output_file "  end component;"
set line_num 9040; puts $output_file "attribute syn_black_box of OBUFT_SSTL18_I_DCI : component is true;"
set line_num 9041; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL18_I_DCI : component is \"O\";"
set line_num 9042; puts $output_file ""
set line_num 9043; puts $output_file "  component OBUFT_SSTL18_II"
set line_num 9044; puts $output_file "    port("
set line_num 9045; puts $output_file "      O : out std_ulogic;"
set line_num 9046; puts $output_file ""
set line_num 9047; puts $output_file "      I : in  std_ulogic;"
set line_num 9048; puts $output_file "      T : in  std_ulogic"
set line_num 9049; puts $output_file "      );"
set line_num 9050; puts $output_file "  end component;"
set line_num 9051; puts $output_file "attribute syn_black_box of OBUFT_SSTL18_II : component is true;"
set line_num 9052; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL18_II : component is \"O\";"
set line_num 9053; puts $output_file ""
set line_num 9054; puts $output_file "  component OBUFT_SSTL18_II_DCI"
set line_num 9055; puts $output_file "    port("
set line_num 9056; puts $output_file "      O : out std_ulogic;"
set line_num 9057; puts $output_file ""
set line_num 9058; puts $output_file "      I : in  std_ulogic;"
set line_num 9059; puts $output_file "      T : in  std_ulogic"
set line_num 9060; puts $output_file "      );"
set line_num 9061; puts $output_file "  end component;"
set line_num 9062; puts $output_file "attribute syn_black_box of OBUFT_SSTL18_II_DCI : component is true;"
set line_num 9063; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL18_II_DCI : component is \"O\";"
set line_num 9064; puts $output_file ""
set line_num 9065; puts $output_file "  component OBUFT_SSTL2_I"
set line_num 9066; puts $output_file "    port("
set line_num 9067; puts $output_file "      O : out std_ulogic;"
set line_num 9068; puts $output_file ""
set line_num 9069; puts $output_file "      I : in  std_ulogic;"
set line_num 9070; puts $output_file "      T : in  std_ulogic"
set line_num 9071; puts $output_file "      );"
set line_num 9072; puts $output_file "  end component;"
set line_num 9073; puts $output_file "attribute syn_black_box of OBUFT_SSTL2_I : component is true;"
set line_num 9074; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL2_I : component is \"O\";"
set line_num 9075; puts $output_file ""
set line_num 9076; puts $output_file "  component OBUFT_SSTL2_I_DCI"
set line_num 9077; puts $output_file "    port("
set line_num 9078; puts $output_file "      O : out std_ulogic;"
set line_num 9079; puts $output_file ""
set line_num 9080; puts $output_file "      I : in  std_ulogic;"
set line_num 9081; puts $output_file "      T : in  std_ulogic"
set line_num 9082; puts $output_file "      );"
set line_num 9083; puts $output_file "  end component;"
set line_num 9084; puts $output_file "attribute syn_black_box of OBUFT_SSTL2_I_DCI : component is true;"
set line_num 9085; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL2_I_DCI : component is \"O\";"
set line_num 9086; puts $output_file ""
set line_num 9087; puts $output_file "  component OBUFT_SSTL2_II"
set line_num 9088; puts $output_file "    port("
set line_num 9089; puts $output_file "      O : out std_ulogic;"
set line_num 9090; puts $output_file ""
set line_num 9091; puts $output_file "      I : in  std_ulogic;"
set line_num 9092; puts $output_file "      T : in  std_ulogic"
set line_num 9093; puts $output_file "      );"
set line_num 9094; puts $output_file "  end component;"
set line_num 9095; puts $output_file "attribute syn_black_box of OBUFT_SSTL2_II : component is true;"
set line_num 9096; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL2_II : component is \"O\";"
set line_num 9097; puts $output_file ""
set line_num 9098; puts $output_file "  component OBUFT_SSTL2_II_DCI"
set line_num 9099; puts $output_file "    port("
set line_num 9100; puts $output_file "      O : out std_ulogic;"
set line_num 9101; puts $output_file ""
set line_num 9102; puts $output_file "      I : in  std_ulogic;"
set line_num 9103; puts $output_file "      T : in  std_ulogic"
set line_num 9104; puts $output_file "      );"
set line_num 9105; puts $output_file "  end component;"
set line_num 9106; puts $output_file "attribute syn_black_box of OBUFT_SSTL2_II_DCI : component is true;"
set line_num 9107; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL2_II_DCI : component is \"O\";"
set line_num 9108; puts $output_file ""
set line_num 9109; puts $output_file "  component OBUFT_SSTL3_I"
set line_num 9110; puts $output_file "    port("
set line_num 9111; puts $output_file "      O : out std_ulogic;"
set line_num 9112; puts $output_file ""
set line_num 9113; puts $output_file "      I : in  std_ulogic;"
set line_num 9114; puts $output_file "      T : in  std_ulogic"
set line_num 9115; puts $output_file "      );"
set line_num 9116; puts $output_file "  end component;"
set line_num 9117; puts $output_file "attribute syn_black_box of OBUFT_SSTL3_I : component is true;"
set line_num 9118; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL3_I : component is \"O\";"
set line_num 9119; puts $output_file ""
set line_num 9120; puts $output_file "  component OBUFT_SSTL3_I_DCI"
set line_num 9121; puts $output_file "    port("
set line_num 9122; puts $output_file "      O : out std_ulogic;"
set line_num 9123; puts $output_file ""
set line_num 9124; puts $output_file "      I : in  std_ulogic;"
set line_num 9125; puts $output_file "      T : in  std_ulogic"
set line_num 9126; puts $output_file "      );"
set line_num 9127; puts $output_file "  end component;"
set line_num 9128; puts $output_file "attribute syn_black_box of OBUFT_SSTL3_I_DCI : component is true;"
set line_num 9129; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL3_I_DCI : component is \"O\";"
set line_num 9130; puts $output_file ""
set line_num 9131; puts $output_file "  component OBUFT_SSTL3_II"
set line_num 9132; puts $output_file "    port("
set line_num 9133; puts $output_file "      O : out std_ulogic;"
set line_num 9134; puts $output_file ""
set line_num 9135; puts $output_file "      I : in  std_ulogic;"
set line_num 9136; puts $output_file "      T : in  std_ulogic"
set line_num 9137; puts $output_file "      );"
set line_num 9138; puts $output_file "  end component;"
set line_num 9139; puts $output_file "attribute syn_black_box of OBUFT_SSTL3_II : component is true;"
set line_num 9140; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL3_II : component is \"O\";"
set line_num 9141; puts $output_file ""
set line_num 9142; puts $output_file "  component OBUFT_SSTL3_II_DCI"
set line_num 9143; puts $output_file "    port("
set line_num 9144; puts $output_file "      O : out std_ulogic;"
set line_num 9145; puts $output_file ""
set line_num 9146; puts $output_file "      I : in  std_ulogic;"
set line_num 9147; puts $output_file "      T : in  std_ulogic"
set line_num 9148; puts $output_file "      );"
set line_num 9149; puts $output_file "  end component;"
set line_num 9150; puts $output_file "attribute syn_black_box of OBUFT_SSTL3_II_DCI : component is true;"
set line_num 9151; puts $output_file "attribute black_box_tri_pins of OBUFT_SSTL3_II_DCI : component is \"O\";"
set line_num 9152; puts $output_file ""
set line_num 9153; puts $output_file "  component OBUFTDS"
set line_num 9154; puts $output_file "    generic("
set line_num 9155; puts $output_file "      CAPACITANCE : string     := \"DONT_CARE\";"
set line_num 9156; puts $output_file " 	DRIVE : integer	:= 12;"
set line_num 9157; puts $output_file "      IOSTANDARD  : string     := \"DEFAULT\""
set line_num 9158; puts $output_file "      );"
set line_num 9159; puts $output_file "  "
set line_num 9160; puts $output_file "    port("
set line_num 9161; puts $output_file "      O  : out std_ulogic;"
set line_num 9162; puts $output_file "      OB : out std_ulogic;"
set line_num 9163; puts $output_file "      I  : in  std_ulogic;"
set line_num 9164; puts $output_file "      T  : in  std_ulogic"
set line_num 9165; puts $output_file "      );"
set line_num 9166; puts $output_file "  end component;"
set line_num 9167; puts $output_file "attribute syn_black_box of OBUFTDS : component is true;"
set line_num 9168; puts $output_file "attribute black_box_tri_pins of OBUFTDS : component is \"O,OB\";"
set line_num 9169; puts $output_file ""
set line_num 9170; puts $output_file "  component OBUFTDS_BLVDS_25"
set line_num 9171; puts $output_file "    port("
set line_num 9172; puts $output_file "      O  : out std_ulogic;"
set line_num 9173; puts $output_file "      OB : out std_ulogic;"
set line_num 9174; puts $output_file "      "
set line_num 9175; puts $output_file "      I  : in  std_ulogic;"
set line_num 9176; puts $output_file "      T  : in  std_ulogic"
set line_num 9177; puts $output_file "      );"
set line_num 9178; puts $output_file "  end component;"
set line_num 9179; puts $output_file "attribute syn_black_box of OBUFTDS_BLVDS_25 : component is true;"
set line_num 9180; puts $output_file "attribute black_box_tri_pins of OBUFTDS_BLVDS_25 : component is \"O,OB\";"
set line_num 9181; puts $output_file ""
set line_num 9182; puts $output_file "  component OBUFTDS_LDT_25"
set line_num 9183; puts $output_file "    port("
set line_num 9184; puts $output_file "      O  : out std_ulogic;"
set line_num 9185; puts $output_file "      OB : out std_ulogic;"
set line_num 9186; puts $output_file ""
set line_num 9187; puts $output_file "      I  : in  std_ulogic;"
set line_num 9188; puts $output_file "      T  : in  std_ulogic"
set line_num 9189; puts $output_file "      );"
set line_num 9190; puts $output_file "  end component;"
set line_num 9191; puts $output_file "attribute syn_black_box of OBUFTDS_LDT_25 : component is true;"
set line_num 9192; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LDT_25 : component is \"O,OB\";"
set line_num 9193; puts $output_file ""
set line_num 9194; puts $output_file "  component OBUFTDS_LVDS_25"
set line_num 9195; puts $output_file "    port("
set line_num 9196; puts $output_file "      O  : out std_ulogic;"
set line_num 9197; puts $output_file "      OB : out std_ulogic;"
set line_num 9198; puts $output_file ""
set line_num 9199; puts $output_file "      I  : in  std_ulogic;"
set line_num 9200; puts $output_file "      T  : in  std_ulogic"
set line_num 9201; puts $output_file "      );"
set line_num 9202; puts $output_file "  end component;"
set line_num 9203; puts $output_file "attribute syn_black_box of OBUFTDS_LVDS_25 : component is true;"
set line_num 9204; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LVDS_25 : component is \"O,OB\";"
set line_num 9205; puts $output_file ""
set line_num 9206; puts $output_file "  component OBUFTDS_LVDS_33"
set line_num 9207; puts $output_file "    port("
set line_num 9208; puts $output_file "      O  : out std_ulogic;"
set line_num 9209; puts $output_file "      OB : out std_ulogic;"
set line_num 9210; puts $output_file ""
set line_num 9211; puts $output_file "      I  : in  std_ulogic;"
set line_num 9212; puts $output_file "      T  : in  std_ulogic"
set line_num 9213; puts $output_file "      );"
set line_num 9214; puts $output_file "  end component;"
set line_num 9215; puts $output_file "attribute syn_black_box of OBUFTDS_LVDS_33 : component is true;"
set line_num 9216; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LVDS_33 : component is \"O,OB\";"
set line_num 9217; puts $output_file ""
set line_num 9218; puts $output_file "  component OBUFTDS_LVDSEXT_25"
set line_num 9219; puts $output_file "    port("
set line_num 9220; puts $output_file "      O  : out std_ulogic;"
set line_num 9221; puts $output_file "      OB : out std_ulogic;"
set line_num 9222; puts $output_file "      "
set line_num 9223; puts $output_file "      I  : in  std_ulogic;"
set line_num 9224; puts $output_file "      T  : in  std_ulogic"
set line_num 9225; puts $output_file "      );"
set line_num 9226; puts $output_file "  end component;"
set line_num 9227; puts $output_file "attribute syn_black_box of OBUFTDS_LVDSEXT_25 : component is true;"
set line_num 9228; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LVDSEXT_25 : component is \"O,OB\";"
set line_num 9229; puts $output_file ""
set line_num 9230; puts $output_file "  component OBUFTDS_LVDSEXT_33"
set line_num 9231; puts $output_file "    port("
set line_num 9232; puts $output_file "      O  : out std_ulogic;"
set line_num 9233; puts $output_file "      OB : out std_ulogic;"
set line_num 9234; puts $output_file ""
set line_num 9235; puts $output_file "      I  : in  std_ulogic;"
set line_num 9236; puts $output_file "      T  : in  std_ulogic"
set line_num 9237; puts $output_file "      );"
set line_num 9238; puts $output_file "  end component;"
set line_num 9239; puts $output_file "attribute syn_black_box of OBUFTDS_LVDSEXT_33 : component is true;"
set line_num 9240; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LVDSEXT_33 : component is \"O,OB\";"
set line_num 9241; puts $output_file ""
set line_num 9242; puts $output_file "  component OBUFTDS_LVPECL_25"
set line_num 9243; puts $output_file "    port("
set line_num 9244; puts $output_file "      O  : out std_ulogic;"
set line_num 9245; puts $output_file "      OB : out std_ulogic;"
set line_num 9246; puts $output_file ""
set line_num 9247; puts $output_file "      I  : in  std_ulogic;"
set line_num 9248; puts $output_file "      T  : in  std_ulogic"
set line_num 9249; puts $output_file "      );"
set line_num 9250; puts $output_file "  end component;"
set line_num 9251; puts $output_file "attribute syn_black_box of OBUFTDS_LVPECL_25 : component is true;"
set line_num 9252; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LVPECL_25 : component is \"O,OB\";"
set line_num 9253; puts $output_file ""
set line_num 9254; puts $output_file "  component OBUFTDS_LVPECL_33"
set line_num 9255; puts $output_file "    port("
set line_num 9256; puts $output_file "      O  : out std_ulogic;"
set line_num 9257; puts $output_file "      OB : out std_ulogic;"
set line_num 9258; puts $output_file ""
set line_num 9259; puts $output_file "      I  : in  std_ulogic;"
set line_num 9260; puts $output_file "      T  : in  std_ulogic"
set line_num 9261; puts $output_file "      );"
set line_num 9262; puts $output_file "  end component;"
set line_num 9263; puts $output_file "attribute syn_black_box of OBUFTDS_LVPECL_33 : component is true;"
set line_num 9264; puts $output_file "attribute black_box_tri_pins of OBUFTDS_LVPECL_33 : component is \"O,OB\";"
set line_num 9265; puts $output_file ""
set line_num 9266; puts $output_file "  component OBUFTDS_ULVDS_25"
set line_num 9267; puts $output_file "    port("
set line_num 9268; puts $output_file "      O  : out std_ulogic;"
set line_num 9269; puts $output_file "      OB : out std_ulogic;"
set line_num 9270; puts $output_file ""
set line_num 9271; puts $output_file "      I  : in  std_ulogic;"
set line_num 9272; puts $output_file "      T  : in  std_ulogic"
set line_num 9273; puts $output_file "      );"
set line_num 9274; puts $output_file "  end component;"
set line_num 9275; puts $output_file "attribute syn_black_box of OBUFTDS_ULVDS_25 : component is true;"
set line_num 9276; puts $output_file "attribute black_box_tri_pins of OBUFTDS_ULVDS_25 : component is \"O,OB\";"
set line_num 9277; puts $output_file ""
set line_num 9278; puts $output_file "  component ODDR"
set line_num 9279; puts $output_file "  generic("
set line_num 9280; puts $output_file "      DDR_CLK_EDGE : string := \"OPPOSITE_EDGE\";"
set line_num 9281; puts $output_file "      INIT         : bit    := '0';"
set line_num 9282; puts $output_file "      SRTYPE       : string := \"SYNC\""
set line_num 9283; puts $output_file "      );"
set line_num 9284; puts $output_file "  port("
set line_num 9285; puts $output_file "      Q           : out std_ulogic;"
set line_num 9286; puts $output_file ""
set line_num 9287; puts $output_file "      C           : in  std_ulogic;"
set line_num 9288; puts $output_file "      CE          : in  std_ulogic;"
set line_num 9289; puts $output_file "      D1          : in  std_ulogic;"
set line_num 9290; puts $output_file "      D2          : in  std_ulogic;"
set line_num 9291; puts $output_file "      R           : in  std_ulogic;"
set line_num 9292; puts $output_file "      S           : in  std_ulogic"
set line_num 9293; puts $output_file "    );"
set line_num 9294; puts $output_file "  end component;"
set line_num 9295; puts $output_file "attribute syn_black_box of ODDR : component is true;"
set line_num 9296; puts $output_file ""
set line_num 9297; puts $output_file "  component ODDR2"
set line_num 9298; puts $output_file "  generic("
set line_num 9299; puts $output_file "      DDR_ALIGNMENT : string := \"NONE\";"
set line_num 9300; puts $output_file "      INIT          : bit    := '0';"
set line_num 9301; puts $output_file "      SRTYPE        : string := \"SYNC\""
set line_num 9302; puts $output_file "      );"
set line_num 9303; puts $output_file "  port("
set line_num 9304; puts $output_file "      Q           : out std_ulogic;"
set line_num 9305; puts $output_file ""
set line_num 9306; puts $output_file "      C0          : in  std_ulogic;"
set line_num 9307; puts $output_file "      C1          : in  std_ulogic;"
set line_num 9308; puts $output_file "      CE          : in  std_ulogic;"
set line_num 9309; puts $output_file "      D0          : in  std_ulogic;"
set line_num 9310; puts $output_file "      D1          : in  std_ulogic;"
set line_num 9311; puts $output_file "      R           : in  std_ulogic;"
set line_num 9312; puts $output_file "      S           : in  std_ulogic"
set line_num 9313; puts $output_file "    );"
set line_num 9314; puts $output_file "  end component;"
set line_num 9315; puts $output_file "attribute syn_black_box of ODDR2 : component is true;"
set line_num 9316; puts $output_file ""
set line_num 9317; puts $output_file "  component OFDDRCPE"
set line_num 9318; puts $output_file "    port("
set line_num 9319; puts $output_file "      Q   : out std_ulogic;"
set line_num 9320; puts $output_file ""
set line_num 9321; puts $output_file "      C0  : in  std_ulogic;"
set line_num 9322; puts $output_file "      C1  : in  std_ulogic;"
set line_num 9323; puts $output_file "      CE  : in  std_ulogic;"
set line_num 9324; puts $output_file "      CLR : in  std_ulogic;"
set line_num 9325; puts $output_file "      D0  : in  std_ulogic;"
set line_num 9326; puts $output_file "      D1  : in  std_ulogic;"
set line_num 9327; puts $output_file "      PRE : in  std_ulogic"
set line_num 9328; puts $output_file "      );"
set line_num 9329; puts $output_file "  end component;"
set line_num 9330; puts $output_file "attribute syn_black_box of OFDDRCPE : component is true;"
set line_num 9331; puts $output_file ""
set line_num 9332; puts $output_file "  component OFDDRRSE"
set line_num 9333; puts $output_file "    port("
set line_num 9334; puts $output_file "      Q  : out std_ulogic;"
set line_num 9335; puts $output_file ""
set line_num 9336; puts $output_file "      C0 : in  std_ulogic;"
set line_num 9337; puts $output_file "      C1 : in  std_ulogic;"
set line_num 9338; puts $output_file "      CE : in  std_ulogic;"
set line_num 9339; puts $output_file "      D0 : in  std_ulogic;"
set line_num 9340; puts $output_file "      D1 : in  std_ulogic;"
set line_num 9341; puts $output_file "      R  : in  std_ulogic;"
set line_num 9342; puts $output_file "      S  : in  std_ulogic"
set line_num 9343; puts $output_file "      );"
set line_num 9344; puts $output_file "  end component;"
set line_num 9345; puts $output_file "attribute syn_black_box of OFDDRRSE : component is true;"
set line_num 9346; puts $output_file ""
set line_num 9347; puts $output_file "  component OFDDRTCPE"
set line_num 9348; puts $output_file "    port("
set line_num 9349; puts $output_file "      O   : out std_ulogic;"
set line_num 9350; puts $output_file "      "
set line_num 9351; puts $output_file "      C0  : in  std_ulogic;"
set line_num 9352; puts $output_file "      C1  : in  std_ulogic;"
set line_num 9353; puts $output_file "      CE  : in  std_ulogic;"
set line_num 9354; puts $output_file "      CLR : in  std_ulogic;"
set line_num 9355; puts $output_file "      D0  : in  std_ulogic;"
set line_num 9356; puts $output_file "      D1  : in  std_ulogic;"
set line_num 9357; puts $output_file "      PRE : in  std_ulogic;"
set line_num 9358; puts $output_file "      T   : in  std_ulogic"
set line_num 9359; puts $output_file "      );"
set line_num 9360; puts $output_file "  end component;"
set line_num 9361; puts $output_file "attribute syn_black_box of OFDDRTCPE : component is true;"
set line_num 9362; puts $output_file ""
set line_num 9363; puts $output_file "  component OFDDRTRSE"
set line_num 9364; puts $output_file "    port("
set line_num 9365; puts $output_file "      O  : out std_ulogic;"
set line_num 9366; puts $output_file ""
set line_num 9367; puts $output_file "      C0 : in  std_ulogic;"
set line_num 9368; puts $output_file "      C1 : in  std_ulogic;"
set line_num 9369; puts $output_file "      CE : in  std_ulogic;"
set line_num 9370; puts $output_file "      D0 : in  std_ulogic;"
set line_num 9371; puts $output_file "      D1 : in  std_ulogic;"
set line_num 9372; puts $output_file "      R  : in  std_ulogic;"
set line_num 9373; puts $output_file "      S  : in  std_ulogic;"
set line_num 9374; puts $output_file "      T  : in  std_ulogic"
set line_num 9375; puts $output_file "      );"
set line_num 9376; puts $output_file "  end component;"
set line_num 9377; puts $output_file "attribute syn_black_box of OFDDRTRSE : component is true;"
set line_num 9378; puts $output_file ""
set line_num 9379; puts $output_file "  component OPT_OFF"
set line_num 9380; puts $output_file "    port("
set line_num 9381; puts $output_file "      I : in std_ulogic"
set line_num 9382; puts $output_file "      );"
set line_num 9383; puts $output_file "  end component;"
set line_num 9384; puts $output_file "attribute syn_black_box of OPT_OFF : component is true;"
set line_num 9385; puts $output_file ""
set line_num 9386; puts $output_file "  component OPT_UIM"
set line_num 9387; puts $output_file "    port("
set line_num 9388; puts $output_file "      I : in std_ulogic"
set line_num 9389; puts $output_file "      );"
set line_num 9390; puts $output_file "  end component;"
set line_num 9391; puts $output_file "attribute syn_black_box of OPT_UIM : component is true;"
set line_num 9392; puts $output_file ""
set line_num 9393; puts $output_file "  component OR2"
set line_num 9394; puts $output_file "    port("
set line_num 9395; puts $output_file "      O  : out std_ulogic;"
set line_num 9396; puts $output_file ""
set line_num 9397; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9398; puts $output_file "      I1 : in  std_ulogic"
set line_num 9399; puts $output_file "      );"
set line_num 9400; puts $output_file "  end component;"
set line_num 9401; puts $output_file "attribute syn_black_box of OR2 : component is true;"
set line_num 9402; puts $output_file ""
set line_num 9403; puts $output_file "  component OR2B1"
set line_num 9404; puts $output_file "    port("
set line_num 9405; puts $output_file "      O  : out std_ulogic;"
set line_num 9406; puts $output_file ""
set line_num 9407; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9408; puts $output_file "      I1 : in  std_ulogic"
set line_num 9409; puts $output_file "      );"
set line_num 9410; puts $output_file "  end component;"
set line_num 9411; puts $output_file "attribute syn_black_box of OR2B1 : component is true;"
set line_num 9412; puts $output_file ""
set line_num 9413; puts $output_file "  component OR2B2"
set line_num 9414; puts $output_file "    port("
set line_num 9415; puts $output_file "      O  : out std_ulogic;"
set line_num 9416; puts $output_file ""
set line_num 9417; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9418; puts $output_file "      I1 : in  std_ulogic"
set line_num 9419; puts $output_file "      );"
set line_num 9420; puts $output_file "  end component;"
set line_num 9421; puts $output_file "attribute syn_black_box of OR2B2 : component is true;"
set line_num 9422; puts $output_file ""
set line_num 9423; puts $output_file "  component OR3"
set line_num 9424; puts $output_file "    port("
set line_num 9425; puts $output_file "      O  : out std_ulogic;"
set line_num 9426; puts $output_file ""
set line_num 9427; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9428; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9429; puts $output_file "      I2 : in  std_ulogic"
set line_num 9430; puts $output_file "      );"
set line_num 9431; puts $output_file "  end component;"
set line_num 9432; puts $output_file "attribute syn_black_box of OR3 : component is true;"
set line_num 9433; puts $output_file ""
set line_num 9434; puts $output_file "  component OR3B1"
set line_num 9435; puts $output_file "    port("
set line_num 9436; puts $output_file "      O  : out std_ulogic;"
set line_num 9437; puts $output_file ""
set line_num 9438; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9439; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9440; puts $output_file "      I2 : in  std_ulogic"
set line_num 9441; puts $output_file "      );"
set line_num 9442; puts $output_file "  end component;"
set line_num 9443; puts $output_file "attribute syn_black_box of OR3B1 : component is true;"
set line_num 9444; puts $output_file ""
set line_num 9445; puts $output_file "  component OR3B2"
set line_num 9446; puts $output_file "    port("
set line_num 9447; puts $output_file "      O  : out std_ulogic;"
set line_num 9448; puts $output_file ""
set line_num 9449; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9450; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9451; puts $output_file "      I2 : in  std_ulogic"
set line_num 9452; puts $output_file "      );"
set line_num 9453; puts $output_file "  end component;"
set line_num 9454; puts $output_file "attribute syn_black_box of OR3B2 : component is true;"
set line_num 9455; puts $output_file ""
set line_num 9456; puts $output_file "  component OR3B3"
set line_num 9457; puts $output_file "    port("
set line_num 9458; puts $output_file "      O  : out std_ulogic;"
set line_num 9459; puts $output_file ""
set line_num 9460; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9461; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9462; puts $output_file "      I2 : in  std_ulogic"
set line_num 9463; puts $output_file "      );"
set line_num 9464; puts $output_file "  end component;"
set line_num 9465; puts $output_file "attribute syn_black_box of OR3B3 : component is true;"
set line_num 9466; puts $output_file ""
set line_num 9467; puts $output_file "  component OR4"
set line_num 9468; puts $output_file "    port("
set line_num 9469; puts $output_file "      O  : out std_ulogic;"
set line_num 9470; puts $output_file ""
set line_num 9471; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9472; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9473; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9474; puts $output_file "      I3 : in  std_ulogic"
set line_num 9475; puts $output_file "      );"
set line_num 9476; puts $output_file "  end component;"
set line_num 9477; puts $output_file "attribute syn_black_box of OR4 : component is true;"
set line_num 9478; puts $output_file ""
set line_num 9479; puts $output_file "  component OR4B1"
set line_num 9480; puts $output_file "    port("
set line_num 9481; puts $output_file "      O  : out std_ulogic;"
set line_num 9482; puts $output_file ""
set line_num 9483; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9484; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9485; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9486; puts $output_file "      I3 : in  std_ulogic"
set line_num 9487; puts $output_file "      );"
set line_num 9488; puts $output_file "  end component;"
set line_num 9489; puts $output_file "attribute syn_black_box of OR4B1 : component is true;"
set line_num 9490; puts $output_file ""
set line_num 9491; puts $output_file "  component OR4B2"
set line_num 9492; puts $output_file "    port("
set line_num 9493; puts $output_file "      O  : out std_ulogic;"
set line_num 9494; puts $output_file ""
set line_num 9495; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9496; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9497; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9498; puts $output_file "      I3 : in  std_ulogic"
set line_num 9499; puts $output_file "      );"
set line_num 9500; puts $output_file "  end component;"
set line_num 9501; puts $output_file "attribute syn_black_box of OR4B2 : component is true;"
set line_num 9502; puts $output_file ""
set line_num 9503; puts $output_file "  component OR4B3"
set line_num 9504; puts $output_file "    port("
set line_num 9505; puts $output_file "      O  : out std_ulogic;"
set line_num 9506; puts $output_file ""
set line_num 9507; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9508; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9509; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9510; puts $output_file "      I3 : in  std_ulogic"
set line_num 9511; puts $output_file "      );"
set line_num 9512; puts $output_file "  end component;"
set line_num 9513; puts $output_file "attribute syn_black_box of OR4B3 : component is true;"
set line_num 9514; puts $output_file ""
set line_num 9515; puts $output_file "  component OR4B4"
set line_num 9516; puts $output_file "    port("
set line_num 9517; puts $output_file "      O  : out std_ulogic;"
set line_num 9518; puts $output_file ""
set line_num 9519; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9520; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9521; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9522; puts $output_file "      I3 : in  std_ulogic"
set line_num 9523; puts $output_file "      );"
set line_num 9524; puts $output_file "  end component;"
set line_num 9525; puts $output_file "attribute syn_black_box of OR4B4 : component is true;"
set line_num 9526; puts $output_file ""
set line_num 9527; puts $output_file "  component OR5"
set line_num 9528; puts $output_file "    port("
set line_num 9529; puts $output_file "      O  : out std_ulogic;"
set line_num 9530; puts $output_file ""
set line_num 9531; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9532; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9533; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9534; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9535; puts $output_file "      I4 : in  std_ulogic"
set line_num 9536; puts $output_file "      );"
set line_num 9537; puts $output_file "  end component;"
set line_num 9538; puts $output_file "attribute syn_black_box of OR5 : component is true;"
set line_num 9539; puts $output_file ""
set line_num 9540; puts $output_file "  component OR5B1"
set line_num 9541; puts $output_file "    port("
set line_num 9542; puts $output_file "      O  : out std_ulogic;"
set line_num 9543; puts $output_file ""
set line_num 9544; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9545; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9546; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9547; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9548; puts $output_file "      I4 : in  std_ulogic"
set line_num 9549; puts $output_file "      );"
set line_num 9550; puts $output_file "  end component;"
set line_num 9551; puts $output_file "attribute syn_black_box of OR5B1 : component is true;"
set line_num 9552; puts $output_file ""
set line_num 9553; puts $output_file "  component OR5B2"
set line_num 9554; puts $output_file "    port("
set line_num 9555; puts $output_file "      O  : out std_ulogic;"
set line_num 9556; puts $output_file ""
set line_num 9557; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9558; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9559; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9560; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9561; puts $output_file "      I4 : in  std_ulogic"
set line_num 9562; puts $output_file "      );"
set line_num 9563; puts $output_file "  end component;"
set line_num 9564; puts $output_file "attribute syn_black_box of OR5B2 : component is true;"
set line_num 9565; puts $output_file ""
set line_num 9566; puts $output_file "  component OR5B3"
set line_num 9567; puts $output_file "    port("
set line_num 9568; puts $output_file "      O  : out std_ulogic;"
set line_num 9569; puts $output_file ""
set line_num 9570; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9571; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9572; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9573; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9574; puts $output_file "      I4 : in  std_ulogic"
set line_num 9575; puts $output_file "      );"
set line_num 9576; puts $output_file "  end component;"
set line_num 9577; puts $output_file "attribute syn_black_box of OR5B3 : component is true;"
set line_num 9578; puts $output_file ""
set line_num 9579; puts $output_file "  component OR5B4"
set line_num 9580; puts $output_file "    port("
set line_num 9581; puts $output_file "      O  : out std_ulogic;"
set line_num 9582; puts $output_file ""
set line_num 9583; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9584; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9585; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9586; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9587; puts $output_file "      I4 : in  std_ulogic"
set line_num 9588; puts $output_file "      );"
set line_num 9589; puts $output_file "  end component;"
set line_num 9590; puts $output_file "attribute syn_black_box of OR5B4 : component is true;"
set line_num 9591; puts $output_file ""
set line_num 9592; puts $output_file "  component OR5B5"
set line_num 9593; puts $output_file "    port("
set line_num 9594; puts $output_file "      O  : out std_ulogic;"
set line_num 9595; puts $output_file ""
set line_num 9596; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9597; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9598; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9599; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9600; puts $output_file "      I4 : in  std_ulogic"
set line_num 9601; puts $output_file "      );"
set line_num 9602; puts $output_file "  end component;"
set line_num 9603; puts $output_file "attribute syn_black_box of OR5B5 : component is true;"
set line_num 9604; puts $output_file ""
set line_num 9605; puts $output_file "  component OR6"
set line_num 9606; puts $output_file "    port("
set line_num 9607; puts $output_file "      O  : out std_ulogic;"
set line_num 9608; puts $output_file ""
set line_num 9609; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9610; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9611; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9612; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9613; puts $output_file "      I4 : in  std_ulogic;"
set line_num 9614; puts $output_file "      I5 : in  std_ulogic"
set line_num 9615; puts $output_file "      );"
set line_num 9616; puts $output_file "  end component;"
set line_num 9617; puts $output_file "attribute syn_black_box of OR6 : component is true;"
set line_num 9618; puts $output_file ""
set line_num 9619; puts $output_file "  component OR7"
set line_num 9620; puts $output_file "    port("
set line_num 9621; puts $output_file "      O  : out std_ulogic;"
set line_num 9622; puts $output_file ""
set line_num 9623; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9624; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9625; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9626; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9627; puts $output_file "      I4 : in  std_ulogic;"
set line_num 9628; puts $output_file "      I5 : in  std_ulogic;"
set line_num 9629; puts $output_file "      I6 : in  std_ulogic"
set line_num 9630; puts $output_file "      );"
set line_num 9631; puts $output_file "  end component;"
set line_num 9632; puts $output_file "attribute syn_black_box of OR7 : component is true;"
set line_num 9633; puts $output_file ""
set line_num 9634; puts $output_file "  component OR8"
set line_num 9635; puts $output_file "    port("
set line_num 9636; puts $output_file "      O  : out std_ulogic;"
set line_num 9637; puts $output_file ""
set line_num 9638; puts $output_file "      I0 : in  std_ulogic;"
set line_num 9639; puts $output_file "      I1 : in  std_ulogic;"
set line_num 9640; puts $output_file "      I2 : in  std_ulogic;"
set line_num 9641; puts $output_file "      I3 : in  std_ulogic;"
set line_num 9642; puts $output_file "      I4 : in  std_ulogic;"
set line_num 9643; puts $output_file "      I5 : in  std_ulogic;"
set line_num 9644; puts $output_file "      I6 : in  std_ulogic;"
set line_num 9645; puts $output_file "      I7 : in  std_ulogic"
set line_num 9646; puts $output_file "      );"
set line_num 9647; puts $output_file "  end component;"
set line_num 9648; puts $output_file "attribute syn_black_box of OR8 : component is true;"
set line_num 9649; puts $output_file ""
set line_num 9650; puts $output_file "  component ORCY"
set line_num 9651; puts $output_file "    port("
set line_num 9652; puts $output_file "      O  : out std_ulogic;"
set line_num 9653; puts $output_file "      "
set line_num 9654; puts $output_file "      CI : in  std_ulogic;"
set line_num 9655; puts $output_file "      I  : in  std_ulogic"
set line_num 9656; puts $output_file "      );"
set line_num 9657; puts $output_file "  end component;"
set line_num 9658; puts $output_file "attribute syn_black_box of ORCY : component is true;"
set line_num 9659; puts $output_file ""
set line_num 9660; puts $output_file "  component OSERDES"
set line_num 9661; puts $output_file "  generic("
set line_num 9662; puts $output_file "      DATA_RATE_OQ	: string	:= \"DDR\";"
set line_num 9663; puts $output_file "      DATA_RATE_TQ	: string	:= \"DDR\";"
set line_num 9664; puts $output_file "      DATA_WIDTH	: integer	:= 4;"
set line_num 9665; puts $output_file "      INIT_OQ		: bit		:= '0';"
set line_num 9666; puts $output_file "      INIT_TQ		: bit		:= '0';"
set line_num 9667; puts $output_file "      SERDES_MODE	: string	:= \"MASTER\";"
set line_num 9668; puts $output_file "      SRVAL_OQ		: bit		:= '0';"
set line_num 9669; puts $output_file "      SRVAL_TQ		: bit		:= '0';"
set line_num 9670; puts $output_file "      TRISTATE_WIDTH	: integer	:= 4"
set line_num 9671; puts $output_file "      );"
set line_num 9672; puts $output_file ""
set line_num 9673; puts $output_file "  port("
set line_num 9674; puts $output_file "      OQ		: out std_ulogic;"
set line_num 9675; puts $output_file "      SHIFTOUT1		: out std_ulogic;"
set line_num 9676; puts $output_file "      SHIFTOUT2		: out std_ulogic;"
set line_num 9677; puts $output_file "      TQ		: out std_ulogic;"
set line_num 9678; puts $output_file ""
set line_num 9679; puts $output_file "      CLK		: in std_ulogic;"
set line_num 9680; puts $output_file "      CLKDIV		: in std_ulogic;"
set line_num 9681; puts $output_file "      D1		: in std_ulogic;"
set line_num 9682; puts $output_file "      D2		: in std_ulogic;"
set line_num 9683; puts $output_file "      D3		: in std_ulogic;"
set line_num 9684; puts $output_file "      D4		: in std_ulogic;"
set line_num 9685; puts $output_file "      D5		: in std_ulogic;"
set line_num 9686; puts $output_file "      D6		: in std_ulogic;"
set line_num 9687; puts $output_file "      OCE		: in std_ulogic;"
set line_num 9688; puts $output_file "      REV	        : in std_ulogic;"
set line_num 9689; puts $output_file "      SHIFTIN1		: in std_ulogic;"
set line_num 9690; puts $output_file "      SHIFTIN2		: in std_ulogic;"
set line_num 9691; puts $output_file "      SR	        : in std_ulogic;"
set line_num 9692; puts $output_file "      T1		: in std_ulogic;"
set line_num 9693; puts $output_file "      T2		: in std_ulogic;"
set line_num 9694; puts $output_file "      T3		: in std_ulogic;"
set line_num 9695; puts $output_file "      T4		: in std_ulogic;"
set line_num 9696; puts $output_file "      TCE		: in std_ulogic"
set line_num 9697; puts $output_file "      );"
set line_num 9698; puts $output_file "  end component;"
set line_num 9699; puts $output_file "attribute syn_black_box of OSERDES : component is true;"
set line_num 9700; puts $output_file ""
set line_num 9701; puts $output_file "  component PIPEBUF"
set line_num 9702; puts $output_file "   port ("
set line_num 9703; puts $output_file "     O : out std_logic;"
set line_num 9704; puts $output_file "     I : in std_logic"
set line_num 9705; puts $output_file "   );"
set line_num 9706; puts $output_file "  end component;"
set line_num 9707; puts $output_file "attribute syn_black_box of PIPEBUF : component is true;"
set line_num 9708; puts $output_file ""
set line_num 9709; puts $output_file "  component PMCD"
set line_num 9710; puts $output_file "  generic("
set line_num 9711; puts $output_file "      EN_REL           : boolean := FALSE;"
set line_num 9712; puts $output_file "      RST_DEASSERT_CLK : string  := \"CLKA\""
set line_num 9713; puts $output_file "      );"
set line_num 9714; puts $output_file "  port("
set line_num 9715; puts $output_file "      CLKA1   : out std_ulogic;"
set line_num 9716; puts $output_file "      CLKA1D2 : out std_ulogic;"
set line_num 9717; puts $output_file "      CLKA1D4 : out std_ulogic;"
set line_num 9718; puts $output_file "      CLKA1D8 : out std_ulogic;"
set line_num 9719; puts $output_file "      CLKB1   : out std_ulogic;"
set line_num 9720; puts $output_file "      CLKC1   : out std_ulogic;"
set line_num 9721; puts $output_file "      CLKD1   : out std_ulogic;"
set line_num 9722; puts $output_file ""
set line_num 9723; puts $output_file "      CLKA    : in  std_ulogic;"
set line_num 9724; puts $output_file "      CLKB    : in  std_ulogic;"
set line_num 9725; puts $output_file "      CLKC    : in  std_ulogic;"
set line_num 9726; puts $output_file "      CLKD    : in  std_ulogic;"
set line_num 9727; puts $output_file "      REL     : in  std_ulogic;"
set line_num 9728; puts $output_file "      RST     : in  std_ulogic"
set line_num 9729; puts $output_file "      );"
set line_num 9730; puts $output_file "  end component;"
set line_num 9731; puts $output_file "attribute syn_black_box of PMCD : component is true;"
set line_num 9732; puts $output_file ""
set line_num 9733; puts $output_file "component PPC405_ADV"
set line_num 9734; puts $output_file "port ("
set line_num 9735; puts $output_file "		APUFCMDECODED : out std_ulogic;"
set line_num 9736; puts $output_file "		APUFCMDECUDI : out std_logic_vector(0 to 2);"
set line_num 9737; puts $output_file "		APUFCMDECUDIVALID : out std_ulogic;"
set line_num 9738; puts $output_file "		APUFCMENDIAN : out std_ulogic;"
set line_num 9739; puts $output_file "		APUFCMFLUSH : out std_ulogic;"
set line_num 9740; puts $output_file "		APUFCMINSTRUCTION : out std_logic_vector(0 to 31);"
set line_num 9741; puts $output_file "		APUFCMINSTRVALID : out std_ulogic;"
set line_num 9742; puts $output_file "		APUFCMLOADBYTEEN : out std_logic_vector(0 to 3);"
set line_num 9743; puts $output_file "		APUFCMLOADDATA : out std_logic_vector(0 to 31);"
set line_num 9744; puts $output_file "		APUFCMLOADDVALID : out std_ulogic;"
set line_num 9745; puts $output_file "		APUFCMOPERANDVALID : out std_ulogic;"
set line_num 9746; puts $output_file "		APUFCMRADATA : out std_logic_vector(0 to 31);"
set line_num 9747; puts $output_file "		APUFCMRBDATA : out std_logic_vector(0 to 31);"
set line_num 9748; puts $output_file "		APUFCMWRITEBACKOK : out std_ulogic;"
set line_num 9749; puts $output_file "		APUFCMXERCA : out std_ulogic;"
set line_num 9750; puts $output_file "		C405CPMCORESLEEPREQ : out std_ulogic;"
set line_num 9751; puts $output_file "		C405CPMMSRCE : out std_ulogic;"
set line_num 9752; puts $output_file "		C405CPMMSREE : out std_ulogic;"
set line_num 9753; puts $output_file "		C405CPMTIMERIRQ : out std_ulogic;"
set line_num 9754; puts $output_file "		C405CPMTIMERRESETREQ : out std_ulogic;"
set line_num 9755; puts $output_file "		C405DBGLOADDATAONAPUDBUS : out std_ulogic;"
set line_num 9756; puts $output_file "		C405DBGMSRWE : out std_ulogic;"
set line_num 9757; puts $output_file "		C405DBGSTOPACK : out std_ulogic;"
set line_num 9758; puts $output_file "		C405DBGWBCOMPLETE : out std_ulogic;"
set line_num 9759; puts $output_file "		C405DBGWBFULL : out std_ulogic;"
set line_num 9760; puts $output_file "		C405DBGWBIAR : out std_logic_vector(0 to 29);"
set line_num 9761; puts $output_file "		C405JTGCAPTUREDR : out std_ulogic;"
set line_num 9762; puts $output_file "		C405JTGEXTEST : out std_ulogic;"
set line_num 9763; puts $output_file "		C405JTGPGMOUT : out std_ulogic;"
set line_num 9764; puts $output_file "		C405JTGSHIFTDR : out std_ulogic;"
set line_num 9765; puts $output_file "		C405JTGTDO : out std_ulogic;"
set line_num 9766; puts $output_file "		C405JTGTDOEN : out std_ulogic;"
set line_num 9767; puts $output_file "		C405JTGUPDATEDR : out std_ulogic;"
set line_num 9768; puts $output_file "		C405PLBDCUABORT : out std_ulogic;"
set line_num 9769; puts $output_file "		C405PLBDCUABUS : out std_logic_vector(0 to 31);"
set line_num 9770; puts $output_file "		C405PLBDCUBE : out std_logic_vector(0 to 7);"
set line_num 9771; puts $output_file "		C405PLBDCUCACHEABLE : out std_ulogic;"
set line_num 9772; puts $output_file "		C405PLBDCUGUARDED : out std_ulogic;"
set line_num 9773; puts $output_file "		C405PLBDCUPRIORITY : out std_logic_vector(0 to 1);"
set line_num 9774; puts $output_file "		C405PLBDCUREQUEST : out std_ulogic;"
set line_num 9775; puts $output_file "		C405PLBDCURNW : out std_ulogic;"
set line_num 9776; puts $output_file "		C405PLBDCUSIZE2 : out std_ulogic;"
set line_num 9777; puts $output_file "		C405PLBDCUU0ATTR : out std_ulogic;"
set line_num 9778; puts $output_file "		C405PLBDCUWRDBUS : out std_logic_vector(0 to 63);"
set line_num 9779; puts $output_file "		C405PLBDCUWRITETHRU : out std_ulogic;"
set line_num 9780; puts $output_file "		C405PLBICUABORT : out std_ulogic;"
set line_num 9781; puts $output_file "		C405PLBICUABUS : out std_logic_vector(0 to 29);"
set line_num 9782; puts $output_file "		C405PLBICUCACHEABLE : out std_ulogic;"
set line_num 9783; puts $output_file "		C405PLBICUPRIORITY : out std_logic_vector(0 to 1);"
set line_num 9784; puts $output_file "		C405PLBICUREQUEST : out std_ulogic;"
set line_num 9785; puts $output_file "		C405PLBICUSIZE : out std_logic_vector(2 to 3);"
set line_num 9786; puts $output_file "		C405PLBICUU0ATTR : out std_ulogic;"
set line_num 9787; puts $output_file "		C405RSTCHIPRESETREQ : out std_ulogic;"
set line_num 9788; puts $output_file "		C405RSTCORERESETREQ : out std_ulogic;"
set line_num 9789; puts $output_file "		C405RSTSYSRESETREQ : out std_ulogic;"
set line_num 9790; puts $output_file "		C405TRCCYCLE : out std_ulogic;"
set line_num 9791; puts $output_file "		C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);"
set line_num 9792; puts $output_file "		C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 to 1);"
set line_num 9793; puts $output_file "		C405TRCTRACESTATUS : out std_logic_vector(0 to 3);"
set line_num 9794; puts $output_file "		C405TRCTRIGGEREVENTOUT : out std_ulogic;"
set line_num 9795; puts $output_file "		C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 to 10);"
set line_num 9796; puts $output_file "		C405XXXMACHINECHECK : out std_ulogic;"
set line_num 9797; puts $output_file "		DCREMACABUS : out std_logic_vector(8 to 9);"
set line_num 9798; puts $output_file "		DCREMACCLK : out std_ulogic;"
set line_num 9799; puts $output_file "		DCREMACDBUS : out std_logic_vector(0 to 31);"
set line_num 9800; puts $output_file "		DCREMACENABLER : out std_ulogic;"
set line_num 9801; puts $output_file "		DCREMACREAD : out std_ulogic;"
set line_num 9802; puts $output_file "		DCREMACWRITE : out std_ulogic;"
set line_num 9803; puts $output_file "		DSOCMBRAMABUS : out std_logic_vector(8 to 29);"
set line_num 9804; puts $output_file "		DSOCMBRAMBYTEWRITE : out std_logic_vector(0 to 3);"
set line_num 9805; puts $output_file "		DSOCMBRAMEN : out std_ulogic;"
set line_num 9806; puts $output_file "		DSOCMBRAMWRDBUS : out std_logic_vector(0 to 31);"
set line_num 9807; puts $output_file "		DSOCMBUSY : out std_ulogic;"
set line_num 9808; puts $output_file "		DSOCMRDADDRVALID : out std_ulogic;"
set line_num 9809; puts $output_file "		DSOCMWRADDRVALID : out std_ulogic;"
set line_num 9810; puts $output_file "		EXTDCRABUS : out std_logic_vector(0 to 9);"
set line_num 9811; puts $output_file "		EXTDCRDBUSOUT : out std_logic_vector(0 to 31);"
set line_num 9812; puts $output_file "		EXTDCRREAD : out std_ulogic;"
set line_num 9813; puts $output_file "		EXTDCRWRITE : out std_ulogic;"
set line_num 9814; puts $output_file "		ISOCMBRAMEN : out std_ulogic;"
set line_num 9815; puts $output_file "		ISOCMBRAMEVENWRITEEN : out std_ulogic;"
set line_num 9816; puts $output_file "		ISOCMBRAMODDWRITEEN : out std_ulogic;"
set line_num 9817; puts $output_file "		ISOCMBRAMRDABUS : out std_logic_vector(8 to 28);"
set line_num 9818; puts $output_file "		ISOCMBRAMWRABUS : out std_logic_vector(8 to 28);"
set line_num 9819; puts $output_file "		ISOCMBRAMWRDBUS : out std_logic_vector(0 to 31);"
set line_num 9820; puts $output_file "		ISOCMDCRBRAMEVENEN : out std_ulogic;"
set line_num 9821; puts $output_file "		ISOCMDCRBRAMODDEN : out std_ulogic;"
set line_num 9822; puts $output_file "		ISOCMDCRBRAMRDSELECT : out std_ulogic;"
set line_num 9823; puts $output_file ""
set line_num 9824; puts $output_file "		BRAMDSOCMCLK : in std_ulogic;"
set line_num 9825; puts $output_file "		BRAMDSOCMRDDBUS : in std_logic_vector(0 to 31);"
set line_num 9826; puts $output_file "		BRAMISOCMCLK : in std_ulogic;"
set line_num 9827; puts $output_file "		BRAMISOCMDCRRDDBUS : in std_logic_vector(0 to 31);"
set line_num 9828; puts $output_file "		BRAMISOCMRDDBUS : in std_logic_vector(0 to 63);"
set line_num 9829; puts $output_file "		CPMC405CLOCK : in std_ulogic;"
set line_num 9830; puts $output_file "		CPMC405CORECLKINACTIVE : in std_ulogic;"
set line_num 9831; puts $output_file "		CPMC405CPUCLKEN : in std_ulogic;"
set line_num 9832; puts $output_file "		CPMC405JTAGCLKEN : in std_ulogic;"
set line_num 9833; puts $output_file "		CPMC405SYNCBYPASS : in std_ulogic;"
set line_num 9834; puts $output_file "		CPMC405TIMERCLKEN : in std_ulogic;"
set line_num 9835; puts $output_file "		CPMC405TIMERTICK : in std_ulogic;"
set line_num 9836; puts $output_file "		CPMDCRCLK : in std_ulogic;"
set line_num 9837; puts $output_file "		CPMFCMCLK : in std_ulogic;"
set line_num 9838; puts $output_file "		DBGC405DEBUGHALT : in std_ulogic;"
set line_num 9839; puts $output_file "		DBGC405EXTBUSHOLDACK : in std_ulogic;"
set line_num 9840; puts $output_file "		DBGC405UNCONDDEBUGEVENT : in std_ulogic;"
set line_num 9841; puts $output_file "		DSARCVALUE : in std_logic_vector(0 to 7);"
set line_num 9842; puts $output_file "		DSCNTLVALUE : in std_logic_vector(0 to 7);"
set line_num 9843; puts $output_file "		DSOCMRWCOMPLETE : in std_ulogic;"
set line_num 9844; puts $output_file "		EICC405CRITINPUTIRQ : in std_ulogic;"
set line_num 9845; puts $output_file "		EICC405EXTINPUTIRQ : in std_ulogic;"
set line_num 9846; puts $output_file "		EMACDCRACK : in std_ulogic;"
set line_num 9847; puts $output_file "		EMACDCRDBUS : in std_logic_vector(0 to 31);"
set line_num 9848; puts $output_file "		EXTDCRACK : in std_ulogic;"
set line_num 9849; puts $output_file "		EXTDCRDBUSIN : in std_logic_vector(0 to 31);"
set line_num 9850; puts $output_file "		FCMAPUCR : in std_logic_vector(0 to 3);"
set line_num 9851; puts $output_file "		FCMAPUDCDCREN : in std_ulogic;"
set line_num 9852; puts $output_file "		FCMAPUDCDFORCEALIGN : in std_ulogic;"
set line_num 9853; puts $output_file "		FCMAPUDCDFORCEBESTEERING : in std_ulogic;"
set line_num 9854; puts $output_file "		FCMAPUDCDFPUOP : in std_ulogic;"
set line_num 9855; puts $output_file "		FCMAPUDCDGPRWRITE : in std_ulogic;"
set line_num 9856; puts $output_file "		FCMAPUDCDLDSTBYTE : in std_ulogic;"
set line_num 9857; puts $output_file "		FCMAPUDCDLDSTDW : in std_ulogic;"
set line_num 9858; puts $output_file "		FCMAPUDCDLDSTHW : in std_ulogic;"
set line_num 9859; puts $output_file "		FCMAPUDCDLDSTQW : in std_ulogic;"
set line_num 9860; puts $output_file "		FCMAPUDCDLDSTWD : in std_ulogic;"
set line_num 9861; puts $output_file "		FCMAPUDCDLOAD : in std_ulogic;"
set line_num 9862; puts $output_file "		FCMAPUDCDPRIVOP : in std_ulogic;"
set line_num 9863; puts $output_file "		FCMAPUDCDRAEN : in std_ulogic;"
set line_num 9864; puts $output_file "		FCMAPUDCDRBEN : in std_ulogic;"
set line_num 9865; puts $output_file "		FCMAPUDCDSTORE : in std_ulogic;"
set line_num 9866; puts $output_file "		FCMAPUDCDTRAPBE : in std_ulogic;"
set line_num 9867; puts $output_file "		FCMAPUDCDTRAPLE : in std_ulogic;"
set line_num 9868; puts $output_file "		FCMAPUDCDUPDATE : in std_ulogic;"
set line_num 9869; puts $output_file "		FCMAPUDCDXERCAEN : in std_ulogic;"
set line_num 9870; puts $output_file "		FCMAPUDCDXEROVEN : in std_ulogic;"
set line_num 9871; puts $output_file "		FCMAPUDECODEBUSY : in std_ulogic;"
set line_num 9872; puts $output_file "		FCMAPUDONE : in std_ulogic;"
set line_num 9873; puts $output_file "		FCMAPUEXCEPTION : in std_ulogic;"
set line_num 9874; puts $output_file "		FCMAPUEXEBLOCKINGMCO : in std_ulogic;"
set line_num 9875; puts $output_file "		FCMAPUEXECRFIELD : in std_logic_vector(0 to 2);"
set line_num 9876; puts $output_file "		FCMAPUEXENONBLOCKINGMCO : in std_ulogic;"
set line_num 9877; puts $output_file "		FCMAPUINSTRACK : in std_ulogic;"
set line_num 9878; puts $output_file "		FCMAPULOADWAIT : in std_ulogic;"
set line_num 9879; puts $output_file "		FCMAPURESULT : in std_logic_vector(0 to 31);"
set line_num 9880; puts $output_file "		FCMAPURESULTVALID : in std_ulogic;"
set line_num 9881; puts $output_file "		FCMAPUSLEEPNOTREADY : in std_ulogic;"
set line_num 9882; puts $output_file "		FCMAPUXERCA : in std_ulogic;"
set line_num 9883; puts $output_file "		FCMAPUXEROV : in std_ulogic;"
set line_num 9884; puts $output_file "		ISARCVALUE : in std_logic_vector(0 to 7);"
set line_num 9885; puts $output_file "		ISCNTLVALUE : in std_logic_vector(0 to 7);"
set line_num 9886; puts $output_file "		JTGC405BNDSCANTDO : in std_ulogic;"
set line_num 9887; puts $output_file "		JTGC405TCK : in std_ulogic;"
set line_num 9888; puts $output_file "		JTGC405TDI : in std_ulogic;"
set line_num 9889; puts $output_file "		JTGC405TMS : in std_ulogic;"
set line_num 9890; puts $output_file "		JTGC405TRSTNEG : in std_ulogic;"
set line_num 9891; puts $output_file "		MCBCPUCLKEN : in std_ulogic;"
set line_num 9892; puts $output_file "		MCBJTAGEN : in std_ulogic;"
set line_num 9893; puts $output_file "		MCBTIMEREN : in std_ulogic;"
set line_num 9894; puts $output_file "		MCPPCRST : in std_ulogic;"
set line_num 9895; puts $output_file "		PLBC405DCUADDRACK : in std_ulogic;"
set line_num 9896; puts $output_file "		PLBC405DCUBUSY : in std_ulogic;"
set line_num 9897; puts $output_file "		PLBC405DCUERR : in std_ulogic;"
set line_num 9898; puts $output_file "		PLBC405DCURDDACK : in std_ulogic;"
set line_num 9899; puts $output_file "		PLBC405DCURDDBUS : in std_logic_vector(0 to 63);"
set line_num 9900; puts $output_file "		PLBC405DCURDWDADDR : in std_logic_vector(1 to 3);"
set line_num 9901; puts $output_file "		PLBC405DCUSSIZE1 : in std_ulogic;"
set line_num 9902; puts $output_file "		PLBC405DCUWRDACK : in std_ulogic;"
set line_num 9903; puts $output_file "		PLBC405ICUADDRACK : in std_ulogic;"
set line_num 9904; puts $output_file "		PLBC405ICUBUSY : in std_ulogic;"
set line_num 9905; puts $output_file "		PLBC405ICUERR : in std_ulogic;"
set line_num 9906; puts $output_file "		PLBC405ICURDDACK : in std_ulogic;"
set line_num 9907; puts $output_file "		PLBC405ICURDDBUS : in std_logic_vector(0 to 63);"
set line_num 9908; puts $output_file "		PLBC405ICURDWDADDR : in std_logic_vector(1 to 3);"
set line_num 9909; puts $output_file "		PLBC405ICUSSIZE1 : in std_ulogic;"
set line_num 9910; puts $output_file "		PLBCLK : in std_ulogic;"
set line_num 9911; puts $output_file "		RSTC405RESETCHIP : in std_ulogic;"
set line_num 9912; puts $output_file "		RSTC405RESETCORE : in std_ulogic;"
set line_num 9913; puts $output_file "		RSTC405RESETSYS : in std_ulogic;"
set line_num 9914; puts $output_file "		TIEAPUCONTROL : in std_logic_vector(0 to 15);"
set line_num 9915; puts $output_file "		TIEAPUUDI1 : in std_logic_vector(0 to 23);"
set line_num 9916; puts $output_file "		TIEAPUUDI2 : in std_logic_vector(0 to 23);"
set line_num 9917; puts $output_file "		TIEAPUUDI3 : in std_logic_vector(0 to 23);"
set line_num 9918; puts $output_file "		TIEAPUUDI4 : in std_logic_vector(0 to 23);"
set line_num 9919; puts $output_file "		TIEAPUUDI5 : in std_logic_vector(0 to 23);"
set line_num 9920; puts $output_file "		TIEAPUUDI6 : in std_logic_vector(0 to 23);"
set line_num 9921; puts $output_file "		TIEAPUUDI7 : in std_logic_vector(0 to 23);"
set line_num 9922; puts $output_file "		TIEAPUUDI8 : in std_logic_vector(0 to 23);"
set line_num 9923; puts $output_file "		TIEC405DETERMINISTICMULT : in std_ulogic;"
set line_num 9924; puts $output_file "		TIEC405DISOPERANDFWD : in std_ulogic;"
set line_num 9925; puts $output_file "		TIEC405MMUEN : in std_ulogic;"
set line_num 9926; puts $output_file "		TIEDCRADDR : in std_logic_vector(0 to 5);"
set line_num 9927; puts $output_file "		TIEPVRBIT10 : in std_ulogic;"
set line_num 9928; puts $output_file "		TIEPVRBIT11 : in std_ulogic;"
set line_num 9929; puts $output_file "		TIEPVRBIT28 : in std_ulogic;"
set line_num 9930; puts $output_file "		TIEPVRBIT29 : in std_ulogic;"
set line_num 9931; puts $output_file "		TIEPVRBIT30 : in std_ulogic;"
set line_num 9932; puts $output_file "		TIEPVRBIT31 : in std_ulogic;"
set line_num 9933; puts $output_file "		TIEPVRBIT8 : in std_ulogic;"
set line_num 9934; puts $output_file "		TIEPVRBIT9 : in std_ulogic;"
set line_num 9935; puts $output_file "		TRCC405TRACEDISABLE : in std_ulogic;"
set line_num 9936; puts $output_file "		TRCC405TRIGGEREVENTIN : in std_ulogic"
set line_num 9937; puts $output_file "     );"
set line_num 9938; puts $output_file "end component;"
set line_num 9939; puts $output_file "attribute syn_black_box of PPC405_ADV : component is true;"
set line_num 9940; puts $output_file ""
set line_num 9941; puts $output_file "  component PULLDOWN"
set line_num 9942; puts $output_file "    port("
set line_num 9943; puts $output_file "      O : out std_ulogic := 'L'"
set line_num 9944; puts $output_file "      );"
set line_num 9945; puts $output_file "  end component;"
set line_num 9946; puts $output_file "attribute syn_black_box of PULLDOWN : component is true;"
set line_num 9947; puts $output_file "attribute syn_noprune of PULLDOWN : component is true;"
set line_num 9948; puts $output_file ""
set line_num 9949; puts $output_file "  component PULLUP"
set line_num 9950; puts $output_file "    port("
set line_num 9951; puts $output_file "      O : out std_ulogic := 'H'"
set line_num 9952; puts $output_file "      );"
set line_num 9953; puts $output_file "  end component;"
set line_num 9954; puts $output_file "attribute syn_black_box of PULLUP : component is true;"
set line_num 9955; puts $output_file "attribute syn_noprune of PULLUP : component is true;"
set line_num 9956; puts $output_file ""
set line_num 9957; puts $output_file "  component RAM128X1S"
set line_num 9958; puts $output_file "    generic ("
set line_num 9959; puts $output_file "      INIT : bit_vector := X\"00000000000000000000000000000000\""
set line_num 9960; puts $output_file "      );"
set line_num 9961; puts $output_file "  "
set line_num 9962; puts $output_file "    port ("
set line_num 9963; puts $output_file "      O    : out std_ulogic;"
set line_num 9964; puts $output_file "  "
set line_num 9965; puts $output_file "      A0   : in  std_ulogic;"
set line_num 9966; puts $output_file "      A1   : in  std_ulogic;"
set line_num 9967; puts $output_file "      A2   : in  std_ulogic;"
set line_num 9968; puts $output_file "      A3   : in  std_ulogic;"
set line_num 9969; puts $output_file "      A4   : in  std_ulogic;"
set line_num 9970; puts $output_file "      A5   : in  std_ulogic;"
set line_num 9971; puts $output_file "      A6   : in  std_ulogic;"
set line_num 9972; puts $output_file "      D    : in  std_ulogic;"
set line_num 9973; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 9974; puts $output_file "      WE   : in  std_ulogic"
set line_num 9975; puts $output_file "      );"
set line_num 9976; puts $output_file "  end component;"
set line_num 9977; puts $output_file "attribute syn_black_box of RAM128X1S : component is true;"
set line_num 9978; puts $output_file ""
set line_num 9979; puts $output_file "  component RAM128X1S_1"
set line_num 9980; puts $output_file "    generic("
set line_num 9981; puts $output_file "      INIT : bit_vector := X\"00000000000000000000000000000000\""
set line_num 9982; puts $output_file "      );"
set line_num 9983; puts $output_file "  "
set line_num 9984; puts $output_file "    port("
set line_num 9985; puts $output_file "      O    : out std_ulogic;"
set line_num 9986; puts $output_file ""
set line_num 9987; puts $output_file "      A0   : in  std_ulogic;"
set line_num 9988; puts $output_file "      A1   : in  std_ulogic;"
set line_num 9989; puts $output_file "      A2   : in  std_ulogic;"
set line_num 9990; puts $output_file "      A3   : in  std_ulogic;"
set line_num 9991; puts $output_file "      A4   : in  std_ulogic;"
set line_num 9992; puts $output_file "      A5   : in  std_ulogic;"
set line_num 9993; puts $output_file "      A6   : in  std_ulogic;"
set line_num 9994; puts $output_file "      D    : in  std_ulogic;"
set line_num 9995; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 9996; puts $output_file "      WE   : in  std_ulogic"
set line_num 9997; puts $output_file "      );"
set line_num 9998; puts $output_file "  end component;"
set line_num 9999; puts $output_file "attribute syn_black_box of RAM128X1S_1 : component is true;"
set line_num 10000; puts $output_file ""
set line_num 10001; puts $output_file "  component RAM16X1D"
set line_num 10002; puts $output_file "    generic ("
set line_num 10003; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 10004; puts $output_file "      );"
set line_num 10005; puts $output_file "  "
set line_num 10006; puts $output_file "    port ("
set line_num 10007; puts $output_file "      DPO   : out std_ulogic;"
set line_num 10008; puts $output_file "      SPO   : out std_ulogic;"
set line_num 10009; puts $output_file "      "
set line_num 10010; puts $output_file "      A0    : in  std_ulogic;"
set line_num 10011; puts $output_file "      A1    : in  std_ulogic;"
set line_num 10012; puts $output_file "      A2    : in  std_ulogic;"
set line_num 10013; puts $output_file "      A3    : in  std_ulogic;"
set line_num 10014; puts $output_file "      D     : in  std_ulogic;"
set line_num 10015; puts $output_file "      DPRA0 : in  std_ulogic;"
set line_num 10016; puts $output_file "      DPRA1 : in  std_ulogic;"
set line_num 10017; puts $output_file "      DPRA2 : in  std_ulogic;"
set line_num 10018; puts $output_file "      DPRA3 : in  std_ulogic;"
set line_num 10019; puts $output_file "      WCLK  : in  std_ulogic;"
set line_num 10020; puts $output_file "      WE    : in  std_ulogic"
set line_num 10021; puts $output_file "      );"
set line_num 10022; puts $output_file "  end component;"
set line_num 10023; puts $output_file "attribute syn_black_box of RAM16X1D : component is true;"
set line_num 10024; puts $output_file ""
set line_num 10025; puts $output_file "  component RAM16X1D_1"
set line_num 10026; puts $output_file "    generic ("
set line_num 10027; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 10028; puts $output_file "      );"
set line_num 10029; puts $output_file "  "
set line_num 10030; puts $output_file "    port ("
set line_num 10031; puts $output_file "      DPO   : out std_ulogic;"
set line_num 10032; puts $output_file "      SPO   : out std_ulogic;"
set line_num 10033; puts $output_file "      "
set line_num 10034; puts $output_file "      A0    : in  std_ulogic;"
set line_num 10035; puts $output_file "      A1    : in  std_ulogic;"
set line_num 10036; puts $output_file "      A2    : in  std_ulogic;"
set line_num 10037; puts $output_file "      A3    : in  std_ulogic;"
set line_num 10038; puts $output_file "      D     : in  std_ulogic;"
set line_num 10039; puts $output_file "      DPRA0 : in  std_ulogic;"
set line_num 10040; puts $output_file "      DPRA1 : in  std_ulogic;"
set line_num 10041; puts $output_file "      DPRA2 : in  std_ulogic;"
set line_num 10042; puts $output_file "      DPRA3 : in  std_ulogic;"
set line_num 10043; puts $output_file "      WCLK  : in  std_ulogic;"
set line_num 10044; puts $output_file "      WE    : in  std_ulogic"
set line_num 10045; puts $output_file "      );"
set line_num 10046; puts $output_file "  end component;"
set line_num 10047; puts $output_file "attribute syn_black_box of RAM16X1D_1 : component is true;"
set line_num 10048; puts $output_file ""
set line_num 10049; puts $output_file "  component RAM16X1S"
set line_num 10050; puts $output_file "    generic ("
set line_num 10051; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 10052; puts $output_file "      );"
set line_num 10053; puts $output_file "  "
set line_num 10054; puts $output_file "    port ("
set line_num 10055; puts $output_file "      O    : out std_ulogic;"
set line_num 10056; puts $output_file "      "
set line_num 10057; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10058; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10059; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10060; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10061; puts $output_file "      D    : in  std_ulogic;"
set line_num 10062; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10063; puts $output_file "      WE   : in  std_ulogic"
set line_num 10064; puts $output_file "      );"
set line_num 10065; puts $output_file "  end component;"
set line_num 10066; puts $output_file "attribute syn_black_box of RAM16X1S : component is true;"
set line_num 10067; puts $output_file ""
set line_num 10068; puts $output_file "  component RAM16X1S_1"
set line_num 10069; puts $output_file "    generic ("
set line_num 10070; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 10071; puts $output_file "      );"
set line_num 10072; puts $output_file "  "
set line_num 10073; puts $output_file "    port ("
set line_num 10074; puts $output_file "      O    : out std_ulogic;"
set line_num 10075; puts $output_file ""
set line_num 10076; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10077; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10078; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10079; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10080; puts $output_file "      D    : in  std_ulogic;"
set line_num 10081; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10082; puts $output_file "      WE   : in  std_ulogic"
set line_num 10083; puts $output_file "      );"
set line_num 10084; puts $output_file "  end component;"
set line_num 10085; puts $output_file "attribute syn_black_box of RAM16X1S_1 : component is true;"
set line_num 10086; puts $output_file ""
set line_num 10087; puts $output_file "  component RAM16X2S"
set line_num 10088; puts $output_file "    generic ("
set line_num 10089; puts $output_file "      INIT_00 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10090; puts $output_file "      INIT_01 : bit_vector(15 downto 0) := X\"0000\""
set line_num 10091; puts $output_file "      );"
set line_num 10092; puts $output_file ""
set line_num 10093; puts $output_file "    port ("
set line_num 10094; puts $output_file "      O0   : out std_ulogic;"
set line_num 10095; puts $output_file "      O1   : out std_ulogic;"
set line_num 10096; puts $output_file "      "
set line_num 10097; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10098; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10099; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10100; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10101; puts $output_file "      D0   : in  std_ulogic;"
set line_num 10102; puts $output_file "      D1   : in  std_ulogic;"
set line_num 10103; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10104; puts $output_file "      WE   : in  std_ulogic"
set line_num 10105; puts $output_file "      );"
set line_num 10106; puts $output_file "  end component;"
set line_num 10107; puts $output_file "attribute syn_black_box of RAM16X2S : component is true;"
set line_num 10108; puts $output_file ""
set line_num 10109; puts $output_file "  component RAM16X4S"
set line_num 10110; puts $output_file "    generic ("
set line_num 10111; puts $output_file "      INIT_00 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10112; puts $output_file "      INIT_01 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10113; puts $output_file "      INIT_02 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10114; puts $output_file "      INIT_03 : bit_vector(15 downto 0) := X\"0000\""
set line_num 10115; puts $output_file "      );"
set line_num 10116; puts $output_file "    port ("
set line_num 10117; puts $output_file "      O0   : out std_ulogic;"
set line_num 10118; puts $output_file "      O1   : out std_ulogic;"
set line_num 10119; puts $output_file "      O2   : out std_ulogic;"
set line_num 10120; puts $output_file "      O3   : out std_ulogic;"
set line_num 10121; puts $output_file "      "
set line_num 10122; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10123; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10124; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10125; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10126; puts $output_file "      D0   : in  std_ulogic;"
set line_num 10127; puts $output_file "      D1   : in  std_ulogic;"
set line_num 10128; puts $output_file "      D2   : in  std_ulogic;"
set line_num 10129; puts $output_file "      D3   : in  std_ulogic;"
set line_num 10130; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10131; puts $output_file "      WE   : in  std_ulogic"
set line_num 10132; puts $output_file "      );"
set line_num 10133; puts $output_file "  end component;"
set line_num 10134; puts $output_file "attribute syn_black_box of RAM16X4S : component is true;"
set line_num 10135; puts $output_file ""
set line_num 10136; puts $output_file "  component RAM16X8S"
set line_num 10137; puts $output_file "    generic ("
set line_num 10138; puts $output_file "      INIT_00 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10139; puts $output_file "      INIT_01 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10140; puts $output_file "      INIT_02 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10141; puts $output_file "      INIT_03 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10142; puts $output_file "      INIT_04 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10143; puts $output_file "      INIT_05 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10144; puts $output_file "      INIT_06 : bit_vector(15 downto 0) := X\"0000\";"
set line_num 10145; puts $output_file "      INIT_07 : bit_vector(15 downto 0) := X\"0000\""
set line_num 10146; puts $output_file "      );"
set line_num 10147; puts $output_file "    port ("
set line_num 10148; puts $output_file "      O    : out std_logic_vector ( 7 downto 0);"
set line_num 10149; puts $output_file "      "
set line_num 10150; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10151; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10152; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10153; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10154; puts $output_file "      D    : in  std_logic_vector ( 7 downto 0);"
set line_num 10155; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10156; puts $output_file "      WE   : in  std_ulogic"
set line_num 10157; puts $output_file "      );"
set line_num 10158; puts $output_file "  end component;"
set line_num 10159; puts $output_file "attribute syn_black_box of RAM16X8S : component is true;"
set line_num 10160; puts $output_file ""
set line_num 10161; puts $output_file "component RAM32X1D"
set line_num 10162; puts $output_file "  generic ("
set line_num 10163; puts $output_file "       INIT : bit_vector := X\"00000000\""
set line_num 10164; puts $output_file "       );"
set line_num 10165; puts $output_file ""
set line_num 10166; puts $output_file "  port ("
set line_num 10167; puts $output_file "        DPO   : out std_ulogic;"
set line_num 10168; puts $output_file "        SPO   : out std_ulogic;"
set line_num 10169; puts $output_file ""
set line_num 10170; puts $output_file "        A0    : in  std_ulogic;"
set line_num 10171; puts $output_file "        A1    : in  std_ulogic;"
set line_num 10172; puts $output_file "        A2    : in  std_ulogic;"
set line_num 10173; puts $output_file "        A3    : in  std_ulogic;"
set line_num 10174; puts $output_file "        A4    : in  std_ulogic;"
set line_num 10175; puts $output_file "        D     : in  std_ulogic;"
set line_num 10176; puts $output_file "        DPRA0 : in  std_ulogic;"
set line_num 10177; puts $output_file "        DPRA1 : in  std_ulogic;"
set line_num 10178; puts $output_file "        DPRA2 : in  std_ulogic;"
set line_num 10179; puts $output_file "        DPRA3 : in  std_ulogic;"
set line_num 10180; puts $output_file "        DPRA4 : in  std_ulogic;"
set line_num 10181; puts $output_file "        WCLK  : in  std_ulogic;"
set line_num 10182; puts $output_file "        WE    : in  std_ulogic"
set line_num 10183; puts $output_file "        );"
set line_num 10184; puts $output_file "end component;"
set line_num 10185; puts $output_file "attribute syn_black_box of RAM32X1D : component is true;"
set line_num 10186; puts $output_file ""
set line_num 10187; puts $output_file "  component RAM32X1D_1"
set line_num 10188; puts $output_file "    generic ("
set line_num 10189; puts $output_file "      INIT : bit_vector := X\"00000000\""
set line_num 10190; puts $output_file "      );"
set line_num 10191; puts $output_file "  "
set line_num 10192; puts $output_file "    port ("
set line_num 10193; puts $output_file "      DPO   : out std_ulogic;"
set line_num 10194; puts $output_file "      SPO   : out std_ulogic;"
set line_num 10195; puts $output_file "  "
set line_num 10196; puts $output_file "      A0    : in  std_ulogic;"
set line_num 10197; puts $output_file "      A1    : in  std_ulogic;"
set line_num 10198; puts $output_file "      A2    : in  std_ulogic;"
set line_num 10199; puts $output_file "      A3    : in  std_ulogic;"
set line_num 10200; puts $output_file "      A4    : in  std_ulogic;"
set line_num 10201; puts $output_file "      D     : in  std_ulogic;"
set line_num 10202; puts $output_file "      DPRA0 : in  std_ulogic;"
set line_num 10203; puts $output_file "      DPRA1 : in  std_ulogic;"
set line_num 10204; puts $output_file "      DPRA2 : in  std_ulogic;"
set line_num 10205; puts $output_file "      DPRA3 : in  std_ulogic;"
set line_num 10206; puts $output_file "      DPRA4 : in  std_ulogic;"
set line_num 10207; puts $output_file "      WCLK  : in  std_ulogic;"
set line_num 10208; puts $output_file "      WE    : in  std_ulogic"
set line_num 10209; puts $output_file "      );"
set line_num 10210; puts $output_file "  end component;"
set line_num 10211; puts $output_file "attribute syn_black_box of RAM32X1D_1 : component is true;"
set line_num 10212; puts $output_file ""
set line_num 10213; puts $output_file "  component RAM32X1S"
set line_num 10214; puts $output_file "    generic ("
set line_num 10215; puts $output_file "      INIT : bit_vector := X\"00000000\""
set line_num 10216; puts $output_file "      );"
set line_num 10217; puts $output_file "  "
set line_num 10218; puts $output_file "    port ("
set line_num 10219; puts $output_file "      O    : out std_ulogic;"
set line_num 10220; puts $output_file "      "
set line_num 10221; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10222; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10223; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10224; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10225; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10226; puts $output_file "      D    : in  std_ulogic;"
set line_num 10227; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10228; puts $output_file "      WE   : in  std_ulogic"
set line_num 10229; puts $output_file "      );"
set line_num 10230; puts $output_file "  end component;"
set line_num 10231; puts $output_file "attribute syn_black_box of RAM32X1S : component is true;"
set line_num 10232; puts $output_file ""
set line_num 10233; puts $output_file "  component RAM32X1S_1"
set line_num 10234; puts $output_file "    generic ("
set line_num 10235; puts $output_file "      INIT : bit_vector := X\"00000000\""
set line_num 10236; puts $output_file "      );"
set line_num 10237; puts $output_file "  "
set line_num 10238; puts $output_file "    port ("
set line_num 10239; puts $output_file "      O    : out std_ulogic;"
set line_num 10240; puts $output_file "      "
set line_num 10241; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10242; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10243; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10244; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10245; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10246; puts $output_file "      D    : in  std_ulogic;"
set line_num 10247; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10248; puts $output_file "      WE   : in  std_ulogic"
set line_num 10249; puts $output_file "      );"
set line_num 10250; puts $output_file "  end component;"
set line_num 10251; puts $output_file "attribute syn_black_box of RAM32X1S_1 : component is true;"
set line_num 10252; puts $output_file ""
set line_num 10253; puts $output_file "  component RAM32X2S"
set line_num 10254; puts $output_file "    generic ("
set line_num 10255; puts $output_file "      INIT_00 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10256; puts $output_file "      INIT_01 : bit_vector(31 downto 0) := X\"00000000\""
set line_num 10257; puts $output_file "      );"
set line_num 10258; puts $output_file "    port ("
set line_num 10259; puts $output_file "      O0   : out std_ulogic;"
set line_num 10260; puts $output_file "      O1   : out std_ulogic;"
set line_num 10261; puts $output_file "      "
set line_num 10262; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10263; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10264; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10265; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10266; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10267; puts $output_file "      D0   : in  std_ulogic;"
set line_num 10268; puts $output_file "      D1   : in  std_ulogic;"
set line_num 10269; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10270; puts $output_file "      WE   : in  std_ulogic"
set line_num 10271; puts $output_file "      );"
set line_num 10272; puts $output_file "  end component;"
set line_num 10273; puts $output_file "attribute syn_black_box of RAM32X2S : component is true;"
set line_num 10274; puts $output_file ""
set line_num 10275; puts $output_file "  component RAM32X4S"
set line_num 10276; puts $output_file "    generic ("
set line_num 10277; puts $output_file "      INIT_00 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10278; puts $output_file "      INIT_01 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10279; puts $output_file "      INIT_02 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10280; puts $output_file "      INIT_03 : bit_vector(31 downto 0) := X\"00000000\""
set line_num 10281; puts $output_file "      );"
set line_num 10282; puts $output_file "    port ("
set line_num 10283; puts $output_file "      O0   : out std_ulogic;"
set line_num 10284; puts $output_file "      O1   : out std_ulogic;"
set line_num 10285; puts $output_file "      O2   : out std_ulogic;"
set line_num 10286; puts $output_file "      O3   : out std_ulogic;"
set line_num 10287; puts $output_file "      "
set line_num 10288; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10289; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10290; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10291; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10292; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10293; puts $output_file "      D0   : in  std_ulogic;"
set line_num 10294; puts $output_file "      D1   : in  std_ulogic;"
set line_num 10295; puts $output_file "      D2   : in  std_ulogic;"
set line_num 10296; puts $output_file "      D3   : in  std_ulogic;"
set line_num 10297; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10298; puts $output_file "      WE   : in  std_ulogic"
set line_num 10299; puts $output_file "      );"
set line_num 10300; puts $output_file "  end component;"
set line_num 10301; puts $output_file "attribute syn_black_box of RAM32X4S : component is true;"
set line_num 10302; puts $output_file ""
set line_num 10303; puts $output_file "  component RAM32X8S"
set line_num 10304; puts $output_file "    generic ("
set line_num 10305; puts $output_file "      INIT_00 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10306; puts $output_file "      INIT_01 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10307; puts $output_file "      INIT_02 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10308; puts $output_file "      INIT_03 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10309; puts $output_file "      INIT_04 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10310; puts $output_file "      INIT_05 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10311; puts $output_file "      INIT_06 : bit_vector(31 downto 0) := X\"00000000\";"
set line_num 10312; puts $output_file "      INIT_07 : bit_vector(31 downto 0) := X\"00000000\""
set line_num 10313; puts $output_file "      );"
set line_num 10314; puts $output_file "    port ("
set line_num 10315; puts $output_file "      O    : out std_logic_vector ( 7 downto 0);"
set line_num 10316; puts $output_file "  "
set line_num 10317; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10318; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10319; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10320; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10321; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10322; puts $output_file "      D    : in  std_logic_vector ( 7 downto 0);"
set line_num 10323; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10324; puts $output_file "      WE   : in  std_ulogic"
set line_num 10325; puts $output_file "      );"
set line_num 10326; puts $output_file "  end component;"
set line_num 10327; puts $output_file "attribute syn_black_box of RAM32X8S : component is true;"
set line_num 10328; puts $output_file ""
set line_num 10329; puts $output_file "  component RAM64X1D"
set line_num 10330; puts $output_file "    generic ("
set line_num 10331; puts $output_file "      INIT : bit_vector := X\"0000000000000000\""
set line_num 10332; puts $output_file "      );"
set line_num 10333; puts $output_file "  "
set line_num 10334; puts $output_file "    port ("
set line_num 10335; puts $output_file "      DPO : out std_ulogic;"
set line_num 10336; puts $output_file "      SPO : out std_ulogic;"
set line_num 10337; puts $output_file "  "
set line_num 10338; puts $output_file "      A0    : in std_ulogic;"
set line_num 10339; puts $output_file "      A1    : in std_ulogic;"
set line_num 10340; puts $output_file "      A2    : in std_ulogic;"
set line_num 10341; puts $output_file "      A3    : in std_ulogic;"
set line_num 10342; puts $output_file "      A4    : in std_ulogic;"
set line_num 10343; puts $output_file "      A5    : in std_ulogic;"
set line_num 10344; puts $output_file "      D     : in std_ulogic;"
set line_num 10345; puts $output_file "      DPRA0 : in std_ulogic;"
set line_num 10346; puts $output_file "      DPRA1 : in std_ulogic;"
set line_num 10347; puts $output_file "      DPRA2 : in std_ulogic;"
set line_num 10348; puts $output_file "      DPRA3 : in std_ulogic;"
set line_num 10349; puts $output_file "      DPRA4 : in std_ulogic;"
set line_num 10350; puts $output_file "      DPRA5 : in std_ulogic;"
set line_num 10351; puts $output_file "      WCLK  : in std_ulogic;"
set line_num 10352; puts $output_file "      WE    : in std_ulogic"
set line_num 10353; puts $output_file "      );"
set line_num 10354; puts $output_file "  end component;"
set line_num 10355; puts $output_file "attribute syn_black_box of RAM64X1D : component is true;"
set line_num 10356; puts $output_file ""
set line_num 10357; puts $output_file "  component RAM64X1D_1"
set line_num 10358; puts $output_file "    generic ("
set line_num 10359; puts $output_file "      INIT : bit_vector := X\"0000000000000000\""
set line_num 10360; puts $output_file "      );"
set line_num 10361; puts $output_file "  "
set line_num 10362; puts $output_file "    port ("
set line_num 10363; puts $output_file "      DPO   : out std_ulogic;"
set line_num 10364; puts $output_file "      SPO   : out std_ulogic;"
set line_num 10365; puts $output_file ""
set line_num 10366; puts $output_file "      A0    : in  std_ulogic;"
set line_num 10367; puts $output_file "      A1    : in  std_ulogic;"
set line_num 10368; puts $output_file "      A2    : in  std_ulogic;"
set line_num 10369; puts $output_file "      A3    : in  std_ulogic;"
set line_num 10370; puts $output_file "      A4    : in  std_ulogic;"
set line_num 10371; puts $output_file "      A5    : in  std_ulogic;"
set line_num 10372; puts $output_file "      D     : in  std_ulogic;"
set line_num 10373; puts $output_file "      DPRA0 : in  std_ulogic;"
set line_num 10374; puts $output_file "      DPRA1 : in  std_ulogic;"
set line_num 10375; puts $output_file "      DPRA2 : in  std_ulogic;"
set line_num 10376; puts $output_file "      DPRA3 : in  std_ulogic;"
set line_num 10377; puts $output_file "      DPRA4 : in  std_ulogic;"
set line_num 10378; puts $output_file "      DPRA5 : in  std_ulogic;"
set line_num 10379; puts $output_file "      WCLK  : in  std_ulogic;"
set line_num 10380; puts $output_file "      WE    : in  std_ulogic"
set line_num 10381; puts $output_file "      );"
set line_num 10382; puts $output_file "  end component;"
set line_num 10383; puts $output_file "attribute syn_black_box of RAM64X1D_1 : component is true;"
set line_num 10384; puts $output_file ""
set line_num 10385; puts $output_file "  component RAM64X1S"
set line_num 10386; puts $output_file "    generic ("
set line_num 10387; puts $output_file "      INIT : bit_vector := X\"0000000000000000\""
set line_num 10388; puts $output_file "      );"
set line_num 10389; puts $output_file "  "
set line_num 10390; puts $output_file "    port ("
set line_num 10391; puts $output_file "      O    : out std_ulogic;"
set line_num 10392; puts $output_file ""
set line_num 10393; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10394; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10395; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10396; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10397; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10398; puts $output_file "      A5   : in  std_ulogic;"
set line_num 10399; puts $output_file "      D    : in  std_ulogic;"
set line_num 10400; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10401; puts $output_file "      WE   : in  std_ulogic"
set line_num 10402; puts $output_file "      );"
set line_num 10403; puts $output_file "  end component;"
set line_num 10404; puts $output_file "attribute syn_black_box of RAM64X1S : component is true;"
set line_num 10405; puts $output_file ""
set line_num 10406; puts $output_file "  component RAM64X1S_1"
set line_num 10407; puts $output_file "    generic ("
set line_num 10408; puts $output_file "      INIT : bit_vector := X\"0000000000000000\""
set line_num 10409; puts $output_file "      );"
set line_num 10410; puts $output_file "  "
set line_num 10411; puts $output_file "    port ("
set line_num 10412; puts $output_file "      O    : out std_ulogic;"
set line_num 10413; puts $output_file ""
set line_num 10414; puts $output_file "      A0   : in  std_ulogic;"
set line_num 10415; puts $output_file "      A1   : in  std_ulogic;"
set line_num 10416; puts $output_file "      A2   : in  std_ulogic;"
set line_num 10417; puts $output_file "      A3   : in  std_ulogic;"
set line_num 10418; puts $output_file "      A4   : in  std_ulogic;"
set line_num 10419; puts $output_file "      A5   : in  std_ulogic;"
set line_num 10420; puts $output_file "      D    : in  std_ulogic;"
set line_num 10421; puts $output_file "      WCLK : in  std_ulogic;"
set line_num 10422; puts $output_file "      WE   : in  std_ulogic"
set line_num 10423; puts $output_file "      );"
set line_num 10424; puts $output_file "  end component;"
set line_num 10425; puts $output_file "attribute syn_black_box of RAM64X1S_1 : component is true;"
set line_num 10426; puts $output_file ""
set line_num 10427; puts $output_file "  component RAM64X2S"
set line_num 10428; puts $output_file "    generic ("
set line_num 10429; puts $output_file "      INIT_00 :     bit_vector(63 downto 0) := X\"0000000000000000\";"
set line_num 10430; puts $output_file "      INIT_01 :     bit_vector(63 downto 0) := X\"0000000000000000\""
set line_num 10431; puts $output_file "      );"
set line_num 10432; puts $output_file "    port ("
set line_num 10433; puts $output_file "      O0     : out std_ulogic;"
set line_num 10434; puts $output_file "      O1     : out std_ulogic;"
set line_num 10435; puts $output_file ""
set line_num 10436; puts $output_file "      A0     : in  std_ulogic;"
set line_num 10437; puts $output_file "      A1     : in  std_ulogic;"
set line_num 10438; puts $output_file "      A2     : in  std_ulogic;"
set line_num 10439; puts $output_file "      A3     : in  std_ulogic;"
set line_num 10440; puts $output_file "      A4     : in  std_ulogic;"
set line_num 10441; puts $output_file "      A5     : in  std_ulogic;"
set line_num 10442; puts $output_file "      D0     : in  std_ulogic;"
set line_num 10443; puts $output_file "      D1     : in  std_ulogic;"
set line_num 10444; puts $output_file "      WCLK   : in  std_ulogic;"
set line_num 10445; puts $output_file "      WE     : in  std_ulogic"
set line_num 10446; puts $output_file "      );"
set line_num 10447; puts $output_file "  "
set line_num 10448; puts $output_file "  end component;"
set line_num 10449; puts $output_file "attribute syn_black_box of RAM64X2S : component is true;"
set line_num 10450; puts $output_file ""
set line_num 10451; puts $output_file "  component RAMB16"
set line_num 10452; puts $output_file "  generic ("
set line_num 10453; puts $output_file "    DOA_REG : integer := 0 ;"
set line_num 10454; puts $output_file "    DOB_REG : integer := 0 ;"
set line_num 10455; puts $output_file ""
set line_num 10456; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10457; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10458; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10459; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10460; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10461; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10462; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10463; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10464; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10465; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10466; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10467; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10468; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10469; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10470; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10471; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10472; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10473; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10474; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10475; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10476; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10477; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10478; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10479; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10480; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10481; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10482; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10483; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10484; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10485; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10486; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10487; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10488; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10489; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10490; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10491; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10492; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10493; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10494; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10495; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10496; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10497; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10498; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10499; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10500; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10501; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10502; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10503; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10504; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10505; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10506; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10507; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10508; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10509; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10510; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10511; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10512; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10513; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10514; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10515; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10516; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10517; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10518; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10519; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10520; puts $output_file ""
set line_num 10521; puts $output_file "    INIT_A : bit_vector := X\"000000000\";"
set line_num 10522; puts $output_file "    INIT_B : bit_vector := X\"000000000\";"
set line_num 10523; puts $output_file ""
set line_num 10524; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10525; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10526; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10527; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10528; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10529; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10530; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10531; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10532; puts $output_file ""
set line_num 10533; puts $output_file "    INVERT_CLK_DOA_REG : boolean := false;"
set line_num 10534; puts $output_file "    INVERT_CLK_DOB_REG : boolean := false;"
set line_num 10535; puts $output_file ""
set line_num 10536; puts $output_file "    RAM_EXTENSION_A : string := \"NONE\";"
set line_num 10537; puts $output_file "    RAM_EXTENSION_B : string := \"NONE\";"
set line_num 10538; puts $output_file ""
set line_num 10539; puts $output_file "    READ_WIDTH_A : integer := 0;"
set line_num 10540; puts $output_file "    READ_WIDTH_B : integer := 0;"
set line_num 10541; puts $output_file ""
set line_num 10542; puts $output_file "    SIM_COLLISION_CHECK : string := \"ALL\";"
set line_num 10543; puts $output_file ""
set line_num 10544; puts $output_file "    SRVAL_A  : bit_vector := X\"000000000\";"
set line_num 10545; puts $output_file "    SRVAL_B  : bit_vector := X\"000000000\";"
set line_num 10546; puts $output_file ""
set line_num 10547; puts $output_file "    WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 10548; puts $output_file "    WRITE_MODE_B : string := \"WRITE_FIRST\";"
set line_num 10549; puts $output_file ""
set line_num 10550; puts $output_file "    WRITE_WIDTH_A : integer := 0;"
set line_num 10551; puts $output_file "    WRITE_WIDTH_B : integer := 0"
set line_num 10552; puts $output_file "    );"
set line_num 10553; puts $output_file ""
set line_num 10554; puts $output_file "  port("
set line_num 10555; puts $output_file "    CASCADEOUTA  : out  std_ulogic;"
set line_num 10556; puts $output_file "    CASCADEOUTB  : out  std_ulogic;"
set line_num 10557; puts $output_file "    DOA          : out std_logic_vector (31 downto 0);"
set line_num 10558; puts $output_file "    DOB          : out std_logic_vector (31 downto 0);"
set line_num 10559; puts $output_file "    DOPA         : out std_logic_vector (3 downto 0);"
set line_num 10560; puts $output_file "    DOPB         : out std_logic_vector (3 downto 0);"
set line_num 10561; puts $output_file ""
set line_num 10562; puts $output_file "    ADDRA        : in  std_logic_vector (14 downto 0);"
set line_num 10563; puts $output_file "    ADDRB        : in  std_logic_vector (14 downto 0);"
set line_num 10564; puts $output_file "    CASCADEINA   : in  std_ulogic;"
set line_num 10565; puts $output_file "    CASCADEINB   : in  std_ulogic;"
set line_num 10566; puts $output_file "    CLKA         : in  std_ulogic;"
set line_num 10567; puts $output_file "    CLKB         : in  std_ulogic;"
set line_num 10568; puts $output_file "    DIA          : in  std_logic_vector (31 downto 0);"
set line_num 10569; puts $output_file "    DIB          : in  std_logic_vector (31 downto 0);"
set line_num 10570; puts $output_file "    DIPA         : in  std_logic_vector (3 downto 0);"
set line_num 10571; puts $output_file "    DIPB         : in  std_logic_vector (3 downto 0);"
set line_num 10572; puts $output_file "    ENA          : in  std_ulogic;"
set line_num 10573; puts $output_file "    ENB          : in  std_ulogic;"
set line_num 10574; puts $output_file "    REGCEA       : in  std_ulogic;"
set line_num 10575; puts $output_file "    REGCEB       : in  std_ulogic;"
set line_num 10576; puts $output_file "    SSRA         : in  std_ulogic;"
set line_num 10577; puts $output_file "    SSRB         : in  std_ulogic;"
set line_num 10578; puts $output_file "    WEA          : in  std_logic_vector (3 downto 0);"
set line_num 10579; puts $output_file "    WEB          : in  std_logic_vector (3 downto 0)"
set line_num 10580; puts $output_file "    );"
set line_num 10581; puts $output_file "  end component;"
set line_num 10582; puts $output_file "attribute syn_black_box of RAMB16 : component is true;"
set line_num 10583; puts $output_file ""
set line_num 10584; puts $output_file "  component RAMB16_S1"
set line_num 10585; puts $output_file "    generic ("
set line_num 10586; puts $output_file "      write_mode : string     := \"WRITE_FIRST\";"
set line_num 10587; puts $output_file "      INIT       : bit_vector := X\"0\";"
set line_num 10588; puts $output_file "      SRVAL      : bit_vector := X\"0\";"
set line_num 10589; puts $output_file "  "
set line_num 10590; puts $output_file "      INIT_00 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10591; puts $output_file "      INIT_01 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10592; puts $output_file "      INIT_02 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10593; puts $output_file "      INIT_03 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10594; puts $output_file "      INIT_04 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10595; puts $output_file "      INIT_05 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10596; puts $output_file "      INIT_06 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10597; puts $output_file "      INIT_07 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10598; puts $output_file "      INIT_08 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10599; puts $output_file "      INIT_09 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10600; puts $output_file "      INIT_0A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10601; puts $output_file "      INIT_0B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10602; puts $output_file "      INIT_0C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10603; puts $output_file "      INIT_0D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10604; puts $output_file "      INIT_0E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10605; puts $output_file "      INIT_0F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10606; puts $output_file "      INIT_10 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10607; puts $output_file "      INIT_11 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10608; puts $output_file "      INIT_12 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10609; puts $output_file "      INIT_13 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10610; puts $output_file "      INIT_14 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10611; puts $output_file "      INIT_15 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10612; puts $output_file "      INIT_16 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10613; puts $output_file "      INIT_17 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10614; puts $output_file "      INIT_18 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10615; puts $output_file "      INIT_19 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10616; puts $output_file "      INIT_1A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10617; puts $output_file "      INIT_1B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10618; puts $output_file "      INIT_1C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10619; puts $output_file "      INIT_1D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10620; puts $output_file "      INIT_1E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10621; puts $output_file "      INIT_1F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10622; puts $output_file "      INIT_20 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10623; puts $output_file "      INIT_21 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10624; puts $output_file "      INIT_22 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10625; puts $output_file "      INIT_23 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10626; puts $output_file "      INIT_24 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10627; puts $output_file "      INIT_25 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10628; puts $output_file "      INIT_26 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10629; puts $output_file "      INIT_27 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10630; puts $output_file "      INIT_28 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10631; puts $output_file "      INIT_29 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10632; puts $output_file "      INIT_2A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10633; puts $output_file "      INIT_2B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10634; puts $output_file "      INIT_2C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10635; puts $output_file "      INIT_2D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10636; puts $output_file "      INIT_2E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10637; puts $output_file "      INIT_2F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10638; puts $output_file "      INIT_30 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10639; puts $output_file "      INIT_31 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10640; puts $output_file "      INIT_32 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10641; puts $output_file "      INIT_33 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10642; puts $output_file "      INIT_34 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10643; puts $output_file "      INIT_35 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10644; puts $output_file "      INIT_36 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10645; puts $output_file "      INIT_37 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10646; puts $output_file "      INIT_38 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10647; puts $output_file "      INIT_39 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10648; puts $output_file "      INIT_3A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10649; puts $output_file "      INIT_3B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10650; puts $output_file "      INIT_3C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10651; puts $output_file "      INIT_3D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10652; puts $output_file "      INIT_3E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10653; puts $output_file "      INIT_3F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 10654; puts $output_file "      );"
set line_num 10655; puts $output_file "    port ("
set line_num 10656; puts $output_file "      DO     : out std_logic_vector (0 downto 0);"
set line_num 10657; puts $output_file "  "
set line_num 10658; puts $output_file "      ADDR   : in  std_logic_vector (13 downto 0);"
set line_num 10659; puts $output_file "      CLK    : in  std_ulogic;"
set line_num 10660; puts $output_file "      DI     : in  std_logic_vector (0 downto 0);"
set line_num 10661; puts $output_file "      EN     : in  std_ulogic;"
set line_num 10662; puts $output_file "      SSR    : in  std_ulogic;"
set line_num 10663; puts $output_file "      WE     : in  std_ulogic"
set line_num 10664; puts $output_file "      );"
set line_num 10665; puts $output_file "  "
set line_num 10666; puts $output_file "  end component;"
set line_num 10667; puts $output_file "attribute syn_black_box of RAMB16_S1 : component is true;"
set line_num 10668; puts $output_file ""
set line_num 10669; puts $output_file "  component RAMB16_S18"
set line_num 10670; puts $output_file "    generic ("
set line_num 10671; puts $output_file "      INIT       : bit_vector := X\"00000\";"
set line_num 10672; puts $output_file "      SRVAL      : bit_vector := X\"00000\";"
set line_num 10673; puts $output_file "      write_mode : string     := \"WRITE_FIRST\";"
set line_num 10674; puts $output_file ""
set line_num 10675; puts $output_file "      INITP_00 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10676; puts $output_file "      INITP_01 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10677; puts $output_file "      INITP_02 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10678; puts $output_file "      INITP_03 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10679; puts $output_file "      INITP_04 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10680; puts $output_file "      INITP_05 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10681; puts $output_file "      INITP_06 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10682; puts $output_file "      INITP_07 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10683; puts $output_file "      INIT_00  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10684; puts $output_file "      INIT_01  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10685; puts $output_file "      INIT_02  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10686; puts $output_file "      INIT_03  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10687; puts $output_file "      INIT_04  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10688; puts $output_file "      INIT_05  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10689; puts $output_file "      INIT_06  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10690; puts $output_file "      INIT_07  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10691; puts $output_file "      INIT_08  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10692; puts $output_file "      INIT_09  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10693; puts $output_file "      INIT_0A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10694; puts $output_file "      INIT_0B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10695; puts $output_file "      INIT_0C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10696; puts $output_file "      INIT_0D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10697; puts $output_file "      INIT_0E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10698; puts $output_file "      INIT_0F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10699; puts $output_file "      INIT_10  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10700; puts $output_file "      INIT_11  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10701; puts $output_file "      INIT_12  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10702; puts $output_file "      INIT_13  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10703; puts $output_file "      INIT_14  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10704; puts $output_file "      INIT_15  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10705; puts $output_file "      INIT_16  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10706; puts $output_file "      INIT_17  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10707; puts $output_file "      INIT_18  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10708; puts $output_file "      INIT_19  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10709; puts $output_file "      INIT_1A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10710; puts $output_file "      INIT_1B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10711; puts $output_file "      INIT_1C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10712; puts $output_file "      INIT_1D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10713; puts $output_file "      INIT_1E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10714; puts $output_file "      INIT_1F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10715; puts $output_file "      INIT_20  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10716; puts $output_file "      INIT_21  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10717; puts $output_file "      INIT_22  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10718; puts $output_file "      INIT_23  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10719; puts $output_file "      INIT_24  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10720; puts $output_file "      INIT_25  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10721; puts $output_file "      INIT_26  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10722; puts $output_file "      INIT_27  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10723; puts $output_file "      INIT_28  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10724; puts $output_file "      INIT_29  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10725; puts $output_file "      INIT_2A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10726; puts $output_file "      INIT_2B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10727; puts $output_file "      INIT_2C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10728; puts $output_file "      INIT_2D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10729; puts $output_file "      INIT_2E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10730; puts $output_file "      INIT_2F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10731; puts $output_file "      INIT_30  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10732; puts $output_file "      INIT_31  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10733; puts $output_file "      INIT_32  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10734; puts $output_file "      INIT_33  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10735; puts $output_file "      INIT_34  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10736; puts $output_file "      INIT_35  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10737; puts $output_file "      INIT_36  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10738; puts $output_file "      INIT_37  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10739; puts $output_file "      INIT_38  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10740; puts $output_file "      INIT_39  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10741; puts $output_file "      INIT_3A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10742; puts $output_file "      INIT_3B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10743; puts $output_file "      INIT_3C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10744; puts $output_file "      INIT_3D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10745; puts $output_file "      INIT_3E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10746; puts $output_file "      INIT_3F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 10747; puts $output_file "      );"
set line_num 10748; puts $output_file ""
set line_num 10749; puts $output_file "    port ("
set line_num 10750; puts $output_file "      DO      : out std_logic_vector (15 downto 0);"
set line_num 10751; puts $output_file "      DOP     : out std_logic_vector (1 downto 0);"
set line_num 10752; puts $output_file "      ADDR    : in  std_logic_vector (9 downto 0);"
set line_num 10753; puts $output_file "      CLK     : in  std_ulogic;"
set line_num 10754; puts $output_file "      DI      : in  std_logic_vector (15 downto 0);"
set line_num 10755; puts $output_file "      DIP     : in  std_logic_vector (1 downto 0);"
set line_num 10756; puts $output_file "      EN      : in  std_ulogic;"
set line_num 10757; puts $output_file "      SSR     : in  std_ulogic;"
set line_num 10758; puts $output_file "      WE      : in  std_ulogic"
set line_num 10759; puts $output_file "      );"
set line_num 10760; puts $output_file "  end component;"
set line_num 10761; puts $output_file "attribute syn_black_box of RAMB16_S18 : component is true;"
set line_num 10762; puts $output_file ""
set line_num 10763; puts $output_file "  component RAMB16_S18_S18 "
set line_num 10764; puts $output_file "    generic ("
set line_num 10765; puts $output_file ""
set line_num 10766; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10767; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10768; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10769; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10770; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10771; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10772; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10773; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10774; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10775; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10776; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10777; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10778; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10779; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10780; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10781; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10782; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10783; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10784; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10785; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10786; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10787; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10788; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10789; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10790; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10791; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10792; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10793; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10794; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10795; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10796; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10797; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10798; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10799; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10800; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10801; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10802; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10803; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10804; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10805; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10806; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10807; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10808; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10809; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10810; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10811; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10812; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10813; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10814; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10815; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10816; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10817; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10818; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10819; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10820; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10821; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10822; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10823; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10824; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10825; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10826; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10827; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10828; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10829; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10830; puts $output_file ""
set line_num 10831; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10832; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10833; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10834; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10835; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10836; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10837; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10838; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10839; puts $output_file ""
set line_num 10840; puts $output_file ""
set line_num 10841; puts $output_file "      INIT_A : bit_vector  := X\"00000\";"
set line_num 10842; puts $output_file "      INIT_B : bit_vector  := X\"00000\";"
set line_num 10843; puts $output_file "      SRVAL_A : bit_vector  := X\"00000\";"
set line_num 10844; puts $output_file "      SRVAL_B : bit_vector  := X\"00000\";"
set line_num 10845; puts $output_file ""
set line_num 10846; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 10847; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 10848; puts $output_file "      );"
set line_num 10849; puts $output_file ""
set line_num 10850; puts $output_file "    port("
set line_num 10851; puts $output_file "      DOA   : out std_logic_vector(15 downto 0);"
set line_num 10852; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 10853; puts $output_file "      DOPA  : out std_logic_vector(1 downto 0);"
set line_num 10854; puts $output_file "      DOPB  : out std_logic_vector(1 downto 0);"
set line_num 10855; puts $output_file "      ADDRA : in  std_logic_vector(9 downto 0);"
set line_num 10856; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 10857; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 10858; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 10859; puts $output_file "      DIA   : in  std_logic_vector(15 downto 0);"
set line_num 10860; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 10861; puts $output_file "      DIPA  : in  std_logic_vector(1 downto 0);"
set line_num 10862; puts $output_file "      DIPB  : in  std_logic_vector(1 downto 0);"
set line_num 10863; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 10864; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 10865; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 10866; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 10867; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 10868; puts $output_file "      WEB   : in  std_ulogic"
set line_num 10869; puts $output_file "      );"
set line_num 10870; puts $output_file "  end component; "
set line_num 10871; puts $output_file "attribute syn_black_box of RAMB16_S18_S18 : component is true;"
set line_num 10872; puts $output_file ""
set line_num 10873; puts $output_file "  component RAMB16_S18_S36 "
set line_num 10874; puts $output_file "    generic ("
set line_num 10875; puts $output_file ""
set line_num 10876; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10877; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10878; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10879; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10880; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10881; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10882; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10883; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10884; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10885; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10886; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10887; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10888; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10889; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10890; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10891; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10892; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10893; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10894; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10895; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10896; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10897; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10898; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10899; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10900; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10901; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10902; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10903; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10904; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10905; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10906; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10907; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10908; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10909; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10910; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10911; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10912; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10913; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10914; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10915; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10916; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10917; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10918; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10919; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10920; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10921; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10922; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10923; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10924; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10925; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10926; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10927; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10928; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10929; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10930; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10931; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10932; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10933; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10934; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10935; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10936; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10937; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10938; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10939; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10940; puts $output_file ""
set line_num 10941; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10942; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10943; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10944; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10945; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10946; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10947; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10948; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10949; puts $output_file ""
set line_num 10950; puts $output_file ""
set line_num 10951; puts $output_file "      INIT_A : bit_vector  := X\"00000\";"
set line_num 10952; puts $output_file "      INIT_B : bit_vector  := X\"000000000\";"
set line_num 10953; puts $output_file "      SRVAL_A : bit_vector  := X\"00000\";"
set line_num 10954; puts $output_file "      SRVAL_B : bit_vector  := X\"000000000\";"
set line_num 10955; puts $output_file ""
set line_num 10956; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 10957; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 10958; puts $output_file "      );"
set line_num 10959; puts $output_file ""
set line_num 10960; puts $output_file "    port("
set line_num 10961; puts $output_file "      DOA   : out std_logic_vector(15 downto 0);"
set line_num 10962; puts $output_file "      DOB   : out std_logic_vector(31 downto 0);"
set line_num 10963; puts $output_file "      DOPA  : out std_logic_vector(1 downto 0);"
set line_num 10964; puts $output_file "      DOPB  : out std_logic_vector(3 downto 0);"
set line_num 10965; puts $output_file "      ADDRA : in  std_logic_vector(9 downto 0);"
set line_num 10966; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 10967; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 10968; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 10969; puts $output_file "      DIA   : in  std_logic_vector(15 downto 0);"
set line_num 10970; puts $output_file "      DIB   : in  std_logic_vector(31 downto 0);"
set line_num 10971; puts $output_file "      DIPA  : in  std_logic_vector(1 downto 0);"
set line_num 10972; puts $output_file "      DIPB  : in  std_logic_vector(3 downto 0);"
set line_num 10973; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 10974; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 10975; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 10976; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 10977; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 10978; puts $output_file "      WEB   : in  std_ulogic"
set line_num 10979; puts $output_file "      );"
set line_num 10980; puts $output_file "  end component; "
set line_num 10981; puts $output_file "attribute syn_black_box of RAMB16_S18_S36 : component is true;"
set line_num 10982; puts $output_file ""
set line_num 10983; puts $output_file "  component RAMB16_S1_S1 "
set line_num 10984; puts $output_file "    generic ("
set line_num 10985; puts $output_file ""
set line_num 10986; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10987; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10988; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10989; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10990; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10991; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10992; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10993; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10994; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10995; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10996; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10997; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10998; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 10999; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11000; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11001; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11002; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11003; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11004; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11005; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11006; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11007; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11008; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11009; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11010; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11011; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11012; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11013; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11014; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11015; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11016; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11017; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11018; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11019; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11020; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11021; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11022; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11023; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11024; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11025; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11026; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11027; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11028; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11029; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11030; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11031; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11032; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11033; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11034; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11035; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11036; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11037; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11038; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11039; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11040; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11041; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11042; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11043; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11044; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11045; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11046; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11047; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11048; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11049; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11050; puts $output_file ""
set line_num 11051; puts $output_file ""
set line_num 11052; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11053; puts $output_file "      INIT_B : bit_vector  := X\"0\";"
set line_num 11054; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11055; puts $output_file "      SRVAL_B : bit_vector  := X\"0\";"
set line_num 11056; puts $output_file ""
set line_num 11057; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11058; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11059; puts $output_file "      );"
set line_num 11060; puts $output_file ""
set line_num 11061; puts $output_file "    port("
set line_num 11062; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 11063; puts $output_file "      DOB   : out std_logic_vector(0 downto 0);"
set line_num 11064; puts $output_file "      ADDRA : in  std_logic_vector(13 downto 0);"
set line_num 11065; puts $output_file "      ADDRB : in  std_logic_vector(13 downto 0);"
set line_num 11066; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11067; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11068; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 11069; puts $output_file "      DIB   : in  std_logic_vector(0 downto 0);"
set line_num 11070; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11071; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11072; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11073; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11074; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11075; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11076; puts $output_file "      );"
set line_num 11077; puts $output_file "  end component; "
set line_num 11078; puts $output_file "attribute syn_black_box of RAMB16_S1_S1 : component is true;"
set line_num 11079; puts $output_file ""
set line_num 11080; puts $output_file "  component RAMB16_S1_S18 "
set line_num 11081; puts $output_file "    generic ("
set line_num 11082; puts $output_file ""
set line_num 11083; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11084; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11085; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11086; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11087; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11088; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11089; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11090; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11091; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11092; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11093; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11094; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11095; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11096; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11097; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11098; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11099; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11100; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11101; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11102; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11103; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11104; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11105; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11106; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11107; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11108; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11109; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11110; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11111; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11112; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11113; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11114; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11115; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11116; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11117; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11118; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11119; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11120; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11121; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11122; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11123; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11124; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11125; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11126; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11127; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11128; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11129; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11130; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11131; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11132; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11133; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11134; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11135; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11136; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11137; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11138; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11139; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11140; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11141; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11142; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11143; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11144; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11145; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11146; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11147; puts $output_file ""
set line_num 11148; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11149; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11150; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11151; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11152; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11153; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11154; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11155; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11156; puts $output_file ""
set line_num 11157; puts $output_file ""
set line_num 11158; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11159; puts $output_file "      INIT_B : bit_vector  := X\"00000\";"
set line_num 11160; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11161; puts $output_file "      SRVAL_B : bit_vector  := X\"00000\";"
set line_num 11162; puts $output_file ""
set line_num 11163; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11164; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11165; puts $output_file "      );"
set line_num 11166; puts $output_file ""
set line_num 11167; puts $output_file "    port("
set line_num 11168; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 11169; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 11170; puts $output_file "      DOPB  : out std_logic_vector(1 downto 0);"
set line_num 11171; puts $output_file "      ADDRA : in  std_logic_vector(13 downto 0);"
set line_num 11172; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 11173; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11174; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11175; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 11176; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 11177; puts $output_file "      DIPB  : in  std_logic_vector(1 downto 0);"
set line_num 11178; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11179; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11180; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11181; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11182; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11183; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11184; puts $output_file "      );"
set line_num 11185; puts $output_file "  end component; "
set line_num 11186; puts $output_file "attribute syn_black_box of RAMB16_S1_S18 : component is true;"
set line_num 11187; puts $output_file ""
set line_num 11188; puts $output_file "  component RAMB16_S1_S2 "
set line_num 11189; puts $output_file "    generic ("
set line_num 11190; puts $output_file ""
set line_num 11191; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11192; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11193; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11194; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11195; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11196; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11197; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11198; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11199; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11200; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11201; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11202; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11203; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11204; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11205; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11206; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11207; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11208; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11209; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11210; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11211; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11212; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11213; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11214; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11215; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11216; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11217; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11218; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11219; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11220; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11221; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11222; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11223; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11224; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11225; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11226; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11227; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11228; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11229; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11230; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11231; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11232; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11233; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11234; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11235; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11236; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11237; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11238; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11239; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11240; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11241; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11242; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11243; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11244; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11245; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11246; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11247; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11248; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11249; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11250; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11251; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11252; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11253; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11254; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11255; puts $output_file ""
set line_num 11256; puts $output_file ""
set line_num 11257; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11258; puts $output_file "      INIT_B : bit_vector  := X\"0\";"
set line_num 11259; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11260; puts $output_file "      SRVAL_B : bit_vector  := X\"0\";"
set line_num 11261; puts $output_file ""
set line_num 11262; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11263; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11264; puts $output_file "      );"
set line_num 11265; puts $output_file ""
set line_num 11266; puts $output_file "    port("
set line_num 11267; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 11268; puts $output_file "      DOB   : out std_logic_vector(1 downto 0);"
set line_num 11269; puts $output_file "      ADDRA : in  std_logic_vector(13 downto 0);"
set line_num 11270; puts $output_file "      ADDRB : in  std_logic_vector(12 downto 0);"
set line_num 11271; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11272; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11273; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 11274; puts $output_file "      DIB   : in  std_logic_vector(1 downto 0);"
set line_num 11275; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11276; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11277; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11278; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11279; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11280; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11281; puts $output_file "      );"
set line_num 11282; puts $output_file "  end component; "
set line_num 11283; puts $output_file "attribute syn_black_box of RAMB16_S1_S2 : component is true;"
set line_num 11284; puts $output_file ""
set line_num 11285; puts $output_file "  component RAMB16_S1_S36 "
set line_num 11286; puts $output_file "    generic ("
set line_num 11287; puts $output_file ""
set line_num 11288; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11289; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11290; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11291; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11292; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11293; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11294; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11295; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11296; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11297; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11298; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11299; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11300; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11301; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11302; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11303; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11304; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11305; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11306; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11307; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11308; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11309; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11310; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11311; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11312; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11313; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11314; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11315; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11316; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11317; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11318; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11319; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11320; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11321; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11322; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11323; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11324; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11325; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11326; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11327; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11328; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11329; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11330; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11331; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11332; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11333; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11334; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11335; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11336; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11337; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11338; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11339; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11340; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11341; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11342; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11343; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11344; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11345; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11346; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11347; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11348; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11349; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11350; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11351; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11352; puts $output_file ""
set line_num 11353; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11354; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11355; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11356; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11357; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11358; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11359; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11360; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11361; puts $output_file ""
set line_num 11362; puts $output_file ""
set line_num 11363; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11364; puts $output_file "      INIT_B : bit_vector  := X\"000000000\";"
set line_num 11365; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11366; puts $output_file "      SRVAL_B : bit_vector  := X\"000000000\";"
set line_num 11367; puts $output_file ""
set line_num 11368; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11369; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11370; puts $output_file "      );"
set line_num 11371; puts $output_file ""
set line_num 11372; puts $output_file "    port("
set line_num 11373; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 11374; puts $output_file "      DOB   : out std_logic_vector(31 downto 0);"
set line_num 11375; puts $output_file "      DOPB  : out std_logic_vector(3 downto 0);"
set line_num 11376; puts $output_file "      ADDRA : in  std_logic_vector(13 downto 0);"
set line_num 11377; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 11378; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11379; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11380; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 11381; puts $output_file "      DIB   : in  std_logic_vector(31 downto 0);"
set line_num 11382; puts $output_file "      DIPB  : in  std_logic_vector(3 downto 0);"
set line_num 11383; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11384; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11385; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11386; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11387; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11388; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11389; puts $output_file "      );"
set line_num 11390; puts $output_file "  end component; "
set line_num 11391; puts $output_file "attribute syn_black_box of RAMB16_S1_S36 : component is true;"
set line_num 11392; puts $output_file ""
set line_num 11393; puts $output_file "  component RAMB16_S1_S4 "
set line_num 11394; puts $output_file "    generic ("
set line_num 11395; puts $output_file ""
set line_num 11396; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11397; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11398; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11399; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11400; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11401; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11402; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11403; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11404; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11405; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11406; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11407; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11408; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11409; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11410; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11411; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11412; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11413; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11414; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11415; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11416; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11417; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11418; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11419; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11420; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11421; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11422; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11423; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11424; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11425; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11426; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11427; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11428; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11429; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11430; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11431; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11432; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11433; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11434; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11435; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11436; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11437; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11438; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11439; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11440; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11441; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11442; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11443; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11444; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11445; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11446; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11447; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11448; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11449; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11450; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11451; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11452; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11453; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11454; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11455; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11456; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11457; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11458; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11459; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11460; puts $output_file ""
set line_num 11461; puts $output_file ""
set line_num 11462; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11463; puts $output_file "      INIT_B : bit_vector  := X\"0\";"
set line_num 11464; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11465; puts $output_file "      SRVAL_B : bit_vector  := X\"0\";"
set line_num 11466; puts $output_file ""
set line_num 11467; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11468; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11469; puts $output_file "      );"
set line_num 11470; puts $output_file ""
set line_num 11471; puts $output_file "    port("
set line_num 11472; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 11473; puts $output_file "      DOB   : out std_logic_vector(3 downto 0);"
set line_num 11474; puts $output_file "      ADDRA : in  std_logic_vector(13 downto 0);"
set line_num 11475; puts $output_file "      ADDRB : in  std_logic_vector(11 downto 0);"
set line_num 11476; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11477; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11478; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 11479; puts $output_file "      DIB   : in  std_logic_vector(3 downto 0);"
set line_num 11480; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11481; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11482; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11483; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11484; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11485; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11486; puts $output_file "      );"
set line_num 11487; puts $output_file "  end component; "
set line_num 11488; puts $output_file "attribute syn_black_box of RAMB16_S1_S4 : component is true;"
set line_num 11489; puts $output_file ""
set line_num 11490; puts $output_file "  component RAMB16_S1_S9 "
set line_num 11491; puts $output_file "    generic ("
set line_num 11492; puts $output_file ""
set line_num 11493; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11494; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11495; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11496; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11497; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11498; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11499; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11500; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11501; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11502; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11503; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11504; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11505; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11506; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11507; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11508; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11509; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11510; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11511; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11512; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11513; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11514; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11515; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11516; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11517; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11518; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11519; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11520; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11521; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11522; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11523; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11524; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11525; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11526; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11527; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11528; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11529; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11530; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11531; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11532; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11533; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11534; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11535; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11536; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11537; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11538; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11539; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11540; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11541; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11542; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11543; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11544; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11545; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11546; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11547; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11548; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11549; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11550; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11551; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11552; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11553; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11554; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11555; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11556; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11557; puts $output_file ""
set line_num 11558; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11559; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11560; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11561; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11562; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11563; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11564; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11565; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11566; puts $output_file ""
set line_num 11567; puts $output_file ""
set line_num 11568; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11569; puts $output_file "      INIT_B : bit_vector  := X\"000\";"
set line_num 11570; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11571; puts $output_file "      SRVAL_B : bit_vector  := X\"000\";"
set line_num 11572; puts $output_file ""
set line_num 11573; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11574; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11575; puts $output_file "      );"
set line_num 11576; puts $output_file ""
set line_num 11577; puts $output_file "    port("
set line_num 11578; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 11579; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 11580; puts $output_file "      DOPB  : out std_logic_vector(0 downto 0);"
set line_num 11581; puts $output_file "      ADDRA : in  std_logic_vector(13 downto 0);"
set line_num 11582; puts $output_file "      ADDRB : in  std_logic_vector(10 downto 0);"
set line_num 11583; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11584; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11585; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 11586; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 11587; puts $output_file "      DIPB  : in  std_logic_vector(0 downto 0);"
set line_num 11588; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11589; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11590; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11591; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11592; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11593; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11594; puts $output_file "      );"
set line_num 11595; puts $output_file "  end component; "
set line_num 11596; puts $output_file "attribute syn_black_box of RAMB16_S1_S9 : component is true;"
set line_num 11597; puts $output_file ""
set line_num 11598; puts $output_file "  component RAMB16_S2"
set line_num 11599; puts $output_file "    generic ("
set line_num 11600; puts $output_file "      INIT       : bit_vector := X\"0\";"
set line_num 11601; puts $output_file "      SRVAL      : bit_vector := X\"0\";"
set line_num 11602; puts $output_file "      write_mode : string     := \"WRITE_FIRST\";"
set line_num 11603; puts $output_file "  "
set line_num 11604; puts $output_file "      INIT_00 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11605; puts $output_file "      INIT_01 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11606; puts $output_file "      INIT_02 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11607; puts $output_file "      INIT_03 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11608; puts $output_file "      INIT_04 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11609; puts $output_file "      INIT_05 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11610; puts $output_file "      INIT_06 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11611; puts $output_file "      INIT_07 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11612; puts $output_file "      INIT_08 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11613; puts $output_file "      INIT_09 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11614; puts $output_file "      INIT_0A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11615; puts $output_file "      INIT_0B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11616; puts $output_file "      INIT_0C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11617; puts $output_file "      INIT_0D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11618; puts $output_file "      INIT_0E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11619; puts $output_file "      INIT_0F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11620; puts $output_file "      INIT_10 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11621; puts $output_file "      INIT_11 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11622; puts $output_file "      INIT_12 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11623; puts $output_file "      INIT_13 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11624; puts $output_file "      INIT_14 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11625; puts $output_file "      INIT_15 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11626; puts $output_file "      INIT_16 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11627; puts $output_file "      INIT_17 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11628; puts $output_file "      INIT_18 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11629; puts $output_file "      INIT_19 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11630; puts $output_file "      INIT_1A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11631; puts $output_file "      INIT_1B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11632; puts $output_file "      INIT_1C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11633; puts $output_file "      INIT_1D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11634; puts $output_file "      INIT_1E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11635; puts $output_file "      INIT_1F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11636; puts $output_file "      INIT_20 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11637; puts $output_file "      INIT_21 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11638; puts $output_file "      INIT_22 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11639; puts $output_file "      INIT_23 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11640; puts $output_file "      INIT_24 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11641; puts $output_file "      INIT_25 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11642; puts $output_file "      INIT_26 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11643; puts $output_file "      INIT_27 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11644; puts $output_file "      INIT_28 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11645; puts $output_file "      INIT_29 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11646; puts $output_file "      INIT_2A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11647; puts $output_file "      INIT_2B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11648; puts $output_file "      INIT_2C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11649; puts $output_file "      INIT_2D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11650; puts $output_file "      INIT_2E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11651; puts $output_file "      INIT_2F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11652; puts $output_file "      INIT_30 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11653; puts $output_file "      INIT_31 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11654; puts $output_file "      INIT_32 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11655; puts $output_file "      INIT_33 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11656; puts $output_file "      INIT_34 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11657; puts $output_file "      INIT_35 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11658; puts $output_file "      INIT_36 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11659; puts $output_file "      INIT_37 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11660; puts $output_file "      INIT_38 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11661; puts $output_file "      INIT_39 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11662; puts $output_file "      INIT_3A :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11663; puts $output_file "      INIT_3B :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11664; puts $output_file "      INIT_3C :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11665; puts $output_file "      INIT_3D :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11666; puts $output_file "      INIT_3E :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11667; puts $output_file "      INIT_3F :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 11668; puts $output_file "      );"
set line_num 11669; puts $output_file "  "
set line_num 11670; puts $output_file "    port ("
set line_num 11671; puts $output_file "      DO     : out std_logic_vector (1 downto 0);"
set line_num 11672; puts $output_file "      ADDR   : in  std_logic_vector (12 downto 0);"
set line_num 11673; puts $output_file "      CLK    : in  std_ulogic;"
set line_num 11674; puts $output_file "      DI     : in  std_logic_vector (1 downto 0);"
set line_num 11675; puts $output_file "      EN     : in  std_ulogic;"
set line_num 11676; puts $output_file "      SSR    : in  std_ulogic;"
set line_num 11677; puts $output_file "      WE     : in  std_ulogic"
set line_num 11678; puts $output_file "      );"
set line_num 11679; puts $output_file "  end component;"
set line_num 11680; puts $output_file "attribute syn_black_box of RAMB16_S2 : component is true;"
set line_num 11681; puts $output_file ""
set line_num 11682; puts $output_file "  component RAMB16_S2_S18 "
set line_num 11683; puts $output_file "    generic ("
set line_num 11684; puts $output_file ""
set line_num 11685; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11686; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11687; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11688; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11689; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11690; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11691; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11692; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11693; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11694; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11695; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11696; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11697; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11698; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11699; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11700; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11701; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11702; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11703; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11704; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11705; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11706; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11707; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11708; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11709; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11710; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11711; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11712; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11713; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11714; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11715; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11716; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11717; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11718; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11719; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11720; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11721; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11722; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11723; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11724; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11725; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11726; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11727; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11728; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11729; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11730; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11731; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11732; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11733; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11734; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11735; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11736; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11737; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11738; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11739; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11740; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11741; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11742; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11743; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11744; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11745; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11746; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11747; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11748; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11749; puts $output_file ""
set line_num 11750; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11751; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11752; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11753; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11754; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11755; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11756; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11757; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11758; puts $output_file ""
set line_num 11759; puts $output_file ""
set line_num 11760; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11761; puts $output_file "      INIT_B : bit_vector  := X\"00000\";"
set line_num 11762; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11763; puts $output_file "      SRVAL_B : bit_vector  := X\"00000\";"
set line_num 11764; puts $output_file ""
set line_num 11765; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11766; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11767; puts $output_file "      );"
set line_num 11768; puts $output_file ""
set line_num 11769; puts $output_file "    port("
set line_num 11770; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 11771; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 11772; puts $output_file "      DOPB  : out std_logic_vector(1 downto 0);"
set line_num 11773; puts $output_file "      ADDRA : in  std_logic_vector(12 downto 0);"
set line_num 11774; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 11775; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11776; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11777; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 11778; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 11779; puts $output_file "      DIPB  : in  std_logic_vector(1 downto 0);"
set line_num 11780; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11781; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11782; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11783; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11784; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11785; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11786; puts $output_file "      );"
set line_num 11787; puts $output_file "  end component; "
set line_num 11788; puts $output_file "attribute syn_black_box of RAMB16_S2_S18 : component is true;"
set line_num 11789; puts $output_file ""
set line_num 11790; puts $output_file "  component RAMB16_S2_S2 "
set line_num 11791; puts $output_file "    generic ("
set line_num 11792; puts $output_file ""
set line_num 11793; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11794; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11795; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11796; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11797; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11798; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11799; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11800; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11801; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11802; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11803; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11804; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11805; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11806; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11807; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11808; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11809; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11810; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11811; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11812; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11813; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11814; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11815; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11816; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11817; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11818; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11819; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11820; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11821; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11822; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11823; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11824; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11825; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11826; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11827; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11828; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11829; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11830; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11831; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11832; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11833; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11834; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11835; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11836; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11837; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11838; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11839; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11840; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11841; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11842; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11843; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11844; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11845; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11846; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11847; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11848; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11849; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11850; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11851; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11852; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11853; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11854; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11855; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11856; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11857; puts $output_file ""
set line_num 11858; puts $output_file ""
set line_num 11859; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11860; puts $output_file "      INIT_B : bit_vector  := X\"0\";"
set line_num 11861; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11862; puts $output_file "      SRVAL_B : bit_vector  := X\"0\";"
set line_num 11863; puts $output_file ""
set line_num 11864; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11865; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11866; puts $output_file "      );"
set line_num 11867; puts $output_file ""
set line_num 11868; puts $output_file "    port("
set line_num 11869; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 11870; puts $output_file "      DOB   : out std_logic_vector(1 downto 0);"
set line_num 11871; puts $output_file "      ADDRA : in  std_logic_vector(12 downto 0);"
set line_num 11872; puts $output_file "      ADDRB : in  std_logic_vector(12 downto 0);"
set line_num 11873; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11874; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11875; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 11876; puts $output_file "      DIB   : in  std_logic_vector(1 downto 0);"
set line_num 11877; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11878; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11879; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11880; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11881; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11882; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11883; puts $output_file "      );"
set line_num 11884; puts $output_file "  end component; "
set line_num 11885; puts $output_file "attribute syn_black_box of RAMB16_S2_S2 : component is true;"
set line_num 11886; puts $output_file ""
set line_num 11887; puts $output_file "  component RAMB16_S2_S36 "
set line_num 11888; puts $output_file "    generic ("
set line_num 11889; puts $output_file ""
set line_num 11890; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11891; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11892; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11893; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11894; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11895; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11896; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11897; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11898; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11899; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11900; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11901; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11902; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11903; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11904; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11905; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11906; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11907; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11908; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11909; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11910; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11911; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11912; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11913; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11914; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11915; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11916; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11917; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11918; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11919; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11920; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11921; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11922; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11923; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11924; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11925; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11926; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11927; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11928; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11929; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11930; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11931; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11932; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11933; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11934; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11935; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11936; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11937; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11938; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11939; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11940; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11941; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11942; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11943; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11944; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11945; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11946; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11947; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11948; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11949; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11950; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11951; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11952; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11953; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11954; puts $output_file ""
set line_num 11955; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11956; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11957; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11958; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11959; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11960; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11961; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11962; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11963; puts $output_file ""
set line_num 11964; puts $output_file ""
set line_num 11965; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 11966; puts $output_file "      INIT_B : bit_vector  := X\"000000000\";"
set line_num 11967; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 11968; puts $output_file "      SRVAL_B : bit_vector  := X\"000000000\";"
set line_num 11969; puts $output_file ""
set line_num 11970; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 11971; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 11972; puts $output_file "      );"
set line_num 11973; puts $output_file ""
set line_num 11974; puts $output_file "    port("
set line_num 11975; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 11976; puts $output_file "      DOB   : out std_logic_vector(31 downto 0);"
set line_num 11977; puts $output_file "      DOPB  : out std_logic_vector(3 downto 0);"
set line_num 11978; puts $output_file "      ADDRA : in  std_logic_vector(12 downto 0);"
set line_num 11979; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 11980; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 11981; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 11982; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 11983; puts $output_file "      DIB   : in  std_logic_vector(31 downto 0);"
set line_num 11984; puts $output_file "      DIPB  : in  std_logic_vector(3 downto 0);"
set line_num 11985; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 11986; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 11987; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 11988; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 11989; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 11990; puts $output_file "      WEB   : in  std_ulogic"
set line_num 11991; puts $output_file "      );"
set line_num 11992; puts $output_file "  end component; "
set line_num 11993; puts $output_file "attribute syn_black_box of RAMB16_S2_S36 : component is true;"
set line_num 11994; puts $output_file ""
set line_num 11995; puts $output_file "  component RAMB16_S2_S4 "
set line_num 11996; puts $output_file "    generic ("
set line_num 11997; puts $output_file ""
set line_num 11998; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 11999; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12000; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12001; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12002; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12003; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12004; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12005; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12006; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12007; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12008; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12009; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12010; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12011; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12012; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12013; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12014; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12015; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12016; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12017; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12018; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12019; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12020; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12021; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12022; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12023; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12024; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12025; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12026; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12027; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12028; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12029; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12030; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12031; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12032; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12033; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12034; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12035; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12036; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12037; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12038; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12039; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12040; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12041; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12042; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12043; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12044; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12045; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12046; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12047; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12048; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12049; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12050; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12051; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12052; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12053; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12054; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12055; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12056; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12057; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12058; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12059; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12060; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12061; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12062; puts $output_file ""
set line_num 12063; puts $output_file ""
set line_num 12064; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 12065; puts $output_file "      INIT_B : bit_vector  := X\"0\";"
set line_num 12066; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 12067; puts $output_file "      SRVAL_B : bit_vector  := X\"0\";"
set line_num 12068; puts $output_file ""
set line_num 12069; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12070; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12071; puts $output_file "      );"
set line_num 12072; puts $output_file ""
set line_num 12073; puts $output_file "    port("
set line_num 12074; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 12075; puts $output_file "      DOB   : out std_logic_vector(3 downto 0);"
set line_num 12076; puts $output_file "      ADDRA : in  std_logic_vector(12 downto 0);"
set line_num 12077; puts $output_file "      ADDRB : in  std_logic_vector(11 downto 0);"
set line_num 12078; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12079; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12080; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 12081; puts $output_file "      DIB   : in  std_logic_vector(3 downto 0);"
set line_num 12082; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12083; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12084; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12085; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12086; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12087; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12088; puts $output_file "      );"
set line_num 12089; puts $output_file "  end component; "
set line_num 12090; puts $output_file "attribute syn_black_box of RAMB16_S2_S4 : component is true;"
set line_num 12091; puts $output_file ""
set line_num 12092; puts $output_file "  component RAMB16_S2_S9 "
set line_num 12093; puts $output_file "    generic ("
set line_num 12094; puts $output_file ""
set line_num 12095; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12096; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12097; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12098; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12099; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12100; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12101; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12102; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12103; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12104; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12105; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12106; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12107; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12108; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12109; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12110; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12111; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12112; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12113; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12114; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12115; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12116; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12117; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12118; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12119; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12120; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12121; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12122; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12123; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12124; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12125; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12126; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12127; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12128; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12129; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12130; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12131; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12132; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12133; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12134; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12135; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12136; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12137; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12138; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12139; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12140; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12141; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12142; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12143; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12144; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12145; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12146; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12147; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12148; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12149; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12150; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12151; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12152; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12153; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12154; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12155; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12156; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12157; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12158; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12159; puts $output_file ""
set line_num 12160; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12161; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12162; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12163; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12164; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12165; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12166; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12167; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12168; puts $output_file ""
set line_num 12169; puts $output_file ""
set line_num 12170; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 12171; puts $output_file "      INIT_B : bit_vector  := X\"000\";"
set line_num 12172; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 12173; puts $output_file "      SRVAL_B : bit_vector  := X\"000\";"
set line_num 12174; puts $output_file ""
set line_num 12175; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12176; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12177; puts $output_file "      );"
set line_num 12178; puts $output_file ""
set line_num 12179; puts $output_file "    port("
set line_num 12180; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 12181; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 12182; puts $output_file "      DOPB  : out std_logic_vector(0 downto 0);"
set line_num 12183; puts $output_file "      ADDRA : in  std_logic_vector(12 downto 0);"
set line_num 12184; puts $output_file "      ADDRB : in  std_logic_vector(10 downto 0);"
set line_num 12185; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12186; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12187; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 12188; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 12189; puts $output_file "      DIPB  : in  std_logic_vector(0 downto 0);"
set line_num 12190; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12191; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12192; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12193; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12194; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12195; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12196; puts $output_file "      );"
set line_num 12197; puts $output_file "  end component; "
set line_num 12198; puts $output_file "attribute syn_black_box of RAMB16_S2_S9 : component is true;"
set line_num 12199; puts $output_file ""
set line_num 12200; puts $output_file "  component RAMB16_S36"
set line_num 12201; puts $output_file "    generic ("
set line_num 12202; puts $output_file "      INIT       : bit_vector := X\"000000000\";"
set line_num 12203; puts $output_file "      SRVAL      : bit_vector := X\"000000000\";"
set line_num 12204; puts $output_file "      write_mode : string     := \"WRITE_FIRST\";"
set line_num 12205; puts $output_file "  "
set line_num 12206; puts $output_file "      INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12207; puts $output_file "      INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12208; puts $output_file "      INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12209; puts $output_file "      INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12210; puts $output_file "      INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12211; puts $output_file "      INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12212; puts $output_file "      INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12213; puts $output_file "      INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12214; puts $output_file "      INIT_00  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12215; puts $output_file "      INIT_01  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12216; puts $output_file "      INIT_02  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12217; puts $output_file "      INIT_03  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12218; puts $output_file "      INIT_04  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12219; puts $output_file "      INIT_05  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12220; puts $output_file "      INIT_06  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12221; puts $output_file "      INIT_07  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12222; puts $output_file "      INIT_08  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12223; puts $output_file "      INIT_09  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12224; puts $output_file "      INIT_0A  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12225; puts $output_file "      INIT_0B  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12226; puts $output_file "      INIT_0C  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12227; puts $output_file "      INIT_0D  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12228; puts $output_file "      INIT_0E  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12229; puts $output_file "      INIT_0F  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12230; puts $output_file "      INIT_10  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12231; puts $output_file "      INIT_11  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12232; puts $output_file "      INIT_12  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12233; puts $output_file "      INIT_13  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12234; puts $output_file "      INIT_14  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12235; puts $output_file "      INIT_15  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12236; puts $output_file "      INIT_16  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12237; puts $output_file "      INIT_17  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12238; puts $output_file "      INIT_18  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12239; puts $output_file "      INIT_19  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12240; puts $output_file "      INIT_1A  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12241; puts $output_file "      INIT_1B  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12242; puts $output_file "      INIT_1C  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12243; puts $output_file "      INIT_1D  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12244; puts $output_file "      INIT_1E  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12245; puts $output_file "      INIT_1F  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12246; puts $output_file "      INIT_20  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12247; puts $output_file "      INIT_21  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12248; puts $output_file "      INIT_22  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12249; puts $output_file "      INIT_23  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12250; puts $output_file "      INIT_24  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12251; puts $output_file "      INIT_25  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12252; puts $output_file "      INIT_26  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12253; puts $output_file "      INIT_27  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12254; puts $output_file "      INIT_28  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12255; puts $output_file "      INIT_29  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12256; puts $output_file "      INIT_2A  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12257; puts $output_file "      INIT_2B  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12258; puts $output_file "      INIT_2C  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12259; puts $output_file "      INIT_2D  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12260; puts $output_file "      INIT_2E  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12261; puts $output_file "      INIT_2F  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12262; puts $output_file "      INIT_30  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12263; puts $output_file "      INIT_31  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12264; puts $output_file "      INIT_32  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12265; puts $output_file "      INIT_33  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12266; puts $output_file "      INIT_34  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12267; puts $output_file "      INIT_35  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12268; puts $output_file "      INIT_36  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12269; puts $output_file "      INIT_37  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12270; puts $output_file "      INIT_38  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12271; puts $output_file "      INIT_39  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12272; puts $output_file "      INIT_3A  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12273; puts $output_file "      INIT_3B  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12274; puts $output_file "      INIT_3C  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12275; puts $output_file "      INIT_3D  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12276; puts $output_file "      INIT_3E  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12277; puts $output_file "      INIT_3F  : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 12278; puts $output_file "      );"
set line_num 12279; puts $output_file "  "
set line_num 12280; puts $output_file "    port ("
set line_num 12281; puts $output_file "      DO   : out std_logic_vector (31 downto 0);"
set line_num 12282; puts $output_file "      DOP  : out std_logic_vector (3 downto 0);"
set line_num 12283; puts $output_file "      "
set line_num 12284; puts $output_file "      ADDR : in  std_logic_vector (8 downto 0);"
set line_num 12285; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 12286; puts $output_file "      DI   : in  std_logic_vector (31 downto 0);"
set line_num 12287; puts $output_file "      DIP  : in  std_logic_vector (3 downto 0);"
set line_num 12288; puts $output_file "      EN   : in  std_ulogic;"
set line_num 12289; puts $output_file "      SSR  : in  std_ulogic;"
set line_num 12290; puts $output_file "      WE   : in  std_ulogic"
set line_num 12291; puts $output_file "      );"
set line_num 12292; puts $output_file "  "
set line_num 12293; puts $output_file "  end component;"
set line_num 12294; puts $output_file "attribute syn_black_box of RAMB16_S36 : component is true;"
set line_num 12295; puts $output_file ""
set line_num 12296; puts $output_file "  component RAMB16_S36_S36 "
set line_num 12297; puts $output_file "    generic ("
set line_num 12298; puts $output_file ""
set line_num 12299; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12300; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12301; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12302; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12303; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12304; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12305; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12306; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12307; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12308; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12309; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12310; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12311; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12312; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12313; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12314; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12315; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12316; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12317; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12318; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12319; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12320; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12321; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12322; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12323; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12324; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12325; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12326; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12327; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12328; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12329; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12330; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12331; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12332; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12333; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12334; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12335; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12336; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12337; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12338; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12339; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12340; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12341; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12342; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12343; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12344; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12345; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12346; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12347; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12348; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12349; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12350; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12351; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12352; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12353; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12354; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12355; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12356; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12357; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12358; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12359; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12360; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12361; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12362; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12363; puts $output_file ""
set line_num 12364; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12365; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12366; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12367; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12368; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12369; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12370; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12371; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12372; puts $output_file ""
set line_num 12373; puts $output_file ""
set line_num 12374; puts $output_file "      INIT_A : bit_vector  := X\"000000000\";"
set line_num 12375; puts $output_file "      INIT_B : bit_vector  := X\"000000000\";"
set line_num 12376; puts $output_file "      SRVAL_A : bit_vector  := X\"000000000\";"
set line_num 12377; puts $output_file "      SRVAL_B : bit_vector  := X\"000000000\";"
set line_num 12378; puts $output_file ""
set line_num 12379; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12380; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12381; puts $output_file "      );"
set line_num 12382; puts $output_file ""
set line_num 12383; puts $output_file "    port("
set line_num 12384; puts $output_file "      DOA   : out std_logic_vector(31 downto 0);"
set line_num 12385; puts $output_file "      DOB   : out std_logic_vector(31 downto 0);"
set line_num 12386; puts $output_file "      DOPA  : out std_logic_vector(3 downto 0);"
set line_num 12387; puts $output_file "      DOPB  : out std_logic_vector(3 downto 0);"
set line_num 12388; puts $output_file "      ADDRA : in  std_logic_vector(8 downto 0);"
set line_num 12389; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 12390; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12391; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12392; puts $output_file "      DIA   : in  std_logic_vector(31 downto 0);"
set line_num 12393; puts $output_file "      DIB   : in  std_logic_vector(31 downto 0);"
set line_num 12394; puts $output_file "      DIPA  : in  std_logic_vector(3 downto 0);"
set line_num 12395; puts $output_file "      DIPB  : in  std_logic_vector(3 downto 0);"
set line_num 12396; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12397; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12398; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12399; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12400; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12401; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12402; puts $output_file "      );"
set line_num 12403; puts $output_file "  end component; "
set line_num 12404; puts $output_file "attribute syn_black_box of RAMB16_S36_S36 : component is true;"
set line_num 12405; puts $output_file ""
set line_num 12406; puts $output_file "  component RAMB16_S4"
set line_num 12407; puts $output_file "    generic ("
set line_num 12408; puts $output_file "      INIT       : bit_vector := X\"0\";"
set line_num 12409; puts $output_file "      SRVAL      : bit_vector := X\"0\";"
set line_num 12410; puts $output_file "      write_mode : string     := \"WRITE_FIRST\";"
set line_num 12411; puts $output_file "  "
set line_num 12412; puts $output_file "      INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12413; puts $output_file "      INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12414; puts $output_file "      INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12415; puts $output_file "      INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12416; puts $output_file "      INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12417; puts $output_file "      INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12418; puts $output_file "      INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12419; puts $output_file "      INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12420; puts $output_file "      INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12421; puts $output_file "      INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12422; puts $output_file "      INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12423; puts $output_file "      INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12424; puts $output_file "      INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12425; puts $output_file "      INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12426; puts $output_file "      INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12427; puts $output_file "      INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12428; puts $output_file "      INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12429; puts $output_file "      INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12430; puts $output_file "      INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12431; puts $output_file "      INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12432; puts $output_file "      INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12433; puts $output_file "      INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12434; puts $output_file "      INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12435; puts $output_file "      INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12436; puts $output_file "      INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12437; puts $output_file "      INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12438; puts $output_file "      INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12439; puts $output_file "      INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12440; puts $output_file "      INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12441; puts $output_file "      INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12442; puts $output_file "      INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12443; puts $output_file "      INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12444; puts $output_file "      INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12445; puts $output_file "      INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12446; puts $output_file "      INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12447; puts $output_file "      INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12448; puts $output_file "      INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12449; puts $output_file "      INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12450; puts $output_file "      INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12451; puts $output_file "      INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12452; puts $output_file "      INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12453; puts $output_file "      INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12454; puts $output_file "      INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12455; puts $output_file "      INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12456; puts $output_file "      INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12457; puts $output_file "      INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12458; puts $output_file "      INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12459; puts $output_file "      INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12460; puts $output_file "      INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12461; puts $output_file "      INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12462; puts $output_file "      INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12463; puts $output_file "      INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12464; puts $output_file "      INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12465; puts $output_file "      INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12466; puts $output_file "      INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12467; puts $output_file "      INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12468; puts $output_file "      INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12469; puts $output_file "      INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12470; puts $output_file "      INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12471; puts $output_file "      INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12472; puts $output_file "      INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12473; puts $output_file "      INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12474; puts $output_file "      INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12475; puts $output_file "      INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 12476; puts $output_file "      );"
set line_num 12477; puts $output_file "  "
set line_num 12478; puts $output_file "    port ("
set line_num 12479; puts $output_file "      DO   : out std_logic_vector (3 downto 0);"
set line_num 12480; puts $output_file "  "
set line_num 12481; puts $output_file "      ADDR : in  std_logic_vector (11 downto 0);"
set line_num 12482; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 12483; puts $output_file "      DI   : in  std_logic_vector (3 downto 0);"
set line_num 12484; puts $output_file "      EN   : in  std_ulogic;"
set line_num 12485; puts $output_file "      SSR  : in  std_ulogic;"
set line_num 12486; puts $output_file "      WE   : in  std_ulogic"
set line_num 12487; puts $output_file "      );"
set line_num 12488; puts $output_file "  end component;"
set line_num 12489; puts $output_file "attribute syn_black_box of RAMB16_S4 : component is true;"
set line_num 12490; puts $output_file ""
set line_num 12491; puts $output_file "  component RAMB16_S4_S18 "
set line_num 12492; puts $output_file "    generic ("
set line_num 12493; puts $output_file ""
set line_num 12494; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12495; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12496; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12497; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12498; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12499; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12500; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12501; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12502; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12503; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12504; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12505; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12506; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12507; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12508; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12509; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12510; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12511; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12512; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12513; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12514; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12515; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12516; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12517; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12518; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12519; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12520; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12521; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12522; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12523; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12524; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12525; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12526; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12527; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12528; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12529; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12530; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12531; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12532; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12533; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12534; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12535; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12536; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12537; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12538; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12539; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12540; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12541; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12542; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12543; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12544; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12545; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12546; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12547; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12548; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12549; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12550; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12551; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12552; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12553; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12554; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12555; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12556; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12557; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12558; puts $output_file ""
set line_num 12559; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12560; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12561; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12562; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12563; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12564; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12565; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12566; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12567; puts $output_file ""
set line_num 12568; puts $output_file ""
set line_num 12569; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 12570; puts $output_file "      INIT_B : bit_vector  := X\"00000\";"
set line_num 12571; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 12572; puts $output_file "      SRVAL_B : bit_vector  := X\"00000\";"
set line_num 12573; puts $output_file ""
set line_num 12574; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12575; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12576; puts $output_file "      );"
set line_num 12577; puts $output_file ""
set line_num 12578; puts $output_file "    port("
set line_num 12579; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 12580; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 12581; puts $output_file "      DOPB  : out std_logic_vector(1 downto 0);"
set line_num 12582; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 12583; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 12584; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12585; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12586; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 12587; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 12588; puts $output_file "      DIPB  : in  std_logic_vector(1 downto 0);"
set line_num 12589; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12590; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12591; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12592; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12593; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12594; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12595; puts $output_file "      );"
set line_num 12596; puts $output_file "  end component; "
set line_num 12597; puts $output_file "attribute syn_black_box of RAMB16_S4_S18 : component is true;"
set line_num 12598; puts $output_file ""
set line_num 12599; puts $output_file "  component RAMB16_S4_S36 "
set line_num 12600; puts $output_file "    generic ("
set line_num 12601; puts $output_file ""
set line_num 12602; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12603; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12604; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12605; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12606; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12607; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12608; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12609; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12610; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12611; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12612; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12613; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12614; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12615; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12616; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12617; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12618; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12619; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12620; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12621; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12622; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12623; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12624; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12625; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12626; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12627; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12628; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12629; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12630; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12631; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12632; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12633; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12634; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12635; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12636; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12637; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12638; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12639; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12640; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12641; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12642; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12643; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12644; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12645; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12646; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12647; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12648; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12649; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12650; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12651; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12652; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12653; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12654; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12655; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12656; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12657; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12658; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12659; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12660; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12661; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12662; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12663; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12664; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12665; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12666; puts $output_file ""
set line_num 12667; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12668; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12669; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12670; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12671; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12672; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12673; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12674; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12675; puts $output_file ""
set line_num 12676; puts $output_file ""
set line_num 12677; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 12678; puts $output_file "      INIT_B : bit_vector  := X\"000000000\";"
set line_num 12679; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 12680; puts $output_file "      SRVAL_B : bit_vector  := X\"000000000\";"
set line_num 12681; puts $output_file ""
set line_num 12682; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12683; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12684; puts $output_file "      );"
set line_num 12685; puts $output_file ""
set line_num 12686; puts $output_file "    port("
set line_num 12687; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 12688; puts $output_file "      DOB   : out std_logic_vector(31 downto 0);"
set line_num 12689; puts $output_file "      DOPB  : out std_logic_vector(3 downto 0);"
set line_num 12690; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 12691; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 12692; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12693; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12694; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 12695; puts $output_file "      DIB   : in  std_logic_vector(31 downto 0);"
set line_num 12696; puts $output_file "      DIPB  : in  std_logic_vector(3 downto 0);"
set line_num 12697; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12698; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12699; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12700; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12701; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12702; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12703; puts $output_file "      );"
set line_num 12704; puts $output_file "  end component; "
set line_num 12705; puts $output_file "attribute syn_black_box of RAMB16_S4_S36 : component is true;"
set line_num 12706; puts $output_file ""
set line_num 12707; puts $output_file "  component RAMB16_S4_S4 "
set line_num 12708; puts $output_file "    generic ("
set line_num 12709; puts $output_file ""
set line_num 12710; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12711; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12712; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12713; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12714; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12715; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12716; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12717; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12718; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12719; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12720; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12721; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12722; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12723; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12724; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12725; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12726; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12727; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12728; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12729; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12730; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12731; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12732; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12733; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12734; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12735; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12736; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12737; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12738; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12739; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12740; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12741; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12742; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12743; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12744; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12745; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12746; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12747; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12748; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12749; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12750; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12751; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12752; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12753; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12754; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12755; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12756; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12757; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12758; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12759; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12760; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12761; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12762; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12763; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12764; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12765; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12766; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12767; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12768; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12769; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12770; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12771; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12772; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12773; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12774; puts $output_file ""
set line_num 12775; puts $output_file ""
set line_num 12776; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 12777; puts $output_file "      INIT_B : bit_vector  := X\"0\";"
set line_num 12778; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 12779; puts $output_file "      SRVAL_B : bit_vector  := X\"0\";"
set line_num 12780; puts $output_file ""
set line_num 12781; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12782; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12783; puts $output_file "      );"
set line_num 12784; puts $output_file ""
set line_num 12785; puts $output_file "    port("
set line_num 12786; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 12787; puts $output_file "      DOB   : out std_logic_vector(3 downto 0);"
set line_num 12788; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 12789; puts $output_file "      ADDRB : in  std_logic_vector(11 downto 0);"
set line_num 12790; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12791; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12792; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 12793; puts $output_file "      DIB   : in  std_logic_vector(3 downto 0);"
set line_num 12794; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12795; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12796; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12797; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12798; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12799; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12800; puts $output_file "      );"
set line_num 12801; puts $output_file "  end component; "
set line_num 12802; puts $output_file "attribute syn_black_box of RAMB16_S4_S4 : component is true;"
set line_num 12803; puts $output_file ""
set line_num 12804; puts $output_file "  component RAMB16_S4_S9 "
set line_num 12805; puts $output_file "    generic ("
set line_num 12806; puts $output_file ""
set line_num 12807; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12808; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12809; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12810; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12811; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12812; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12813; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12814; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12815; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12816; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12817; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12818; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12819; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12820; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12821; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12822; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12823; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12824; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12825; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12826; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12827; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12828; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12829; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12830; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12831; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12832; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12833; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12834; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12835; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12836; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12837; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12838; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12839; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12840; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12841; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12842; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12843; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12844; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12845; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12846; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12847; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12848; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12849; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12850; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12851; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12852; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12853; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12854; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12855; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12856; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12857; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12858; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12859; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12860; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12861; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12862; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12863; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12864; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12865; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12866; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12867; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12868; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12869; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12870; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12871; puts $output_file ""
set line_num 12872; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12873; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12874; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12875; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12876; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12877; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12878; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12879; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12880; puts $output_file ""
set line_num 12881; puts $output_file ""
set line_num 12882; puts $output_file "      INIT_A : bit_vector  := X\"0\";"
set line_num 12883; puts $output_file "      INIT_B : bit_vector  := X\"000\";"
set line_num 12884; puts $output_file "      SRVAL_A : bit_vector  := X\"0\";"
set line_num 12885; puts $output_file "      SRVAL_B : bit_vector  := X\"000\";"
set line_num 12886; puts $output_file ""
set line_num 12887; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 12888; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 12889; puts $output_file "      );"
set line_num 12890; puts $output_file ""
set line_num 12891; puts $output_file "    port("
set line_num 12892; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 12893; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 12894; puts $output_file "      DOPB  : out std_logic_vector(0 downto 0);"
set line_num 12895; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 12896; puts $output_file "      ADDRB : in  std_logic_vector(10 downto 0);"
set line_num 12897; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 12898; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 12899; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 12900; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 12901; puts $output_file "      DIPB  : in  std_logic_vector(0 downto 0);"
set line_num 12902; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 12903; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 12904; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 12905; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 12906; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 12907; puts $output_file "      WEB   : in  std_ulogic"
set line_num 12908; puts $output_file "      );"
set line_num 12909; puts $output_file "  end component; "
set line_num 12910; puts $output_file "attribute syn_black_box of RAMB16_S4_S9 : component is true;"
set line_num 12911; puts $output_file ""
set line_num 12912; puts $output_file "  component RAMB16_S9"
set line_num 12913; puts $output_file "    generic ("
set line_num 12914; puts $output_file "      INIT       : bit_vector := X\"000\";"
set line_num 12915; puts $output_file "      SRVAL      : bit_vector := X\"000\";"
set line_num 12916; puts $output_file "      write_mode : string     := \"WRITE_FIRST\";"
set line_num 12917; puts $output_file "  "
set line_num 12918; puts $output_file "      INIT_00  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12919; puts $output_file "      INIT_01  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12920; puts $output_file "      INIT_02  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12921; puts $output_file "      INIT_03  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12922; puts $output_file "      INIT_04  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12923; puts $output_file "      INIT_05  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12924; puts $output_file "      INIT_06  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12925; puts $output_file "      INIT_07  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12926; puts $output_file "      INIT_08  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12927; puts $output_file "      INIT_09  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12928; puts $output_file "      INIT_0A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12929; puts $output_file "      INIT_0B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12930; puts $output_file "      INIT_0C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12931; puts $output_file "      INIT_0D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12932; puts $output_file "      INIT_0E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12933; puts $output_file "      INIT_0F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12934; puts $output_file "      INIT_10  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12935; puts $output_file "      INIT_11  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12936; puts $output_file "      INIT_12  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12937; puts $output_file "      INIT_13  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12938; puts $output_file "      INIT_14  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12939; puts $output_file "      INIT_15  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12940; puts $output_file "      INIT_16  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12941; puts $output_file "      INIT_17  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12942; puts $output_file "      INIT_18  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12943; puts $output_file "      INIT_19  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12944; puts $output_file "      INIT_1A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12945; puts $output_file "      INIT_1B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12946; puts $output_file "      INIT_1C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12947; puts $output_file "      INIT_1D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12948; puts $output_file "      INIT_1E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12949; puts $output_file "      INIT_1F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12950; puts $output_file "      INIT_20  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12951; puts $output_file "      INIT_21  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12952; puts $output_file "      INIT_22  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12953; puts $output_file "      INIT_23  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12954; puts $output_file "      INIT_24  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12955; puts $output_file "      INIT_25  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12956; puts $output_file "      INIT_26  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12957; puts $output_file "      INIT_27  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12958; puts $output_file "      INIT_28  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12959; puts $output_file "      INIT_29  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12960; puts $output_file "      INIT_2A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12961; puts $output_file "      INIT_2B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12962; puts $output_file "      INIT_2C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12963; puts $output_file "      INIT_2D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12964; puts $output_file "      INIT_2E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12965; puts $output_file "      INIT_2F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12966; puts $output_file "      INIT_30  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12967; puts $output_file "      INIT_31  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12968; puts $output_file "      INIT_32  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12969; puts $output_file "      INIT_33  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12970; puts $output_file "      INIT_34  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12971; puts $output_file "      INIT_35  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12972; puts $output_file "      INIT_36  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12973; puts $output_file "      INIT_37  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12974; puts $output_file "      INIT_38  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12975; puts $output_file "      INIT_39  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12976; puts $output_file "      INIT_3A  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12977; puts $output_file "      INIT_3B  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12978; puts $output_file "      INIT_3C  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12979; puts $output_file "      INIT_3D  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12980; puts $output_file "      INIT_3E  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12981; puts $output_file "      INIT_3F  :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12982; puts $output_file "  "
set line_num 12983; puts $output_file "      INITP_00 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12984; puts $output_file "      INITP_01 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12985; puts $output_file "      INITP_02 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12986; puts $output_file "      INITP_03 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12987; puts $output_file "      INITP_04 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12988; puts $output_file "      INITP_05 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12989; puts $output_file "      INITP_06 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 12990; puts $output_file "      INITP_07 :     bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 12991; puts $output_file "      );"
set line_num 12992; puts $output_file "    port ("
set line_num 12993; puts $output_file "      DO      : out std_logic_vector (7 downto 0);"
set line_num 12994; puts $output_file "      DOP     : out std_logic_vector (0 downto 0);"
set line_num 12995; puts $output_file "  "
set line_num 12996; puts $output_file "      ADDR    : in  std_logic_vector (10 downto 0);"
set line_num 12997; puts $output_file "      CLK     : in  std_ulogic;"
set line_num 12998; puts $output_file "      DI      : in  std_logic_vector (7 downto 0);"
set line_num 12999; puts $output_file "      DIP     : in  std_logic_vector (0 downto 0);"
set line_num 13000; puts $output_file "      EN      : in  std_ulogic;"
set line_num 13001; puts $output_file "      SSR     : in  std_ulogic;"
set line_num 13002; puts $output_file "      WE      : in  std_ulogic"
set line_num 13003; puts $output_file "      );"
set line_num 13004; puts $output_file "  "
set line_num 13005; puts $output_file "  end component;"
set line_num 13006; puts $output_file "attribute syn_black_box of RAMB16_S9 : component is true;"
set line_num 13007; puts $output_file ""
set line_num 13008; puts $output_file "  component RAMB16_S9_S18 "
set line_num 13009; puts $output_file "    generic ("
set line_num 13010; puts $output_file ""
set line_num 13011; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13012; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13013; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13014; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13015; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13016; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13017; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13018; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13019; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13020; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13021; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13022; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13023; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13024; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13025; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13026; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13027; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13028; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13029; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13030; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13031; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13032; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13033; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13034; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13035; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13036; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13037; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13038; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13039; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13040; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13041; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13042; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13043; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13044; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13045; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13046; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13047; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13048; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13049; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13050; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13051; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13052; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13053; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13054; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13055; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13056; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13057; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13058; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13059; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13060; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13061; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13062; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13063; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13064; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13065; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13066; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13067; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13068; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13069; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13070; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13071; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13072; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13073; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13074; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13075; puts $output_file ""
set line_num 13076; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13077; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13078; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13079; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13080; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13081; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13082; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13083; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13084; puts $output_file ""
set line_num 13085; puts $output_file ""
set line_num 13086; puts $output_file "      INIT_A : bit_vector  := X\"000\";"
set line_num 13087; puts $output_file "      INIT_B : bit_vector  := X\"00000\";"
set line_num 13088; puts $output_file "      SRVAL_A : bit_vector  := X\"000\";"
set line_num 13089; puts $output_file "      SRVAL_B : bit_vector  := X\"00000\";"
set line_num 13090; puts $output_file ""
set line_num 13091; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 13092; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 13093; puts $output_file "      );"
set line_num 13094; puts $output_file ""
set line_num 13095; puts $output_file "    port("
set line_num 13096; puts $output_file "      DOA   : out std_logic_vector(7 downto 0);"
set line_num 13097; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 13098; puts $output_file "      DOPA  : out std_logic_vector(0 downto 0);"
set line_num 13099; puts $output_file "      DOPB  : out std_logic_vector(1 downto 0);"
set line_num 13100; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13101; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 13102; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13103; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13104; puts $output_file "      DIA   : in  std_logic_vector(7 downto 0);"
set line_num 13105; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 13106; puts $output_file "      DIPA  : in  std_logic_vector(0 downto 0);"
set line_num 13107; puts $output_file "      DIPB  : in  std_logic_vector(1 downto 0);"
set line_num 13108; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13109; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13110; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 13111; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 13112; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13113; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13114; puts $output_file "      );"
set line_num 13115; puts $output_file "  end component; "
set line_num 13116; puts $output_file "attribute syn_black_box of RAMB16_S9_S18 : component is true;"
set line_num 13117; puts $output_file ""
set line_num 13118; puts $output_file "  component RAMB16_S9_S36 "
set line_num 13119; puts $output_file "    generic ("
set line_num 13120; puts $output_file ""
set line_num 13121; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13122; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13123; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13124; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13125; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13126; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13127; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13128; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13129; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13130; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13131; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13132; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13133; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13134; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13135; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13136; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13137; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13138; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13139; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13140; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13141; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13142; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13143; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13144; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13145; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13146; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13147; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13148; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13149; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13150; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13151; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13152; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13153; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13154; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13155; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13156; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13157; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13158; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13159; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13160; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13161; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13162; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13163; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13164; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13165; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13166; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13167; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13168; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13169; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13170; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13171; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13172; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13173; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13174; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13175; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13176; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13177; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13178; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13179; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13180; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13181; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13182; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13183; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13184; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13185; puts $output_file ""
set line_num 13186; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13187; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13188; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13189; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13190; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13191; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13192; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13193; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13194; puts $output_file ""
set line_num 13195; puts $output_file ""
set line_num 13196; puts $output_file "      INIT_A : bit_vector  := X\"000\";"
set line_num 13197; puts $output_file "      INIT_B : bit_vector  := X\"000000000\";"
set line_num 13198; puts $output_file "      SRVAL_A : bit_vector  := X\"000\";"
set line_num 13199; puts $output_file "      SRVAL_B : bit_vector  := X\"000000000\";"
set line_num 13200; puts $output_file ""
set line_num 13201; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 13202; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 13203; puts $output_file "      );"
set line_num 13204; puts $output_file ""
set line_num 13205; puts $output_file "    port("
set line_num 13206; puts $output_file "      DOA   : out std_logic_vector(7 downto 0);"
set line_num 13207; puts $output_file "      DOB   : out std_logic_vector(31 downto 0);"
set line_num 13208; puts $output_file "      DOPA  : out std_logic_vector(0 downto 0);"
set line_num 13209; puts $output_file "      DOPB  : out std_logic_vector(3 downto 0);"
set line_num 13210; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13211; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 13212; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13213; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13214; puts $output_file "      DIA   : in  std_logic_vector(7 downto 0);"
set line_num 13215; puts $output_file "      DIB   : in  std_logic_vector(31 downto 0);"
set line_num 13216; puts $output_file "      DIPA  : in  std_logic_vector(0 downto 0);"
set line_num 13217; puts $output_file "      DIPB  : in  std_logic_vector(3 downto 0);"
set line_num 13218; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13219; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13220; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 13221; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 13222; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13223; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13224; puts $output_file "      );"
set line_num 13225; puts $output_file "  end component; "
set line_num 13226; puts $output_file "attribute syn_black_box of RAMB16_S9_S36 : component is true;"
set line_num 13227; puts $output_file ""
set line_num 13228; puts $output_file "  component RAMB16_S9_S9 "
set line_num 13229; puts $output_file "    generic ("
set line_num 13230; puts $output_file ""
set line_num 13231; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13232; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13233; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13234; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13235; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13236; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13237; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13238; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13239; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13240; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13241; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13242; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13243; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13244; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13245; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13246; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13247; puts $output_file "    INIT_10 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13248; puts $output_file "    INIT_11 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13249; puts $output_file "    INIT_12 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13250; puts $output_file "    INIT_13 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13251; puts $output_file "    INIT_14 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13252; puts $output_file "    INIT_15 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13253; puts $output_file "    INIT_16 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13254; puts $output_file "    INIT_17 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13255; puts $output_file "    INIT_18 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13256; puts $output_file "    INIT_19 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13257; puts $output_file "    INIT_1A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13258; puts $output_file "    INIT_1B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13259; puts $output_file "    INIT_1C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13260; puts $output_file "    INIT_1D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13261; puts $output_file "    INIT_1E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13262; puts $output_file "    INIT_1F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13263; puts $output_file "    INIT_20 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13264; puts $output_file "    INIT_21 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13265; puts $output_file "    INIT_22 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13266; puts $output_file "    INIT_23 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13267; puts $output_file "    INIT_24 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13268; puts $output_file "    INIT_25 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13269; puts $output_file "    INIT_26 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13270; puts $output_file "    INIT_27 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13271; puts $output_file "    INIT_28 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13272; puts $output_file "    INIT_29 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13273; puts $output_file "    INIT_2A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13274; puts $output_file "    INIT_2B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13275; puts $output_file "    INIT_2C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13276; puts $output_file "    INIT_2D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13277; puts $output_file "    INIT_2E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13278; puts $output_file "    INIT_2F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13279; puts $output_file "    INIT_30 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13280; puts $output_file "    INIT_31 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13281; puts $output_file "    INIT_32 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13282; puts $output_file "    INIT_33 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13283; puts $output_file "    INIT_34 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13284; puts $output_file "    INIT_35 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13285; puts $output_file "    INIT_36 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13286; puts $output_file "    INIT_37 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13287; puts $output_file "    INIT_38 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13288; puts $output_file "    INIT_39 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13289; puts $output_file "    INIT_3A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13290; puts $output_file "    INIT_3B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13291; puts $output_file "    INIT_3C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13292; puts $output_file "    INIT_3D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13293; puts $output_file "    INIT_3E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13294; puts $output_file "    INIT_3F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13295; puts $output_file ""
set line_num 13296; puts $output_file "    INITP_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13297; puts $output_file "    INITP_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13298; puts $output_file "    INITP_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13299; puts $output_file "    INITP_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13300; puts $output_file "    INITP_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13301; puts $output_file "    INITP_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13302; puts $output_file "    INITP_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13303; puts $output_file "    INITP_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13304; puts $output_file ""
set line_num 13305; puts $output_file ""
set line_num 13306; puts $output_file "      INIT_A : bit_vector  := X\"000\";"
set line_num 13307; puts $output_file "      INIT_B : bit_vector  := X\"000\";"
set line_num 13308; puts $output_file "      SRVAL_A : bit_vector  := X\"000\";"
set line_num 13309; puts $output_file "      SRVAL_B : bit_vector  := X\"000\";"
set line_num 13310; puts $output_file ""
set line_num 13311; puts $output_file "      WRITE_MODE_A : string := \"WRITE_FIRST\";"
set line_num 13312; puts $output_file "      WRITE_MODE_B : string := \"WRITE_FIRST\""
set line_num 13313; puts $output_file "      );"
set line_num 13314; puts $output_file ""
set line_num 13315; puts $output_file "    port("
set line_num 13316; puts $output_file "      DOA   : out std_logic_vector(7 downto 0);"
set line_num 13317; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 13318; puts $output_file "      DOPA  : out std_logic_vector(0 downto 0);"
set line_num 13319; puts $output_file "      DOPB  : out std_logic_vector(0 downto 0);"
set line_num 13320; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13321; puts $output_file "      ADDRB : in  std_logic_vector(10 downto 0);"
set line_num 13322; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13323; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13324; puts $output_file "      DIA   : in  std_logic_vector(7 downto 0);"
set line_num 13325; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 13326; puts $output_file "      DIPA  : in  std_logic_vector(0 downto 0);"
set line_num 13327; puts $output_file "      DIPB  : in  std_logic_vector(0 downto 0);"
set line_num 13328; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13329; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13330; puts $output_file "      SSRA  : in  std_ulogic;"
set line_num 13331; puts $output_file "      SSRB  : in  std_ulogic;"
set line_num 13332; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13333; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13334; puts $output_file "      );"
set line_num 13335; puts $output_file "  end component; "
set line_num 13336; puts $output_file "attribute syn_black_box of RAMB16_S9_S9 : component is true;"
set line_num 13337; puts $output_file ""
set line_num 13338; puts $output_file "component RAMB32_S64_ECC"
set line_num 13339; puts $output_file ""
set line_num 13340; puts $output_file "port ("
set line_num 13341; puts $output_file "		DO : out std_logic_vector(63 downto 0);"
set line_num 13342; puts $output_file "		STATUS : out std_logic_vector(1 downto 0);"
set line_num 13343; puts $output_file ""
set line_num 13344; puts $output_file "		DI : in std_logic_vector(63 downto 0);"
set line_num 13345; puts $output_file "		RDADDR : in std_logic_vector(8 downto 0);"
set line_num 13346; puts $output_file "		RDCLK : in std_ulogic;"
set line_num 13347; puts $output_file "		RDEN : in std_ulogic;"
set line_num 13348; puts $output_file "		SSR : in std_ulogic;"
set line_num 13349; puts $output_file "		WRADDR : in std_logic_vector(8 downto 0);"
set line_num 13350; puts $output_file "		WRCLK : in std_ulogic;"
set line_num 13351; puts $output_file "		WREN : in std_ulogic"
set line_num 13352; puts $output_file ""
set line_num 13353; puts $output_file "     );"
set line_num 13354; puts $output_file "end component;"
set line_num 13355; puts $output_file "attribute syn_black_box of RAMB32_S64_ECC : component is true;"
set line_num 13356; puts $output_file ""
set line_num 13357; puts $output_file "  component RAMB4_S1"
set line_num 13358; puts $output_file "    generic ("
set line_num 13359; puts $output_file "      INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13360; puts $output_file "      INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13361; puts $output_file "      INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13362; puts $output_file "      INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13363; puts $output_file "      INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13364; puts $output_file "      INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13365; puts $output_file "      INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13366; puts $output_file "      INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13367; puts $output_file "      INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13368; puts $output_file "      INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13369; puts $output_file "      INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13370; puts $output_file "      INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13371; puts $output_file "      INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13372; puts $output_file "      INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13373; puts $output_file "      INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13374; puts $output_file "      INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13375; puts $output_file "      );"
set line_num 13376; puts $output_file "  "
set line_num 13377; puts $output_file "    port ("
set line_num 13378; puts $output_file "      DO   : out std_logic_vector (0 downto 0);"
set line_num 13379; puts $output_file "  "
set line_num 13380; puts $output_file "      ADDR : in  std_logic_vector (11 downto 0);"
set line_num 13381; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 13382; puts $output_file "      DI   : in  std_logic_vector (0 downto 0);"
set line_num 13383; puts $output_file "      EN   : in  std_ulogic;"
set line_num 13384; puts $output_file "      RST  : in  std_ulogic;"
set line_num 13385; puts $output_file "      WE   : in  std_ulogic"
set line_num 13386; puts $output_file "      );"
set line_num 13387; puts $output_file "  end component;"
set line_num 13388; puts $output_file "attribute syn_black_box of RAMB4_S1 : component is true;"
set line_num 13389; puts $output_file ""
set line_num 13390; puts $output_file "  component RAMB4_S16"
set line_num 13391; puts $output_file "    generic ("
set line_num 13392; puts $output_file "      INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13393; puts $output_file "      INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13394; puts $output_file "      INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13395; puts $output_file "      INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13396; puts $output_file "      INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13397; puts $output_file "      INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13398; puts $output_file "      INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13399; puts $output_file "      INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13400; puts $output_file "      INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13401; puts $output_file "      INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13402; puts $output_file "      INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13403; puts $output_file "      INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13404; puts $output_file "      INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13405; puts $output_file "      INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13406; puts $output_file "      INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13407; puts $output_file "      INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13408; puts $output_file "      );"
set line_num 13409; puts $output_file "  "
set line_num 13410; puts $output_file "    port ("
set line_num 13411; puts $output_file "      DO   : out std_logic_vector (15 downto 0);"
set line_num 13412; puts $output_file "  "
set line_num 13413; puts $output_file "      ADDR : in  std_logic_vector (7 downto 0);"
set line_num 13414; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 13415; puts $output_file "      DI   : in  std_logic_vector (15 downto 0);"
set line_num 13416; puts $output_file "      EN   : in  std_ulogic;"
set line_num 13417; puts $output_file "      RST  : in  std_ulogic;"
set line_num 13418; puts $output_file "      WE   : in  std_ulogic"
set line_num 13419; puts $output_file "      );"
set line_num 13420; puts $output_file "  end component;"
set line_num 13421; puts $output_file "attribute syn_black_box of RAMB4_S16 : component is true;"
set line_num 13422; puts $output_file ""
set line_num 13423; puts $output_file "  component RAMB4_S16_S16 "
set line_num 13424; puts $output_file "    generic ("
set line_num 13425; puts $output_file ""
set line_num 13426; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13427; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13428; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13429; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13430; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13431; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13432; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13433; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13434; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13435; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13436; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13437; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13438; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13439; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13440; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13441; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13442; puts $output_file ""
set line_num 13443; puts $output_file "      );"
set line_num 13444; puts $output_file ""
set line_num 13445; puts $output_file "    port("
set line_num 13446; puts $output_file "      DOA   : out std_logic_vector(15 downto 0);"
set line_num 13447; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 13448; puts $output_file ""
set line_num 13449; puts $output_file "      ADDRA : in  std_logic_vector(7 downto 0);"
set line_num 13450; puts $output_file "      ADDRB : in  std_logic_vector(7 downto 0);"
set line_num 13451; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13452; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13453; puts $output_file "      DIA   : in  std_logic_vector(15 downto 0);"
set line_num 13454; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 13455; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13456; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13457; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13458; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13459; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13460; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13461; puts $output_file "      );"
set line_num 13462; puts $output_file "  end component; "
set line_num 13463; puts $output_file "attribute syn_black_box of RAMB4_S16_S16 : component is true;"
set line_num 13464; puts $output_file ""
set line_num 13465; puts $output_file "  component RAMB4_S1_S1 "
set line_num 13466; puts $output_file "    generic ("
set line_num 13467; puts $output_file ""
set line_num 13468; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13469; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13470; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13471; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13472; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13473; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13474; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13475; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13476; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13477; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13478; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13479; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13480; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13481; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13482; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13483; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13484; puts $output_file ""
set line_num 13485; puts $output_file "      );"
set line_num 13486; puts $output_file ""
set line_num 13487; puts $output_file "    port("
set line_num 13488; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 13489; puts $output_file "      DOB   : out std_logic_vector(0 downto 0);"
set line_num 13490; puts $output_file ""
set line_num 13491; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 13492; puts $output_file "      ADDRB : in  std_logic_vector(11 downto 0);"
set line_num 13493; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13494; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13495; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 13496; puts $output_file "      DIB   : in  std_logic_vector(0 downto 0);"
set line_num 13497; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13498; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13499; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13500; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13501; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13502; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13503; puts $output_file "      );"
set line_num 13504; puts $output_file "  end component; "
set line_num 13505; puts $output_file "attribute syn_black_box of RAMB4_S1_S1 : component is true;"
set line_num 13506; puts $output_file ""
set line_num 13507; puts $output_file "  component RAMB4_S1_S16 "
set line_num 13508; puts $output_file "    generic ("
set line_num 13509; puts $output_file ""
set line_num 13510; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13511; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13512; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13513; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13514; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13515; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13516; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13517; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13518; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13519; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13520; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13521; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13522; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13523; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13524; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13525; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13526; puts $output_file ""
set line_num 13527; puts $output_file "      );"
set line_num 13528; puts $output_file ""
set line_num 13529; puts $output_file "    port("
set line_num 13530; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 13531; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 13532; puts $output_file ""
set line_num 13533; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 13534; puts $output_file "      ADDRB : in  std_logic_vector(7 downto 0);"
set line_num 13535; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13536; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13537; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 13538; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 13539; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13540; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13541; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13542; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13543; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13544; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13545; puts $output_file "      );"
set line_num 13546; puts $output_file "  end component; "
set line_num 13547; puts $output_file "attribute syn_black_box of RAMB4_S1_S16 : component is true;"
set line_num 13548; puts $output_file ""
set line_num 13549; puts $output_file "  component RAMB4_S1_S2 "
set line_num 13550; puts $output_file "    generic ("
set line_num 13551; puts $output_file ""
set line_num 13552; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13553; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13554; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13555; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13556; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13557; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13558; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13559; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13560; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13561; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13562; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13563; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13564; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13565; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13566; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13567; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13568; puts $output_file ""
set line_num 13569; puts $output_file "      );"
set line_num 13570; puts $output_file ""
set line_num 13571; puts $output_file "    port("
set line_num 13572; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 13573; puts $output_file "      DOB   : out std_logic_vector(1 downto 0);"
set line_num 13574; puts $output_file ""
set line_num 13575; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 13576; puts $output_file "      ADDRB : in  std_logic_vector(10 downto 0);"
set line_num 13577; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13578; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13579; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 13580; puts $output_file "      DIB   : in  std_logic_vector(1 downto 0);"
set line_num 13581; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13582; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13583; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13584; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13585; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13586; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13587; puts $output_file "      );"
set line_num 13588; puts $output_file "  end component; "
set line_num 13589; puts $output_file "attribute syn_black_box of RAMB4_S1_S2 : component is true;"
set line_num 13590; puts $output_file ""
set line_num 13591; puts $output_file "  component RAMB4_S1_S4 "
set line_num 13592; puts $output_file "    generic ("
set line_num 13593; puts $output_file ""
set line_num 13594; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13595; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13596; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13597; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13598; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13599; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13600; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13601; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13602; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13603; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13604; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13605; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13606; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13607; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13608; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13609; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13610; puts $output_file ""
set line_num 13611; puts $output_file "      );"
set line_num 13612; puts $output_file ""
set line_num 13613; puts $output_file "    port("
set line_num 13614; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 13615; puts $output_file "      DOB   : out std_logic_vector(3 downto 0);"
set line_num 13616; puts $output_file ""
set line_num 13617; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 13618; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 13619; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13620; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13621; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 13622; puts $output_file "      DIB   : in  std_logic_vector(3 downto 0);"
set line_num 13623; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13624; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13625; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13626; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13627; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13628; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13629; puts $output_file "      );"
set line_num 13630; puts $output_file "  end component; "
set line_num 13631; puts $output_file "attribute syn_black_box of RAMB4_S1_S4 : component is true;"
set line_num 13632; puts $output_file ""
set line_num 13633; puts $output_file "  component RAMB4_S1_S8 "
set line_num 13634; puts $output_file "    generic ("
set line_num 13635; puts $output_file ""
set line_num 13636; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13637; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13638; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13639; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13640; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13641; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13642; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13643; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13644; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13645; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13646; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13647; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13648; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13649; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13650; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13651; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13652; puts $output_file ""
set line_num 13653; puts $output_file "      );"
set line_num 13654; puts $output_file ""
set line_num 13655; puts $output_file "    port("
set line_num 13656; puts $output_file "      DOA   : out std_logic_vector(0 downto 0);"
set line_num 13657; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 13658; puts $output_file ""
set line_num 13659; puts $output_file "      ADDRA : in  std_logic_vector(11 downto 0);"
set line_num 13660; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 13661; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13662; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13663; puts $output_file "      DIA   : in  std_logic_vector(0 downto 0);"
set line_num 13664; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 13665; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13666; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13667; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13668; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13669; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13670; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13671; puts $output_file "      );"
set line_num 13672; puts $output_file "  end component; "
set line_num 13673; puts $output_file "attribute syn_black_box of RAMB4_S1_S8 : component is true;"
set line_num 13674; puts $output_file ""
set line_num 13675; puts $output_file "  component RAMB4_S2"
set line_num 13676; puts $output_file "    generic ("
set line_num 13677; puts $output_file "      INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13678; puts $output_file "      INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13679; puts $output_file "      INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13680; puts $output_file "      INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13681; puts $output_file "      INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13682; puts $output_file "      INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13683; puts $output_file "      INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13684; puts $output_file "      INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13685; puts $output_file "      INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13686; puts $output_file "      INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13687; puts $output_file "      INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13688; puts $output_file "      INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13689; puts $output_file "      INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13690; puts $output_file "      INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13691; puts $output_file "      INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13692; puts $output_file "      INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13693; puts $output_file "      );"
set line_num 13694; puts $output_file "  "
set line_num 13695; puts $output_file "    port ("
set line_num 13696; puts $output_file "      DO   : out std_logic_vector (1 downto 0);"
set line_num 13697; puts $output_file "      "
set line_num 13698; puts $output_file "      ADDR : in  std_logic_vector (10 downto 0);"
set line_num 13699; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 13700; puts $output_file "      DI   : in  std_logic_vector (1 downto 0);"
set line_num 13701; puts $output_file "      EN   : in  std_ulogic;"
set line_num 13702; puts $output_file "      RST  : in  std_ulogic;"
set line_num 13703; puts $output_file "      WE   : in  std_ulogic"
set line_num 13704; puts $output_file "      );"
set line_num 13705; puts $output_file "  end component;"
set line_num 13706; puts $output_file "attribute syn_black_box of RAMB4_S2 : component is true;"
set line_num 13707; puts $output_file ""
set line_num 13708; puts $output_file "  component RAMB4_S2_S16 "
set line_num 13709; puts $output_file "    generic ("
set line_num 13710; puts $output_file ""
set line_num 13711; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13712; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13713; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13714; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13715; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13716; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13717; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13718; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13719; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13720; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13721; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13722; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13723; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13724; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13725; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13726; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13727; puts $output_file ""
set line_num 13728; puts $output_file "      );"
set line_num 13729; puts $output_file ""
set line_num 13730; puts $output_file "    port("
set line_num 13731; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 13732; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 13733; puts $output_file ""
set line_num 13734; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13735; puts $output_file "      ADDRB : in  std_logic_vector(7 downto 0);"
set line_num 13736; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13737; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13738; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 13739; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 13740; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13741; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13742; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13743; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13744; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13745; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13746; puts $output_file "      );"
set line_num 13747; puts $output_file "  end component; "
set line_num 13748; puts $output_file "attribute syn_black_box of RAMB4_S2_S16 : component is true;"
set line_num 13749; puts $output_file ""
set line_num 13750; puts $output_file "  component RAMB4_S2_S2 "
set line_num 13751; puts $output_file "    generic ("
set line_num 13752; puts $output_file ""
set line_num 13753; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13754; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13755; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13756; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13757; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13758; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13759; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13760; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13761; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13762; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13763; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13764; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13765; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13766; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13767; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13768; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13769; puts $output_file ""
set line_num 13770; puts $output_file "      );"
set line_num 13771; puts $output_file ""
set line_num 13772; puts $output_file "    port("
set line_num 13773; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 13774; puts $output_file "      DOB   : out std_logic_vector(1 downto 0);"
set line_num 13775; puts $output_file ""
set line_num 13776; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13777; puts $output_file "      ADDRB : in  std_logic_vector(10 downto 0);"
set line_num 13778; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13779; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13780; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 13781; puts $output_file "      DIB   : in  std_logic_vector(1 downto 0);"
set line_num 13782; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13783; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13784; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13785; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13786; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13787; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13788; puts $output_file "      );"
set line_num 13789; puts $output_file "  end component; "
set line_num 13790; puts $output_file "attribute syn_black_box of RAMB4_S2_S2 : component is true;"
set line_num 13791; puts $output_file ""
set line_num 13792; puts $output_file "  component RAMB4_S2_S4 "
set line_num 13793; puts $output_file "    generic ("
set line_num 13794; puts $output_file ""
set line_num 13795; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13796; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13797; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13798; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13799; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13800; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13801; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13802; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13803; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13804; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13805; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13806; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13807; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13808; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13809; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13810; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13811; puts $output_file ""
set line_num 13812; puts $output_file "      );"
set line_num 13813; puts $output_file ""
set line_num 13814; puts $output_file "    port("
set line_num 13815; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 13816; puts $output_file "      DOB   : out std_logic_vector(3 downto 0);"
set line_num 13817; puts $output_file ""
set line_num 13818; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13819; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 13820; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13821; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13822; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 13823; puts $output_file "      DIB   : in  std_logic_vector(3 downto 0);"
set line_num 13824; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13825; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13826; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13827; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13828; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13829; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13830; puts $output_file "      );"
set line_num 13831; puts $output_file "  end component; "
set line_num 13832; puts $output_file "attribute syn_black_box of RAMB4_S2_S4 : component is true;"
set line_num 13833; puts $output_file ""
set line_num 13834; puts $output_file "  component RAMB4_S2_S8 "
set line_num 13835; puts $output_file "    generic ("
set line_num 13836; puts $output_file ""
set line_num 13837; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13838; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13839; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13840; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13841; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13842; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13843; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13844; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13845; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13846; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13847; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13848; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13849; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13850; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13851; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13852; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13853; puts $output_file ""
set line_num 13854; puts $output_file "      );"
set line_num 13855; puts $output_file ""
set line_num 13856; puts $output_file "    port("
set line_num 13857; puts $output_file "      DOA   : out std_logic_vector(1 downto 0);"
set line_num 13858; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 13859; puts $output_file ""
set line_num 13860; puts $output_file "      ADDRA : in  std_logic_vector(10 downto 0);"
set line_num 13861; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 13862; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13863; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13864; puts $output_file "      DIA   : in  std_logic_vector(1 downto 0);"
set line_num 13865; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 13866; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13867; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13868; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13869; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13870; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13871; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13872; puts $output_file "      );"
set line_num 13873; puts $output_file "  end component; "
set line_num 13874; puts $output_file "attribute syn_black_box of RAMB4_S2_S8 : component is true;"
set line_num 13875; puts $output_file ""
set line_num 13876; puts $output_file "  component RAMB4_S4"
set line_num 13877; puts $output_file "    generic ("
set line_num 13878; puts $output_file "      INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13879; puts $output_file "      INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13880; puts $output_file "      INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13881; puts $output_file "      INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13882; puts $output_file "      INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13883; puts $output_file "      INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13884; puts $output_file "      INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13885; puts $output_file "      INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13886; puts $output_file "      INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13887; puts $output_file "      INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13888; puts $output_file "      INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13889; puts $output_file "      INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13890; puts $output_file "      INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13891; puts $output_file "      INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13892; puts $output_file "      INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13893; puts $output_file "      INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13894; puts $output_file "      );"
set line_num 13895; puts $output_file "  "
set line_num 13896; puts $output_file "    port ("
set line_num 13897; puts $output_file "      DO   : out std_logic_vector (3 downto 0);"
set line_num 13898; puts $output_file "      "
set line_num 13899; puts $output_file "      ADDR : in  std_logic_vector (9 downto 0);"
set line_num 13900; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 13901; puts $output_file "      DI   : in  std_logic_vector (3 downto 0);"
set line_num 13902; puts $output_file "      EN   : in  std_ulogic;"
set line_num 13903; puts $output_file "      RST  : in  std_ulogic;"
set line_num 13904; puts $output_file "      WE   : in  std_ulogic"
set line_num 13905; puts $output_file "      );"
set line_num 13906; puts $output_file "  end component;"
set line_num 13907; puts $output_file "attribute syn_black_box of RAMB4_S4 : component is true;"
set line_num 13908; puts $output_file ""
set line_num 13909; puts $output_file "  component RAMB4_S4_S16 "
set line_num 13910; puts $output_file "    generic ("
set line_num 13911; puts $output_file ""
set line_num 13912; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13913; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13914; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13915; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13916; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13917; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13918; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13919; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13920; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13921; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13922; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13923; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13924; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13925; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13926; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13927; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13928; puts $output_file ""
set line_num 13929; puts $output_file "      );"
set line_num 13930; puts $output_file ""
set line_num 13931; puts $output_file "    port("
set line_num 13932; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 13933; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 13934; puts $output_file ""
set line_num 13935; puts $output_file "      ADDRA : in  std_logic_vector(9 downto 0);"
set line_num 13936; puts $output_file "      ADDRB : in  std_logic_vector(7 downto 0);"
set line_num 13937; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13938; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13939; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 13940; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 13941; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13942; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13943; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13944; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13945; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13946; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13947; puts $output_file "      );"
set line_num 13948; puts $output_file "  end component; "
set line_num 13949; puts $output_file "attribute syn_black_box of RAMB4_S4_S16 : component is true;"
set line_num 13950; puts $output_file ""
set line_num 13951; puts $output_file "  component RAMB4_S4_S4 "
set line_num 13952; puts $output_file "    generic ("
set line_num 13953; puts $output_file ""
set line_num 13954; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13955; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13956; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13957; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13958; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13959; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13960; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13961; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13962; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13963; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13964; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13965; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13966; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13967; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13968; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13969; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 13970; puts $output_file ""
set line_num 13971; puts $output_file "      );"
set line_num 13972; puts $output_file ""
set line_num 13973; puts $output_file "    port("
set line_num 13974; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 13975; puts $output_file "      DOB   : out std_logic_vector(3 downto 0);"
set line_num 13976; puts $output_file ""
set line_num 13977; puts $output_file "      ADDRA : in  std_logic_vector(9 downto 0);"
set line_num 13978; puts $output_file "      ADDRB : in  std_logic_vector(9 downto 0);"
set line_num 13979; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 13980; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 13981; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 13982; puts $output_file "      DIB   : in  std_logic_vector(3 downto 0);"
set line_num 13983; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 13984; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 13985; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 13986; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 13987; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 13988; puts $output_file "      WEB   : in  std_ulogic"
set line_num 13989; puts $output_file "      );"
set line_num 13990; puts $output_file "  end component; "
set line_num 13991; puts $output_file "attribute syn_black_box of RAMB4_S4_S4 : component is true;"
set line_num 13992; puts $output_file ""
set line_num 13993; puts $output_file "  component RAMB4_S4_S8 "
set line_num 13994; puts $output_file "    generic ("
set line_num 13995; puts $output_file ""
set line_num 13996; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13997; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13998; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 13999; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14000; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14001; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14002; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14003; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14004; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14005; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14006; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14007; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14008; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14009; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14010; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14011; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 14012; puts $output_file ""
set line_num 14013; puts $output_file "      );"
set line_num 14014; puts $output_file ""
set line_num 14015; puts $output_file "    port("
set line_num 14016; puts $output_file "      DOA   : out std_logic_vector(3 downto 0);"
set line_num 14017; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 14018; puts $output_file ""
set line_num 14019; puts $output_file "      ADDRA : in  std_logic_vector(9 downto 0);"
set line_num 14020; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 14021; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 14022; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 14023; puts $output_file "      DIA   : in  std_logic_vector(3 downto 0);"
set line_num 14024; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 14025; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 14026; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 14027; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 14028; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 14029; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 14030; puts $output_file "      WEB   : in  std_ulogic"
set line_num 14031; puts $output_file "      );"
set line_num 14032; puts $output_file "  end component; "
set line_num 14033; puts $output_file "attribute syn_black_box of RAMB4_S4_S8 : component is true;"
set line_num 14034; puts $output_file ""
set line_num 14035; puts $output_file "  component RAMB4_S8"
set line_num 14036; puts $output_file "    generic ("
set line_num 14037; puts $output_file "      INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14038; puts $output_file "      INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14039; puts $output_file "      INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14040; puts $output_file "      INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14041; puts $output_file "      INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14042; puts $output_file "      INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14043; puts $output_file "      INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14044; puts $output_file "      INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14045; puts $output_file "      INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14046; puts $output_file "      INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14047; puts $output_file "      INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14048; puts $output_file "      INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14049; puts $output_file "      INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14050; puts $output_file "      INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14051; puts $output_file "      INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14052; puts $output_file "      INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 14053; puts $output_file "      );"
set line_num 14054; puts $output_file "  "
set line_num 14055; puts $output_file "    port ("
set line_num 14056; puts $output_file "      DO   : out std_logic_vector (7 downto 0);"
set line_num 14057; puts $output_file "      "
set line_num 14058; puts $output_file "      ADDR : in  std_logic_vector (8 downto 0);"
set line_num 14059; puts $output_file "      CLK  : in  std_ulogic;"
set line_num 14060; puts $output_file "      DI   : in  std_logic_vector (7 downto 0);"
set line_num 14061; puts $output_file "      EN   : in  std_ulogic;"
set line_num 14062; puts $output_file "      RST  : in  std_ulogic;"
set line_num 14063; puts $output_file "      WE   : in  std_ulogic"
set line_num 14064; puts $output_file "      );"
set line_num 14065; puts $output_file "  end component;"
set line_num 14066; puts $output_file "attribute syn_black_box of RAMB4_S8 : component is true;"
set line_num 14067; puts $output_file ""
set line_num 14068; puts $output_file "  component RAMB4_S8_S16 "
set line_num 14069; puts $output_file "    generic ("
set line_num 14070; puts $output_file ""
set line_num 14071; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14072; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14073; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14074; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14075; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14076; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14077; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14078; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14079; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14080; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14081; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14082; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14083; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14084; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14085; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14086; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 14087; puts $output_file ""
set line_num 14088; puts $output_file "      );"
set line_num 14089; puts $output_file ""
set line_num 14090; puts $output_file "    port("
set line_num 14091; puts $output_file "      DOA   : out std_logic_vector(7 downto 0);"
set line_num 14092; puts $output_file "      DOB   : out std_logic_vector(15 downto 0);"
set line_num 14093; puts $output_file ""
set line_num 14094; puts $output_file "      ADDRA : in  std_logic_vector(8 downto 0);"
set line_num 14095; puts $output_file "      ADDRB : in  std_logic_vector(7 downto 0);"
set line_num 14096; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 14097; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 14098; puts $output_file "      DIA   : in  std_logic_vector(7 downto 0);"
set line_num 14099; puts $output_file "      DIB   : in  std_logic_vector(15 downto 0);"
set line_num 14100; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 14101; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 14102; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 14103; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 14104; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 14105; puts $output_file "      WEB   : in  std_ulogic"
set line_num 14106; puts $output_file "      );"
set line_num 14107; puts $output_file "  end component; "
set line_num 14108; puts $output_file "attribute syn_black_box of RAMB4_S8_S16 : component is true;"
set line_num 14109; puts $output_file ""
set line_num 14110; puts $output_file "  component RAMB4_S8_S8 "
set line_num 14111; puts $output_file "    generic ("
set line_num 14112; puts $output_file ""
set line_num 14113; puts $output_file "    INIT_00 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14114; puts $output_file "    INIT_01 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14115; puts $output_file "    INIT_02 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14116; puts $output_file "    INIT_03 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14117; puts $output_file "    INIT_04 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14118; puts $output_file "    INIT_05 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14119; puts $output_file "    INIT_06 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14120; puts $output_file "    INIT_07 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14121; puts $output_file "    INIT_08 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14122; puts $output_file "    INIT_09 : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14123; puts $output_file "    INIT_0A : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14124; puts $output_file "    INIT_0B : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14125; puts $output_file "    INIT_0C : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14126; puts $output_file "    INIT_0D : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14127; puts $output_file "    INIT_0E : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\";"
set line_num 14128; puts $output_file "    INIT_0F : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 14129; puts $output_file ""
set line_num 14130; puts $output_file "      );"
set line_num 14131; puts $output_file ""
set line_num 14132; puts $output_file "    port("
set line_num 14133; puts $output_file "      DOA   : out std_logic_vector(7 downto 0);"
set line_num 14134; puts $output_file "      DOB   : out std_logic_vector(7 downto 0);"
set line_num 14135; puts $output_file ""
set line_num 14136; puts $output_file "      ADDRA : in  std_logic_vector(8 downto 0);"
set line_num 14137; puts $output_file "      ADDRB : in  std_logic_vector(8 downto 0);"
set line_num 14138; puts $output_file "      CLKA  : in  std_ulogic;"
set line_num 14139; puts $output_file "      CLKB  : in  std_ulogic;"
set line_num 14140; puts $output_file "      DIA   : in  std_logic_vector(7 downto 0);"
set line_num 14141; puts $output_file "      DIB   : in  std_logic_vector(7 downto 0);"
set line_num 14142; puts $output_file "      ENA   : in  std_ulogic;"
set line_num 14143; puts $output_file "      ENB   : in  std_ulogic;"
set line_num 14144; puts $output_file "      RSTA  : in  std_ulogic;"
set line_num 14145; puts $output_file "      RSTB  : in  std_ulogic;"
set line_num 14146; puts $output_file "      WEA   : in  std_ulogic;"
set line_num 14147; puts $output_file "      WEB   : in  std_ulogic"
set line_num 14148; puts $output_file "      );"
set line_num 14149; puts $output_file "  end component; "
set line_num 14150; puts $output_file "attribute syn_black_box of RAMB4_S8_S8 : component is true;"
set line_num 14151; puts $output_file ""
set line_num 14152; puts $output_file "  component ROC"
set line_num 14153; puts $output_file "    generic ("
set line_num 14154; puts $output_file "      WIDTH :     time       := 100 ns"
set line_num 14155; puts $output_file "      );"
set line_num 14156; puts $output_file "    "
set line_num 14157; puts $output_file "    port ("
set line_num 14158; puts $output_file "      O        : out std_ulogic := '1'"
set line_num 14159; puts $output_file "      );"
set line_num 14160; puts $output_file "  end component;"
set line_num 14161; puts $output_file "attribute syn_black_box of ROC : component is true;"
set line_num 14162; puts $output_file ""
set line_num 14163; puts $output_file "  component ROCBUF"
set line_num 14164; puts $output_file "    port("
set line_num 14165; puts $output_file "      O : out std_ulogic;"
set line_num 14166; puts $output_file "      "
set line_num 14167; puts $output_file "      I     : in  std_ulogic"
set line_num 14168; puts $output_file "      );"
set line_num 14169; puts $output_file "  end component;"
set line_num 14170; puts $output_file "attribute syn_black_box of ROCBUF : component is true;"
set line_num 14171; puts $output_file ""
set line_num 14172; puts $output_file "  component ROM128X1"
set line_num 14173; puts $output_file "    generic ("
set line_num 14174; puts $output_file "      INIT : bit_vector := X\"00000000000000000000000000000000\""
set line_num 14175; puts $output_file "      );"
set line_num 14176; puts $output_file "  "
set line_num 14177; puts $output_file "    port ("
set line_num 14178; puts $output_file "      O  : out std_ulogic;"
set line_num 14179; puts $output_file "      "
set line_num 14180; puts $output_file "      A0 : in  std_ulogic;"
set line_num 14181; puts $output_file "      A1 : in  std_ulogic;"
set line_num 14182; puts $output_file "      A2 : in  std_ulogic;"
set line_num 14183; puts $output_file "      A3 : in  std_ulogic;"
set line_num 14184; puts $output_file "      A4 : in  std_ulogic;"
set line_num 14185; puts $output_file "      A5 : in  std_ulogic;"
set line_num 14186; puts $output_file "      A6 : in  std_ulogic"
set line_num 14187; puts $output_file "      );"
set line_num 14188; puts $output_file "  end component;"
set line_num 14189; puts $output_file "attribute syn_black_box of ROM128X1 : component is true;"
set line_num 14190; puts $output_file ""
set line_num 14191; puts $output_file "  component ROM16X1"
set line_num 14192; puts $output_file "    generic ("
set line_num 14193; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14194; puts $output_file "      );"
set line_num 14195; puts $output_file "  "
set line_num 14196; puts $output_file "    port ("
set line_num 14197; puts $output_file "      O  : out std_ulogic;"
set line_num 14198; puts $output_file "      "
set line_num 14199; puts $output_file "      A0 : in  std_ulogic;"
set line_num 14200; puts $output_file "      A1 : in  std_ulogic;"
set line_num 14201; puts $output_file "      A2 : in  std_ulogic;"
set line_num 14202; puts $output_file "      A3 : in  std_ulogic"
set line_num 14203; puts $output_file "      );"
set line_num 14204; puts $output_file "  end component;"
set line_num 14205; puts $output_file "attribute syn_black_box of ROM16X1 : component is true;"
set line_num 14206; puts $output_file ""
set line_num 14207; puts $output_file "  component ROM256X1"
set line_num 14208; puts $output_file "    generic ("
set line_num 14209; puts $output_file "      INIT : bit_vector := X\"0000000000000000000000000000000000000000000000000000000000000000\""
set line_num 14210; puts $output_file "      );"
set line_num 14211; puts $output_file "  "
set line_num 14212; puts $output_file "    port ("
set line_num 14213; puts $output_file "      O  : out std_ulogic;"
set line_num 14214; puts $output_file "      "
set line_num 14215; puts $output_file "      A0 : in  std_ulogic;"
set line_num 14216; puts $output_file "      A1 : in  std_ulogic;"
set line_num 14217; puts $output_file "      A2 : in  std_ulogic;"
set line_num 14218; puts $output_file "      A3 : in  std_ulogic;"
set line_num 14219; puts $output_file "      A4 : in  std_ulogic;"
set line_num 14220; puts $output_file "      A5 : in  std_ulogic;"
set line_num 14221; puts $output_file "      A6 : in  std_ulogic;"
set line_num 14222; puts $output_file "      A7 : in  std_ulogic"
set line_num 14223; puts $output_file "      );"
set line_num 14224; puts $output_file "  end component;"
set line_num 14225; puts $output_file "attribute syn_black_box of ROM256X1 : component is true;"
set line_num 14226; puts $output_file ""
set line_num 14227; puts $output_file "  component ROM32X1"
set line_num 14228; puts $output_file "    generic ("
set line_num 14229; puts $output_file "      INIT : bit_vector := X\"00000000\""
set line_num 14230; puts $output_file "      );"
set line_num 14231; puts $output_file "  "
set line_num 14232; puts $output_file "    port ("
set line_num 14233; puts $output_file "      O  : out std_ulogic;"
set line_num 14234; puts $output_file "      "
set line_num 14235; puts $output_file "      A0 : in  std_ulogic;"
set line_num 14236; puts $output_file "      A1 : in  std_ulogic;"
set line_num 14237; puts $output_file "      A2 : in  std_ulogic;"
set line_num 14238; puts $output_file "      A3 : in  std_ulogic;"
set line_num 14239; puts $output_file "      A4 : in  std_ulogic"
set line_num 14240; puts $output_file "      );"
set line_num 14241; puts $output_file "  end component;"
set line_num 14242; puts $output_file "attribute syn_black_box of ROM32X1 : component is true;"
set line_num 14243; puts $output_file ""
set line_num 14244; puts $output_file "  component ROM64X1"
set line_num 14245; puts $output_file "    generic ("
set line_num 14246; puts $output_file "      INIT : bit_vector := X\"0000000000000000\""
set line_num 14247; puts $output_file "      );"
set line_num 14248; puts $output_file "  "
set line_num 14249; puts $output_file "    port ("
set line_num 14250; puts $output_file "      O  : out std_ulogic;"
set line_num 14251; puts $output_file "      "
set line_num 14252; puts $output_file "      A0 : in  std_ulogic;"
set line_num 14253; puts $output_file "      A1 : in  std_ulogic;"
set line_num 14254; puts $output_file "      A2 : in  std_ulogic;"
set line_num 14255; puts $output_file "      A3 : in  std_ulogic;"
set line_num 14256; puts $output_file "      A4 : in  std_ulogic;"
set line_num 14257; puts $output_file "      A5 : in  std_ulogic"
set line_num 14258; puts $output_file "      );"
set line_num 14259; puts $output_file "  end component;"
set line_num 14260; puts $output_file "attribute syn_black_box of ROM64X1 : component is true;"
set line_num 14261; puts $output_file ""
set line_num 14262; puts $output_file "  component SRL16"
set line_num 14263; puts $output_file "    generic ("
set line_num 14264; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14265; puts $output_file "      );"
set line_num 14266; puts $output_file "  "
set line_num 14267; puts $output_file "    port ("
set line_num 14268; puts $output_file "      Q   : out std_ulogic;"
set line_num 14269; puts $output_file "      "
set line_num 14270; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14271; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14272; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14273; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14274; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14275; puts $output_file "      D   : in  std_ulogic"
set line_num 14276; puts $output_file "      );"
set line_num 14277; puts $output_file "  end component;"
set line_num 14278; puts $output_file "attribute syn_black_box of SRL16 : component is true;"
set line_num 14279; puts $output_file ""
set line_num 14280; puts $output_file "  component SRL16_1"
set line_num 14281; puts $output_file "    generic ("
set line_num 14282; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14283; puts $output_file "      );"
set line_num 14284; puts $output_file "  "
set line_num 14285; puts $output_file "    port ("
set line_num 14286; puts $output_file "      Q   : out std_ulogic;"
set line_num 14287; puts $output_file "      "
set line_num 14288; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14289; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14290; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14291; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14292; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14293; puts $output_file "      D   : in  std_ulogic"
set line_num 14294; puts $output_file "      );"
set line_num 14295; puts $output_file "  end component;"
set line_num 14296; puts $output_file "attribute syn_black_box of SRL16_1 : component is true;"
set line_num 14297; puts $output_file ""
set line_num 14298; puts $output_file "  component SRL16E"
set line_num 14299; puts $output_file "    generic ("
set line_num 14300; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14301; puts $output_file "      );"
set line_num 14302; puts $output_file "  "
set line_num 14303; puts $output_file "    port ("
set line_num 14304; puts $output_file "      Q   : out std_ulogic;"
set line_num 14305; puts $output_file ""
set line_num 14306; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14307; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14308; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14309; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14310; puts $output_file "      CE  : in  std_ulogic;"
set line_num 14311; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14312; puts $output_file "      D   : in  std_ulogic"
set line_num 14313; puts $output_file "      );"
set line_num 14314; puts $output_file "  end component;"
set line_num 14315; puts $output_file "attribute syn_black_box of SRL16E : component is true;"
set line_num 14316; puts $output_file ""
set line_num 14317; puts $output_file "  component SRL16E_1"
set line_num 14318; puts $output_file "    generic ("
set line_num 14319; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14320; puts $output_file "      );"
set line_num 14321; puts $output_file "  "
set line_num 14322; puts $output_file "    port ("
set line_num 14323; puts $output_file "      Q   : out std_ulogic;"
set line_num 14324; puts $output_file "  "
set line_num 14325; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14326; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14327; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14328; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14329; puts $output_file "      CE  : in  std_ulogic;"
set line_num 14330; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14331; puts $output_file "      D   : in  std_ulogic"
set line_num 14332; puts $output_file "      );"
set line_num 14333; puts $output_file "  end component;"
set line_num 14334; puts $output_file "attribute syn_black_box of SRL16E_1 : component is true;"
set line_num 14335; puts $output_file ""
set line_num 14336; puts $output_file "  component SRLC16"
set line_num 14337; puts $output_file "    generic ("
set line_num 14338; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14339; puts $output_file "      );"
set line_num 14340; puts $output_file "  "
set line_num 14341; puts $output_file "    port ("
set line_num 14342; puts $output_file "      Q   : out std_ulogic;"
set line_num 14343; puts $output_file "      Q15 : out std_ulogic;"
set line_num 14344; puts $output_file "      "
set line_num 14345; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14346; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14347; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14348; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14349; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14350; puts $output_file "      D   : in  std_ulogic"
set line_num 14351; puts $output_file "      );"
set line_num 14352; puts $output_file "  end component;"
set line_num 14353; puts $output_file "attribute syn_black_box of SRLC16 : component is true;"
set line_num 14354; puts $output_file ""
set line_num 14355; puts $output_file "  component SRLC16_1"
set line_num 14356; puts $output_file "    generic ("
set line_num 14357; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14358; puts $output_file "      );"
set line_num 14359; puts $output_file "  "
set line_num 14360; puts $output_file "    port ("
set line_num 14361; puts $output_file "      Q   : out std_ulogic;"
set line_num 14362; puts $output_file "      Q15 : out std_ulogic;"
set line_num 14363; puts $output_file "  "
set line_num 14364; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14365; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14366; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14367; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14368; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14369; puts $output_file "      D   : in  std_ulogic"
set line_num 14370; puts $output_file "      );"
set line_num 14371; puts $output_file "  end component;"
set line_num 14372; puts $output_file "attribute syn_black_box of SRLC16_1 : component is true;"
set line_num 14373; puts $output_file ""
set line_num 14374; puts $output_file "  component SRLC16E"
set line_num 14375; puts $output_file "    generic ("
set line_num 14376; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14377; puts $output_file "      );"
set line_num 14378; puts $output_file "  "
set line_num 14379; puts $output_file "    port ("
set line_num 14380; puts $output_file "      Q   : out std_ulogic;"
set line_num 14381; puts $output_file "      Q15 : out std_ulogic;"
set line_num 14382; puts $output_file "      "
set line_num 14383; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14384; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14385; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14386; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14387; puts $output_file "      CE  : in  std_ulogic;"
set line_num 14388; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14389; puts $output_file "      D   : in  std_ulogic"
set line_num 14390; puts $output_file "      );"
set line_num 14391; puts $output_file "  end component;"
set line_num 14392; puts $output_file "attribute syn_black_box of SRLC16E : component is true;"
set line_num 14393; puts $output_file ""
set line_num 14394; puts $output_file "  component SRLC16E_1"
set line_num 14395; puts $output_file "    generic ("
set line_num 14396; puts $output_file "      INIT : bit_vector := X\"0000\""
set line_num 14397; puts $output_file "      );"
set line_num 14398; puts $output_file "  "
set line_num 14399; puts $output_file "    port ("
set line_num 14400; puts $output_file "      Q   : out std_ulogic;"
set line_num 14401; puts $output_file "      Q15 : out std_ulogic;"
set line_num 14402; puts $output_file "  "
set line_num 14403; puts $output_file "      A0  : in  std_ulogic;"
set line_num 14404; puts $output_file "      A1  : in  std_ulogic;"
set line_num 14405; puts $output_file "      A2  : in  std_ulogic;"
set line_num 14406; puts $output_file "      A3  : in  std_ulogic;"
set line_num 14407; puts $output_file "      CE  : in  std_ulogic;"
set line_num 14408; puts $output_file "      CLK : in  std_ulogic;"
set line_num 14409; puts $output_file "      D   : in  std_ulogic"
set line_num 14410; puts $output_file "      );"
set line_num 14411; puts $output_file "  end component;"
set line_num 14412; puts $output_file "attribute syn_black_box of SRLC16E_1 : component is true;"
set line_num 14413; puts $output_file ""
set line_num 14414; puts $output_file "  component STARTBUF_FPGACORE"
set line_num 14415; puts $output_file "    port("
set line_num 14416; puts $output_file "      GSROUT : out std_ulogic;"
set line_num 14417; puts $output_file "      "
set line_num 14418; puts $output_file "      CLKIN  : in  std_ulogic := 'X';"
set line_num 14419; puts $output_file "      GSRIN  : in  std_ulogic := 'X'"
set line_num 14420; puts $output_file "      );"
set line_num 14421; puts $output_file "  end component;"
set line_num 14422; puts $output_file "attribute syn_black_box of STARTBUF_FPGACORE : component is true;"
set line_num 14423; puts $output_file "attribute syn_noprune of STARTBUF_FPGACORE : component is true;"
set line_num 14424; puts $output_file ""
set line_num 14425; puts $output_file "  component STARTBUF_SPARTAN2"
set line_num 14426; puts $output_file "    port("
set line_num 14427; puts $output_file "      GSROUT : out std_ulogic;"
set line_num 14428; puts $output_file "      GTSOUT : out std_ulogic;"
set line_num 14429; puts $output_file "     "
set line_num 14430; puts $output_file "      CLKIN  : in  std_ulogic := 'X';"
set line_num 14431; puts $output_file "      GSRIN  : in  std_ulogic := 'X';"
set line_num 14432; puts $output_file "      GTSIN  : in  std_ulogic := 'X'"
set line_num 14433; puts $output_file "      );"
set line_num 14434; puts $output_file "  end component;"
set line_num 14435; puts $output_file "attribute syn_black_box of STARTBUF_SPARTAN2 : component is true;"
set line_num 14436; puts $output_file "attribute syn_noprune of STARTBUF_SPARTAN2 : component is true;"
set line_num 14437; puts $output_file ""
set line_num 14438; puts $output_file "component STARTBUF_SPARTAN3"
set line_num 14439; puts $output_file "-- synopsys translate_off"
set line_num 14440; puts $output_file "  generic ("
set line_num 14441; puts $output_file "      InstancePath: STRING := \"*\";"
set line_num 14442; puts $output_file "      Xon: Boolean := DefaultXon;"
set line_num 14443; puts $output_file "      MsgOn: Boolean := DefaultMsgOn;"
set line_num 14444; puts $output_file "      tpd_GTSIN_GTSOUT : VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 14445; puts $output_file "      tpd_GSRIN_GSROUT : VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 14446; puts $output_file "      tipd_GSRIN : VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 14447; puts $output_file "      tipd_GTSIN : VitalDelayType01 := (0.000 ns, 0.000 ns);"
set line_num 14448; puts $output_file "      tipd_CLKIN : VitalDelayType01 := (0.000 ns, 0.000 ns)"
set line_num 14449; puts $output_file "      );"
set line_num 14450; puts $output_file ""
set line_num 14451; puts $output_file "-- synopsys translate_on"
set line_num 14452; puts $output_file "  port("
set line_num 14453; puts $output_file "        GSROUT    : out std_ulogic;                "
set line_num 14454; puts $output_file "        GTSOUT    : out std_ulogic;"
set line_num 14455; puts $output_file "        CLKIN     : in std_ulogic := 'X';"
set line_num 14456; puts $output_file "    GSRIN     : in std_ulogic := 'X';"
set line_num 14457; puts $output_file "        GTSIN     : in std_ulogic := 'X'"
set line_num 14458; puts $output_file "  );"
set line_num 14459; puts $output_file "end component;"
set line_num 14460; puts $output_file "attribute syn_black_box of STARTBUF_SPARTAN3 : component is true;"
set line_num 14461; puts $output_file "attribute syn_noprune of STARTBUF_SPARTAN3 : component is true;"
set line_num 14462; puts $output_file ""
set line_num 14463; puts $output_file "  component STARTBUF_VIRTEX"
set line_num 14464; puts $output_file "    port("
set line_num 14465; puts $output_file "      GTSOUT : out std_ulogic;"
set line_num 14466; puts $output_file "      GSROUT : out std_ulogic;"
set line_num 14467; puts $output_file "      "
set line_num 14468; puts $output_file "      CLKIN  : in  std_ulogic := 'X';"
set line_num 14469; puts $output_file "      GSRIN  : in  std_ulogic := 'X';"
set line_num 14470; puts $output_file "      GTSIN  : in  std_ulogic := 'X'"
set line_num 14471; puts $output_file "      );"
set line_num 14472; puts $output_file "  end component;"
set line_num 14473; puts $output_file "attribute syn_black_box of STARTBUF_VIRTEX : component is true;"
set line_num 14474; puts $output_file "attribute syn_noprune of STARTBUF_VIRTEX : component is true;"
set line_num 14475; puts $output_file ""
set line_num 14476; puts $output_file "  component STARTBUF_VIRTEX2"
set line_num 14477; puts $output_file "    port("
set line_num 14478; puts $output_file "      GSROUT : out std_ulogic;"
set line_num 14479; puts $output_file "      GTSOUT : out std_ulogic;"
set line_num 14480; puts $output_file "      "
set line_num 14481; puts $output_file "      CLKIN  : in  std_ulogic := 'X';"
set line_num 14482; puts $output_file "      GSRIN  : in  std_ulogic := 'X';"
set line_num 14483; puts $output_file "      GTSIN  : in  std_ulogic := 'X'"
set line_num 14484; puts $output_file "      );"
set line_num 14485; puts $output_file "  end component;"
set line_num 14486; puts $output_file "attribute syn_black_box of STARTBUF_VIRTEX2 : component is true;"
set line_num 14487; puts $output_file "attribute syn_noprune of STARTBUF_VIRTEX2 : component is true;"
set line_num 14488; puts $output_file ""
set line_num 14489; puts $output_file "  component STARTUP_FPGACORE"
set line_num 14490; puts $output_file "    port("
set line_num 14491; puts $output_file "      CLK : in std_ulogic := 'X';"
set line_num 14492; puts $output_file "      GSR : in std_ulogic := 'X'"
set line_num 14493; puts $output_file "      );"
set line_num 14494; puts $output_file "  end component;"
set line_num 14495; puts $output_file "attribute syn_black_box of STARTUP_FPGACORE : component is true;"
set line_num 14496; puts $output_file "attribute syn_noprune of STARTUP_FPGACORE : component is true;"
set line_num 14497; puts $output_file ""
set line_num 14498; puts $output_file "  component STARTUP_SPARTAN2"
set line_num 14499; puts $output_file "    port("
set line_num 14500; puts $output_file "      CLK : in std_ulogic := 'X';"
set line_num 14501; puts $output_file "      GSR : in std_ulogic := 'X';"
set line_num 14502; puts $output_file "      GTS : in std_ulogic := 'X'"
set line_num 14503; puts $output_file "      );"
set line_num 14504; puts $output_file "  end component;"
set line_num 14505; puts $output_file "attribute syn_black_box of STARTUP_SPARTAN2 : component is true;"
set line_num 14506; puts $output_file "attribute syn_noprune of STARTUP_SPARTAN2 : component is true;"
set line_num 14507; puts $output_file ""
set line_num 14508; puts $output_file "  component STARTUP_SPARTAN3"
set line_num 14509; puts $output_file "    port("
set line_num 14510; puts $output_file "      CLK : in std_ulogic;"
set line_num 14511; puts $output_file "      GSR : in std_ulogic;"
set line_num 14512; puts $output_file "      GTS : in std_ulogic"
set line_num 14513; puts $output_file "      );"
set line_num 14514; puts $output_file "  end component;"
set line_num 14515; puts $output_file "attribute syn_black_box of STARTUP_SPARTAN3 : component is true;"
set line_num 14516; puts $output_file "attribute syn_noprune of STARTUP_SPARTAN3 : component is true;"
set line_num 14517; puts $output_file ""
set line_num 14518; puts $output_file ""
set line_num 14519; puts $output_file "  component STARTUP_VIRTEX"
set line_num 14520; puts $output_file "    port("
set line_num 14521; puts $output_file "      CLK : in std_ulogic := 'X';"
set line_num 14522; puts $output_file "      GSR : in std_ulogic := 'X';"
set line_num 14523; puts $output_file "      GTS : in std_ulogic := 'X'"
set line_num 14524; puts $output_file "      );"
set line_num 14525; puts $output_file "  end component;"
set line_num 14526; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX : component is true;"
set line_num 14527; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX : component is true;"
set line_num 14528; puts $output_file ""
set line_num 14529; puts $output_file "  component STARTUP_VIRTEX2"
set line_num 14530; puts $output_file "    port("
set line_num 14531; puts $output_file "      CLK : in std_ulogic := 'X';"
set line_num 14532; puts $output_file "      GSR : in std_ulogic := 'X';"
set line_num 14533; puts $output_file "      GTS : in std_ulogic := 'X'"
set line_num 14534; puts $output_file "      );"
set line_num 14535; puts $output_file "  end component;"
set line_num 14536; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX2 : component is true;"
set line_num 14537; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX2: component is true;"
set line_num 14538; puts $output_file ""
set line_num 14539; puts $output_file "  component TBLOCK"
set line_num 14540; puts $output_file "  end component;"
set line_num 14541; puts $output_file "attribute syn_black_box of TBLOCK : component is true;"
set line_num 14542; puts $output_file ""
set line_num 14543; puts $output_file "  component TIMEGRP"
set line_num 14544; puts $output_file "  end component;"
set line_num 14545; puts $output_file "attribute syn_black_box of TIMEGRP : component is true;"
set line_num 14546; puts $output_file ""
set line_num 14547; puts $output_file "  component TIMESPEC"
set line_num 14548; puts $output_file "  end component;"
set line_num 14549; puts $output_file "attribute syn_black_box of TIMESPEC : component is true;"
set line_num 14550; puts $output_file ""
set line_num 14551; puts $output_file "  component TOC"
set line_num 14552; puts $output_file "    generic ("
set line_num 14553; puts $output_file "      WIDTH : time := 100 ns"
set line_num 14554; puts $output_file "      );"
set line_num 14555; puts $output_file "  "
set line_num 14556; puts $output_file "    port("
set line_num 14557; puts $output_file "      O : out std_ulogic := '0'"
set line_num 14558; puts $output_file "      );"
set line_num 14559; puts $output_file "  end component;"
set line_num 14560; puts $output_file "attribute syn_black_box of TOC : component is true;"
set line_num 14561; puts $output_file ""
set line_num 14562; puts $output_file "  component TOCBUF"
set line_num 14563; puts $output_file "    port("
set line_num 14564; puts $output_file "      O : out std_ulogic;"
set line_num 14565; puts $output_file "      "
set line_num 14566; puts $output_file "      I : in  std_ulogic"
set line_num 14567; puts $output_file "      );"
set line_num 14568; puts $output_file "  end component;"
set line_num 14569; puts $output_file "attribute syn_black_box of TOCBUF : component is true;"
set line_num 14570; puts $output_file ""
set line_num 14571; puts $output_file "  component USR_ACCESS_VIRTEX4"
set line_num 14572; puts $output_file "    port("
set line_num 14573; puts $output_file "      DATA	: out std_logic_vector(31 downto 0);"
set line_num 14574; puts $output_file "      DATAVALID	: out std_ulogic"
set line_num 14575; puts $output_file "      );"
set line_num 14576; puts $output_file "  end component;"
set line_num 14577; puts $output_file "attribute syn_black_box of USR_ACCESS_VIRTEX4 : component is true;"
set line_num 14578; puts $output_file ""
set line_num 14579; puts $output_file "  component VCC"
set line_num 14580; puts $output_file "    port("
set line_num 14581; puts $output_file "      P : out std_ulogic := '1'"
set line_num 14582; puts $output_file "      );"
set line_num 14583; puts $output_file "  end component;"
set line_num 14584; puts $output_file "attribute syn_black_box of VCC : component is true;"
set line_num 14585; puts $output_file "attribute syn_noprune of VCC : component is true;"
set line_num 14586; puts $output_file ""
set line_num 14587; puts $output_file "  component WIREAND"
set line_num 14588; puts $output_file "    port("
set line_num 14589; puts $output_file "      I : in std_ulogic"
set line_num 14590; puts $output_file "      );"
set line_num 14591; puts $output_file "  end component;"
set line_num 14592; puts $output_file "attribute syn_black_box of WIREAND : component is true;"
set line_num 14593; puts $output_file ""
set line_num 14594; puts $output_file "  component XNOR2"
set line_num 14595; puts $output_file "    port("
set line_num 14596; puts $output_file "      O  : out std_ulogic;"
set line_num 14597; puts $output_file "      "
set line_num 14598; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14599; puts $output_file "      I1 : in  std_ulogic"
set line_num 14600; puts $output_file "      );"
set line_num 14601; puts $output_file "  end component;"
set line_num 14602; puts $output_file "attribute syn_black_box of XNOR2 : component is true;"
set line_num 14603; puts $output_file ""
set line_num 14604; puts $output_file "  component XNOR3"
set line_num 14605; puts $output_file "    port("
set line_num 14606; puts $output_file "      O  : out std_ulogic;"
set line_num 14607; puts $output_file "      "
set line_num 14608; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14609; puts $output_file "      I1 : in  std_ulogic;"
set line_num 14610; puts $output_file "      I2 : in  std_ulogic"
set line_num 14611; puts $output_file "      );"
set line_num 14612; puts $output_file "  end component;"
set line_num 14613; puts $output_file "attribute syn_black_box of XNOR3 : component is true;"
set line_num 14614; puts $output_file ""
set line_num 14615; puts $output_file "  component XNOR4"
set line_num 14616; puts $output_file "    port("
set line_num 14617; puts $output_file "      O  : out std_ulogic;"
set line_num 14618; puts $output_file "      "
set line_num 14619; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14620; puts $output_file "      I1 : in  std_ulogic;"
set line_num 14621; puts $output_file "      I2 : in  std_ulogic;"
set line_num 14622; puts $output_file "      I3 : in  std_ulogic"
set line_num 14623; puts $output_file "      );"
set line_num 14624; puts $output_file "  end component;"
set line_num 14625; puts $output_file "attribute syn_black_box of XNOR4 : component is true;"
set line_num 14626; puts $output_file ""
set line_num 14627; puts $output_file "  component XNOR5"
set line_num 14628; puts $output_file "    port("
set line_num 14629; puts $output_file "      O  : out std_ulogic;"
set line_num 14630; puts $output_file ""
set line_num 14631; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14632; puts $output_file "      I1 : in  std_ulogic;"
set line_num 14633; puts $output_file "      I2 : in  std_ulogic;"
set line_num 14634; puts $output_file "      I3 : in  std_ulogic;"
set line_num 14635; puts $output_file "      I4 : in  std_ulogic"
set line_num 14636; puts $output_file "      );"
set line_num 14637; puts $output_file "  end component;"
set line_num 14638; puts $output_file "attribute syn_black_box of XNOR5 : component is true;"
set line_num 14639; puts $output_file ""
set line_num 14640; puts $output_file "  component XOR2"
set line_num 14641; puts $output_file "    port("
set line_num 14642; puts $output_file "      O  : out std_ulogic;"
set line_num 14643; puts $output_file ""
set line_num 14644; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14645; puts $output_file "      I1 : in  std_ulogic"
set line_num 14646; puts $output_file "      );"
set line_num 14647; puts $output_file "  end component;"
set line_num 14648; puts $output_file "attribute syn_black_box of XOR2 : component is true;"
set line_num 14649; puts $output_file ""
set line_num 14650; puts $output_file "  component XOR3"
set line_num 14651; puts $output_file "    port("
set line_num 14652; puts $output_file "      O  : out std_ulogic;"
set line_num 14653; puts $output_file "      "
set line_num 14654; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14655; puts $output_file "      I1 : in  std_ulogic;"
set line_num 14656; puts $output_file "      I2 : in  std_ulogic"
set line_num 14657; puts $output_file "      );"
set line_num 14658; puts $output_file "  end component;"
set line_num 14659; puts $output_file "attribute syn_black_box of XOR3 : component is true;"
set line_num 14660; puts $output_file ""
set line_num 14661; puts $output_file "  component XOR4"
set line_num 14662; puts $output_file "    port("
set line_num 14663; puts $output_file "      O  : out std_ulogic;"
set line_num 14664; puts $output_file "      "
set line_num 14665; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14666; puts $output_file "      I1 : in  std_ulogic;"
set line_num 14667; puts $output_file "      I2 : in  std_ulogic;"
set line_num 14668; puts $output_file "      I3 : in  std_ulogic"
set line_num 14669; puts $output_file "      );"
set line_num 14670; puts $output_file "  end component;"
set line_num 14671; puts $output_file "attribute syn_black_box of XOR4 : component is true;"
set line_num 14672; puts $output_file ""
set line_num 14673; puts $output_file "  component XOR5"
set line_num 14674; puts $output_file "    port("
set line_num 14675; puts $output_file "      O  : out std_ulogic;"
set line_num 14676; puts $output_file "      "
set line_num 14677; puts $output_file "      I0 : in  std_ulogic;"
set line_num 14678; puts $output_file "      I1 : in  std_ulogic;"
set line_num 14679; puts $output_file "      I2 : in  std_ulogic;"
set line_num 14680; puts $output_file "      I3 : in  std_ulogic;"
set line_num 14681; puts $output_file "      I4 : in  std_ulogic"
set line_num 14682; puts $output_file "      );"
set line_num 14683; puts $output_file "  end component;"
set line_num 14684; puts $output_file "attribute syn_black_box of XOR5 : component is true;"
set line_num 14685; puts $output_file ""
set line_num 14686; puts $output_file "  component XORCY"
set line_num 14687; puts $output_file "    port("
set line_num 14688; puts $output_file "      O  : out std_ulogic;"
set line_num 14689; puts $output_file "      "
set line_num 14690; puts $output_file "      CI : in  std_ulogic;"
set line_num 14691; puts $output_file "      LI : in  std_ulogic"
set line_num 14692; puts $output_file "      );"
set line_num 14693; puts $output_file "  end component;"
set line_num 14694; puts $output_file "attribute syn_black_box of XORCY : component is true;"
set line_num 14695; puts $output_file ""
set line_num 14696; puts $output_file "  component XORCY_D"
set line_num 14697; puts $output_file "    port("
set line_num 14698; puts $output_file "      LO : out std_ulogic;"
set line_num 14699; puts $output_file "      O  : out std_ulogic;"
set line_num 14700; puts $output_file ""
set line_num 14701; puts $output_file "      CI : in  std_ulogic;"
set line_num 14702; puts $output_file "      LI : in  std_ulogic"
set line_num 14703; puts $output_file "      );"
set line_num 14704; puts $output_file "  end component;"
set line_num 14705; puts $output_file "attribute syn_black_box of XORCY_D : component is true;"
set line_num 14706; puts $output_file ""
set line_num 14707; puts $output_file "  component XORCY_L"
set line_num 14708; puts $output_file "    port("
set line_num 14709; puts $output_file "      LO : out std_ulogic;"
set line_num 14710; puts $output_file ""
set line_num 14711; puts $output_file "      CI : in  std_ulogic;"
set line_num 14712; puts $output_file "      LI : in  std_ulogic"
set line_num 14713; puts $output_file "      );"
set line_num 14714; puts $output_file "  end component;"
set line_num 14715; puts $output_file "attribute syn_black_box of XORCY_L : component is true;"
set line_num 14716; puts $output_file ""
set line_num 14717; puts $output_file "component GT10"
set line_num 14718; puts $output_file ""
set line_num 14719; puts $output_file "generic ("
set line_num 14720; puts $output_file "-- synopsys translate_off"
set line_num 14721; puts $output_file "        TimingChecksOn : boolean := TRUE;"
set line_num 14722; puts $output_file "        InstancePath   : string  := \"*\";"
set line_num 14723; puts $output_file "        Xon            : boolean := TRUE;"
set line_num 14724; puts $output_file "        MsgOn          : boolean := FALSE;"
set line_num 14725; puts $output_file "-- synopsys translate_on"
set line_num 14726; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 14727; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 14728; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 14729; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 14730; puts $output_file "		CHAN_BOND_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 14731; puts $output_file "		CHAN_BOND_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 14732; puts $output_file "		CHAN_BOND_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 14733; puts $output_file "		CHAN_BOND_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 14734; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 14735; puts $output_file "		CHAN_BOND_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 14736; puts $output_file "		CHAN_BOND_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 14737; puts $output_file "		CHAN_BOND_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 14738; puts $output_file "		CHAN_BOND_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 14739; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 14740; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 14741; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 1;"
set line_num 14742; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 14743; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 14744; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 14745; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 14746; puts $output_file "		CLK_COR_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 14747; puts $output_file "		CLK_COR_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 14748; puts $output_file "		CLK_COR_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 14749; puts $output_file "		CLK_COR_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 14750; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 14751; puts $output_file "		CLK_COR_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 14752; puts $output_file "		CLK_COR_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 14753; puts $output_file "		CLK_COR_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 14754; puts $output_file "		CLK_COR_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 14755; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 14756; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 14757; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 14758; puts $output_file "		CLK_COR_SEQ_LEN : integer := 1;"
set line_num 14759; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 14760; puts $output_file "		COMMA_10B_MASK : bit_vector := \"0001111111\";"
set line_num 14761; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 14762; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 14763; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 14764; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"1010000011\";"
set line_num 14765; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 14766; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0101111100\";"
set line_num 14767; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 14768; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 14769; puts $output_file "		PMA_SPEED : string := \"0_32\";"
set line_num 14770; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 14771; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 14772; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 14773; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 14774; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 14775; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 14776; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 14777; puts $output_file ""
set line_num 14778; puts $output_file "  );"
set line_num 14779; puts $output_file ""
set line_num 14780; puts $output_file ""
set line_num 14781; puts $output_file "port ("
set line_num 14782; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 14783; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 14784; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 14785; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 14786; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 14787; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 14788; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 14789; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 14790; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 14791; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 14792; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 14793; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 14794; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 14795; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 14796; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 14797; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 14798; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 14799; puts $output_file "		TXN : out std_ulogic;"
set line_num 14800; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 14801; puts $output_file "		TXP : out std_ulogic;"
set line_num 14802; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 14803; puts $output_file ""
set line_num 14804; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 14805; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 14806; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 14807; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 14808; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 14809; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 14810; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 14811; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 14812; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 14813; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 14814; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 14815; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 14816; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 14817; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 14818; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 14819; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 14820; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 14821; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 14822; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 14823; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 14824; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14825; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 14826; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 14827; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 14828; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 14829; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14830; puts $output_file "		RXN : in std_ulogic;"
set line_num 14831; puts $output_file "		RXP : in std_ulogic;"
set line_num 14832; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 14833; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 14834; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 14835; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 14836; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 14837; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 14838; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 14839; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 14840; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 14841; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 14842; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14843; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 14844; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 14845; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 14846; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 14847; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14848; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 14849; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 14850; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 14851; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 14852; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 14853; puts $output_file ""
set line_num 14854; puts $output_file "     );"
set line_num 14855; puts $output_file "end component;"
set line_num 14856; puts $output_file "attribute syn_black_box of GT10 : component is true;"
set line_num 14857; puts $output_file "attribute black_box_pad_pin of GT10 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 14858; puts $output_file ""
set line_num 14859; puts $output_file "component GT10_10GE_4"
set line_num 14860; puts $output_file ""
set line_num 14861; puts $output_file "generic ("
set line_num 14862; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 14863; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 14864; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 14865; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 14866; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 14867; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := TRUE;"
set line_num 14868; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 14869; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 14870; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 14871; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 14872; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 14873; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := TRUE;"
set line_num 14874; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 14875; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 14876; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 14877; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 14878; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 14879; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 14880; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 14881; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 14882; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 14883; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 14884; puts $output_file ""
set line_num 14885; puts $output_file "  );"
set line_num 14886; puts $output_file ""
set line_num 14887; puts $output_file ""
set line_num 14888; puts $output_file "port ("
set line_num 14889; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 14890; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 14891; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 14892; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 14893; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 14894; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 14895; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 14896; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 14897; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 14898; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 14899; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 14900; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 14901; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 14902; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 14903; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 14904; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 14905; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 14906; puts $output_file "		TXN : out std_ulogic;"
set line_num 14907; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 14908; puts $output_file "		TXP : out std_ulogic;"
set line_num 14909; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 14910; puts $output_file ""
set line_num 14911; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 14912; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 14913; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 14914; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 14915; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 14916; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 14917; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 14918; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 14919; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 14920; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 14921; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 14922; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 14923; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 14924; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 14925; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 14926; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 14927; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 14928; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 14929; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 14930; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 14931; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14932; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 14933; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 14934; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 14935; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 14936; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14937; puts $output_file "		RXN : in std_ulogic;"
set line_num 14938; puts $output_file "		RXP : in std_ulogic;"
set line_num 14939; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 14940; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 14941; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 14942; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 14943; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 14944; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 14945; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 14946; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 14947; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 14948; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 14949; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14950; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 14951; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 14952; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 14953; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 14954; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 14955; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 14956; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 14957; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 14958; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 14959; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 14960; puts $output_file ""
set line_num 14961; puts $output_file "     );"
set line_num 14962; puts $output_file "end component;"
set line_num 14963; puts $output_file "attribute syn_black_box of GT10_10GE_4 : component is true;"
set line_num 14964; puts $output_file "attribute black_box_pad_pin of GT10_10GE_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 14965; puts $output_file ""
set line_num 14966; puts $output_file "component GT10_10GE_8"
set line_num 14967; puts $output_file "generic ("
set line_num 14968; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 14969; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 14970; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 14971; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 14972; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 14973; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := TRUE;"
set line_num 14974; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 14975; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 14976; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 14977; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 14978; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 14979; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := TRUE;"
set line_num 14980; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 14981; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 14982; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 14983; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 14984; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 14985; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 14986; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 14987; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 14988; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 14989; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 14990; puts $output_file ""
set line_num 14991; puts $output_file "  );"
set line_num 14992; puts $output_file ""
set line_num 14993; puts $output_file "port ("
set line_num 14994; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 14995; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 14996; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 14997; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 14998; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 14999; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 15000; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15001; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15002; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 15003; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 15004; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15005; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 15006; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15007; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15008; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15009; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15010; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 15011; puts $output_file "		TXN : out std_ulogic;"
set line_num 15012; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15013; puts $output_file "		TXP : out std_ulogic;"
set line_num 15014; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15015; puts $output_file ""
set line_num 15016; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15017; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15018; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15019; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15020; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15021; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15022; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15023; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15024; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15025; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15026; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15027; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15028; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15029; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15030; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15031; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15032; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15033; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15034; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15035; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15036; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15037; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15038; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15039; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15040; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15041; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15042; puts $output_file "		RXN : in std_ulogic;"
set line_num 15043; puts $output_file "		RXP : in std_ulogic;"
set line_num 15044; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15045; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15046; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15047; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15048; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15049; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 15050; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 15051; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 15052; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 15053; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 15054; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15055; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15056; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15057; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15058; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15059; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15060; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15061; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15062; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15063; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15064; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15065; puts $output_file ""
set line_num 15066; puts $output_file "     );"
set line_num 15067; puts $output_file "end component;"
set line_num 15068; puts $output_file "attribute syn_black_box of GT10_10GE_8 : component is true;"
set line_num 15069; puts $output_file "attribute black_box_pad_pin of GT10_10GE_8 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15070; puts $output_file ""
set line_num 15071; puts $output_file "component GT10_10GFC_4"
set line_num 15072; puts $output_file "generic ("
set line_num 15073; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15074; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15075; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15076; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15077; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15078; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := TRUE;"
set line_num 15079; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 15080; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15081; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15082; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15083; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15084; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := TRUE;"
set line_num 15085; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15086; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15087; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15088; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15089; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15090; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15091; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15092; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 15093; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 15094; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15095; puts $output_file ""
set line_num 15096; puts $output_file "  );"
set line_num 15097; puts $output_file ""
set line_num 15098; puts $output_file "port ("
set line_num 15099; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15100; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15101; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15102; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15103; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 15104; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 15105; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15106; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15107; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 15108; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 15109; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15110; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 15111; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15112; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15113; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 15114; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15115; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 15116; puts $output_file "		TXN : out std_ulogic;"
set line_num 15117; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15118; puts $output_file "		TXP : out std_ulogic;"
set line_num 15119; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 15120; puts $output_file ""
set line_num 15121; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15122; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15123; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15124; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15125; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15126; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15127; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15128; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15129; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15130; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15131; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15132; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15133; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15134; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15135; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15136; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15137; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15138; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15139; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15140; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15141; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15142; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15143; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15144; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15145; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15146; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15147; puts $output_file "		RXN : in std_ulogic;"
set line_num 15148; puts $output_file "		RXP : in std_ulogic;"
set line_num 15149; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15150; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15151; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15152; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15153; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15154; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 15155; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 15156; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 15157; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 15158; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 15159; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15160; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15161; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15162; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15163; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15164; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15165; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15166; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15167; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15168; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15169; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15170; puts $output_file ""
set line_num 15171; puts $output_file "     );"
set line_num 15172; puts $output_file "end component;"
set line_num 15173; puts $output_file "attribute syn_black_box of GT10_10GFC_4 : component is true;"
set line_num 15174; puts $output_file "attribute black_box_pad_pin of GT10_10GFC_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15175; puts $output_file ""
set line_num 15176; puts $output_file "component GT10_10GFC_8"
set line_num 15177; puts $output_file "generic ("
set line_num 15178; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15179; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15180; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15181; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15182; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15183; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := TRUE;"
set line_num 15184; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 15185; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15186; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15187; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15188; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15189; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := TRUE;"
set line_num 15190; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15191; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15192; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15193; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15194; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15195; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15196; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15197; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 15198; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 15199; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15200; puts $output_file ""
set line_num 15201; puts $output_file "  );"
set line_num 15202; puts $output_file ""
set line_num 15203; puts $output_file "port ("
set line_num 15204; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15205; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15206; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15207; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15208; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 15209; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 15210; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15211; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15212; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 15213; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 15214; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15215; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 15216; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15217; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15218; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15219; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15220; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 15221; puts $output_file "		TXN : out std_ulogic;"
set line_num 15222; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15223; puts $output_file "		TXP : out std_ulogic;"
set line_num 15224; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15225; puts $output_file ""
set line_num 15226; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15227; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15228; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15229; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15230; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15231; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15232; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15233; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15234; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15235; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15236; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15237; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15238; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15239; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15240; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15241; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15242; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15243; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15244; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15245; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15246; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15247; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15248; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15249; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15250; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15251; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15252; puts $output_file "		RXN : in std_ulogic;"
set line_num 15253; puts $output_file "		RXP : in std_ulogic;"
set line_num 15254; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15255; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15256; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15257; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15258; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15259; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 15260; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 15261; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 15262; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 15263; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 15264; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15265; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15266; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15267; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15268; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15269; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15270; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15271; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15272; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15273; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15274; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15275; puts $output_file ""
set line_num 15276; puts $output_file "     );"
set line_num 15277; puts $output_file "end component;"
set line_num 15278; puts $output_file "attribute syn_black_box of GT10_10GFC_8 : component is true;"
set line_num 15279; puts $output_file "attribute black_box_pad_pin of GT10_10GFC_8 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15280; puts $output_file ""
set line_num 15281; puts $output_file "component GT10_AURORA_1"
set line_num 15282; puts $output_file "generic ("
set line_num 15283; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 15284; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15285; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15286; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15287; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15288; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15289; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 15290; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15291; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15292; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15293; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15294; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15295; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15296; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15297; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15298; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15299; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15300; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15301; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15302; puts $output_file ""
set line_num 15303; puts $output_file "  );"
set line_num 15304; puts $output_file ""
set line_num 15305; puts $output_file "port ("
set line_num 15306; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15307; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15308; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15309; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15310; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 15311; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 15312; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15313; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15314; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 15315; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 15316; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15317; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 15318; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15319; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15320; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 15321; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15322; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 15323; puts $output_file "		TXN : out std_ulogic;"
set line_num 15324; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15325; puts $output_file "		TXP : out std_ulogic;"
set line_num 15326; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 15327; puts $output_file ""
set line_num 15328; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15329; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15330; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15331; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15332; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15333; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15334; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15335; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15336; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15337; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15338; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15339; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15340; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15341; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15342; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15343; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15344; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15345; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15346; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15347; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15348; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15349; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15350; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15351; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15352; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15353; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15354; puts $output_file "		RXN : in std_ulogic;"
set line_num 15355; puts $output_file "		RXP : in std_ulogic;"
set line_num 15356; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15357; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15358; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15359; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15360; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15361; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 15362; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 15363; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 15364; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 15365; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 15366; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15367; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15368; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15369; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15370; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15371; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15372; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15373; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15374; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15375; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15376; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15377; puts $output_file ""
set line_num 15378; puts $output_file "     );"
set line_num 15379; puts $output_file "end component;"
set line_num 15380; puts $output_file "attribute syn_black_box of GT10_AURORA_1 : component is true;"
set line_num 15381; puts $output_file "attribute black_box_pad_pin of GT10_AURORA_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15382; puts $output_file ""
set line_num 15383; puts $output_file "component GT10_AURORA_2"
set line_num 15384; puts $output_file "generic ("
set line_num 15385; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 15386; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15387; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15388; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15389; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15390; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15391; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 15392; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15393; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15394; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15395; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15396; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15397; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15398; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15399; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15400; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15401; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15402; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15403; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15404; puts $output_file ""
set line_num 15405; puts $output_file "  );"
set line_num 15406; puts $output_file ""
set line_num 15407; puts $output_file "port ("
set line_num 15408; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15409; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15410; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15411; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15412; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 15413; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 15414; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15415; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15416; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 15417; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 15418; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15419; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 15420; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15421; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15422; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 15423; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15424; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 15425; puts $output_file "		TXN : out std_ulogic;"
set line_num 15426; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15427; puts $output_file "		TXP : out std_ulogic;"
set line_num 15428; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 15429; puts $output_file ""
set line_num 15430; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15431; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15432; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15433; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15434; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15435; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15436; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15437; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15438; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15439; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15440; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15441; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15442; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15443; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15444; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15445; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15446; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15447; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15448; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15449; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15450; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15451; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15452; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15453; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15454; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15455; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15456; puts $output_file "		RXN : in std_ulogic;"
set line_num 15457; puts $output_file "		RXP : in std_ulogic;"
set line_num 15458; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15459; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15460; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15461; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15462; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15463; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 15464; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 15465; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 15466; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 15467; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 15468; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15469; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15470; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15471; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15472; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15473; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15474; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15475; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15476; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15477; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15478; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15479; puts $output_file ""
set line_num 15480; puts $output_file "     );"
set line_num 15481; puts $output_file "end component;"
set line_num 15482; puts $output_file "attribute syn_black_box of GT10_AURORA_2 : component is true;"
set line_num 15483; puts $output_file "attribute black_box_pad_pin of GT10_AURORA_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15484; puts $output_file ""
set line_num 15485; puts $output_file "component GT10_AURORA_4"
set line_num 15486; puts $output_file "generic ("
set line_num 15487; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 15488; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15489; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15490; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15491; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15492; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15493; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 15494; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15495; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15496; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15497; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15498; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15499; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15500; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15501; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15502; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15503; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15504; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15505; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15506; puts $output_file ""
set line_num 15507; puts $output_file "  );"
set line_num 15508; puts $output_file ""
set line_num 15509; puts $output_file "port ("
set line_num 15510; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15511; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15512; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15513; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15514; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 15515; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 15516; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15517; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15518; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 15519; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 15520; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15521; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 15522; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15523; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15524; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 15525; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15526; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 15527; puts $output_file "		TXN : out std_ulogic;"
set line_num 15528; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15529; puts $output_file "		TXP : out std_ulogic;"
set line_num 15530; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 15531; puts $output_file ""
set line_num 15532; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15533; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15534; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15535; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15536; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15537; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15538; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15539; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15540; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15541; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15542; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15543; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15544; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15545; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15546; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15547; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15548; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15549; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15550; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15551; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15552; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15553; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15554; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15555; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15556; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15557; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15558; puts $output_file "		RXN : in std_ulogic;"
set line_num 15559; puts $output_file "		RXP : in std_ulogic;"
set line_num 15560; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15561; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15562; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15563; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15564; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15565; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 15566; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 15567; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 15568; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 15569; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 15570; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15571; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15572; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15573; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15574; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15575; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15576; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15577; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15578; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15579; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15580; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15581; puts $output_file ""
set line_num 15582; puts $output_file "     );"
set line_num 15583; puts $output_file "end component;"
set line_num 15584; puts $output_file "attribute syn_black_box of GT10_AURORA_4 : component is true;"
set line_num 15585; puts $output_file "attribute black_box_pad_pin of GT10_AURORA_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15586; puts $output_file ""
set line_num 15587; puts $output_file "component GT10_AURORAX_4"
set line_num 15588; puts $output_file "generic ("
set line_num 15589; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15590; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15591; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15592; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15593; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15594; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 15595; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15596; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15597; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15598; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15599; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15600; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15601; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15602; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15603; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15604; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15605; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15606; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 15607; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 15608; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15609; puts $output_file ""
set line_num 15610; puts $output_file "  );"
set line_num 15611; puts $output_file ""
set line_num 15612; puts $output_file "port ("
set line_num 15613; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15614; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15615; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15616; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15617; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 15618; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 15619; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15620; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15621; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 15622; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 15623; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15624; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 15625; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15626; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15627; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 15628; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15629; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 15630; puts $output_file "		TXN : out std_ulogic;"
set line_num 15631; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15632; puts $output_file "		TXP : out std_ulogic;"
set line_num 15633; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 15634; puts $output_file ""
set line_num 15635; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15636; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15637; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15638; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15639; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15640; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15641; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15642; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15643; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15644; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15645; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15646; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15647; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15648; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15649; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15650; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15651; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15652; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15653; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15654; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15655; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15656; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15657; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15658; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15659; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15660; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15661; puts $output_file "		RXN : in std_ulogic;"
set line_num 15662; puts $output_file "		RXP : in std_ulogic;"
set line_num 15663; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15664; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15665; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15666; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15667; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15668; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 15669; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 15670; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 15671; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 15672; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 15673; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15674; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15675; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15676; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15677; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15678; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15679; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15680; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15681; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15682; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15683; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15684; puts $output_file ""
set line_num 15685; puts $output_file "     );"
set line_num 15686; puts $output_file "end component;"
set line_num 15687; puts $output_file "attribute syn_black_box of GT10_AURORAX_4 : component is true;"
set line_num 15688; puts $output_file "attribute black_box_pad_pin of GT10_AURORAX_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15689; puts $output_file ""
set line_num 15690; puts $output_file "component GT10_AURORAX_8"
set line_num 15691; puts $output_file "generic ("
set line_num 15692; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15693; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15694; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15695; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15696; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15697; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 15698; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15699; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15700; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15701; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15702; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15703; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15704; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15705; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15706; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15707; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15708; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15709; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 15710; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 15711; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15712; puts $output_file ""
set line_num 15713; puts $output_file "  );"
set line_num 15714; puts $output_file ""
set line_num 15715; puts $output_file "port ("
set line_num 15716; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15717; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15718; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15719; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15720; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 15721; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 15722; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15723; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15724; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 15725; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 15726; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15727; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 15728; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15729; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15730; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15731; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15732; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 15733; puts $output_file "		TXN : out std_ulogic;"
set line_num 15734; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15735; puts $output_file "		TXP : out std_ulogic;"
set line_num 15736; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15737; puts $output_file ""
set line_num 15738; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15739; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15740; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15741; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15742; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15743; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15744; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15745; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15746; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15747; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15748; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15749; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15750; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15751; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15752; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15753; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15754; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15755; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15756; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15757; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15758; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15759; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15760; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15761; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15762; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15763; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15764; puts $output_file "		RXN : in std_ulogic;"
set line_num 15765; puts $output_file "		RXP : in std_ulogic;"
set line_num 15766; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15767; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15768; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15769; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15770; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15771; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 15772; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 15773; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 15774; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 15775; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 15776; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15777; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15778; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15779; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15780; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15781; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15782; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15783; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15784; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15785; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15786; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15787; puts $output_file ""
set line_num 15788; puts $output_file "     );"
set line_num 15789; puts $output_file "end component;"
set line_num 15790; puts $output_file "attribute syn_black_box of GT10_AURORAX_8 : component is true;"
set line_num 15791; puts $output_file "attribute black_box_pad_pin of GT10_AURORAX_8 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15792; puts $output_file ""
set line_num 15793; puts $output_file "component GT10_CUSTOM"
set line_num 15794; puts $output_file "generic ("
set line_num 15795; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 15796; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15797; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15798; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15799; puts $output_file "		CHAN_BOND_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 15800; puts $output_file "		CHAN_BOND_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 15801; puts $output_file "		CHAN_BOND_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 15802; puts $output_file "		CHAN_BOND_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 15803; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15804; puts $output_file "		CHAN_BOND_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 15805; puts $output_file "		CHAN_BOND_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 15806; puts $output_file "		CHAN_BOND_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 15807; puts $output_file "		CHAN_BOND_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 15808; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15809; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 15810; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 1;"
set line_num 15811; puts $output_file "		CHAN_BOND_64B66B_SV : boolean := FALSE;"
set line_num 15812; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 15813; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15814; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15815; puts $output_file "		CLK_COR_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 15816; puts $output_file "		CLK_COR_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 15817; puts $output_file "		CLK_COR_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 15818; puts $output_file "		CLK_COR_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 15819; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15820; puts $output_file "		CLK_COR_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 15821; puts $output_file "		CLK_COR_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 15822; puts $output_file "		CLK_COR_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 15823; puts $output_file "		CLK_COR_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 15824; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15825; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 15826; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15827; puts $output_file "		CLK_COR_SEQ_LEN : integer := 1;"
set line_num 15828; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15829; puts $output_file "		COMMA_10B_MASK : bit_vector := \"0001111111\";"
set line_num 15830; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 15831; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 15832; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 15833; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"1010000011\";"
set line_num 15834; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 15835; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0101111100\";"
set line_num 15836; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 15837; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15838; puts $output_file "		PMA_SPEED : string := \"0_32\";"
set line_num 15839; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15840; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15841; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15842; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15843; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 15844; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 15845; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15846; puts $output_file ""
set line_num 15847; puts $output_file "  );"
set line_num 15848; puts $output_file ""
set line_num 15849; puts $output_file "port ("
set line_num 15850; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15851; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15852; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15853; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15854; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 15855; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 15856; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15857; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15858; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 15859; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 15860; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15861; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 15862; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15863; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15864; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15865; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15866; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 15867; puts $output_file "		TXN : out std_ulogic;"
set line_num 15868; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15869; puts $output_file "		TXP : out std_ulogic;"
set line_num 15870; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 15871; puts $output_file ""
set line_num 15872; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15873; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15874; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15875; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15876; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15877; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15878; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15879; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15880; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15881; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15882; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15883; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15884; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15885; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15886; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15887; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15888; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15889; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15890; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 15891; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 15892; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15893; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 15894; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 15895; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 15896; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 15897; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15898; puts $output_file "		RXN : in std_ulogic;"
set line_num 15899; puts $output_file "		RXP : in std_ulogic;"
set line_num 15900; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 15901; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 15902; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 15903; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 15904; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 15905; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 15906; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 15907; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 15908; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 15909; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 15910; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15911; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 15912; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 15913; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 15914; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 15915; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 15916; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 15917; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 15918; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 15919; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 15920; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 15921; puts $output_file ""
set line_num 15922; puts $output_file "     );"
set line_num 15923; puts $output_file "end component;"
set line_num 15924; puts $output_file "attribute syn_black_box of GT10_CUSTOM : component is true;"
set line_num 15925; puts $output_file "attribute black_box_pad_pin of GT10_CUSTOM : component is \"RXN,RXP,TXN,TXP\";"
set line_num 15926; puts $output_file ""
set line_num 15927; puts $output_file "component GT10_INFINIBAND_1"
set line_num 15928; puts $output_file "generic ("
set line_num 15929; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 15930; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 15931; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 15932; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 15933; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15934; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15935; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 15936; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 15937; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 15938; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 15939; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 15940; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 15941; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 15942; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 15943; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 15944; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 15945; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 15946; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 15947; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 15948; puts $output_file "		LANE_ID : bit_vector := \"00000000000\";"
set line_num 15949; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 15950; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 15951; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 15952; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 15953; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 15954; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 15955; puts $output_file ""
set line_num 15956; puts $output_file "  );"
set line_num 15957; puts $output_file ""
set line_num 15958; puts $output_file "port ("
set line_num 15959; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 15960; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 15961; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 15962; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 15963; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 15964; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 15965; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 15966; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 15967; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 15968; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 15969; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 15970; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 15971; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 15972; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 15973; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 15974; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 15975; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 15976; puts $output_file "		TXN : out std_ulogic;"
set line_num 15977; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 15978; puts $output_file "		TXP : out std_ulogic;"
set line_num 15979; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 15980; puts $output_file ""
set line_num 15981; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 15982; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 15983; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 15984; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 15985; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 15986; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 15987; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 15988; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 15989; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 15990; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 15991; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 15992; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 15993; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 15994; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 15995; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 15996; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 15997; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 15998; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 15999; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16000; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16001; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16002; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16003; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16004; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16005; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16006; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16007; puts $output_file "		RXN : in std_ulogic;"
set line_num 16008; puts $output_file "		RXP : in std_ulogic;"
set line_num 16009; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16010; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16011; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16012; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16013; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16014; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 16015; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 16016; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 16017; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 16018; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 16019; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16020; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16021; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16022; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16023; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16024; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16025; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16026; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16027; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16028; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16029; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16030; puts $output_file ""
set line_num 16031; puts $output_file "     );"
set line_num 16032; puts $output_file "end component;"
set line_num 16033; puts $output_file "attribute syn_black_box of GT10_INFINIBAND_1 : component is true;"
set line_num 16034; puts $output_file "attribute black_box_pad_pin of GT10_INFINIBAND_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16035; puts $output_file ""
set line_num 16036; puts $output_file "component GT10_INFINIBAND_2"
set line_num 16037; puts $output_file "generic ("
set line_num 16038; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 16039; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 16040; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 16041; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 16042; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16043; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16044; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 16045; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 16046; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 16047; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 16048; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16049; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16050; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 16051; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 16052; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 16053; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 16054; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16055; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16056; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 16057; puts $output_file "		LANE_ID : bit_vector := \"00000000000\";"
set line_num 16058; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16059; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16060; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16061; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16062; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16063; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16064; puts $output_file ""
set line_num 16065; puts $output_file "  );"
set line_num 16066; puts $output_file ""
set line_num 16067; puts $output_file "port ("
set line_num 16068; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16069; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16070; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16071; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16072; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 16073; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 16074; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16075; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16076; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 16077; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 16078; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16079; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 16080; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16081; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16082; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 16083; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16084; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 16085; puts $output_file "		TXN : out std_ulogic;"
set line_num 16086; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16087; puts $output_file "		TXP : out std_ulogic;"
set line_num 16088; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 16089; puts $output_file ""
set line_num 16090; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16091; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16092; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16093; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16094; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16095; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16096; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16097; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16098; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16099; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16100; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16101; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16102; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16103; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16104; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16105; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16106; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16107; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16108; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16109; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16110; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16111; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16112; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16113; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16114; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16115; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16116; puts $output_file "		RXN : in std_ulogic;"
set line_num 16117; puts $output_file "		RXP : in std_ulogic;"
set line_num 16118; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16119; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16120; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16121; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16122; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16123; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 16124; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 16125; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 16126; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 16127; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 16128; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16129; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16130; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16131; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16132; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16133; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16134; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16135; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16136; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16137; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16138; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16139; puts $output_file ""
set line_num 16140; puts $output_file "     );"
set line_num 16141; puts $output_file "end component;"
set line_num 16142; puts $output_file "attribute syn_black_box of GT10_INFINIBAND_2 : component is true;"
set line_num 16143; puts $output_file "attribute black_box_pad_pin of GT10_INFINIBAND_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16144; puts $output_file ""
set line_num 16145; puts $output_file "component GT10_INFINIBAND_4"
set line_num 16146; puts $output_file "generic ("
set line_num 16147; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 16148; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 16149; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 16150; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 16151; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16152; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16153; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 16154; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 16155; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 16156; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 16157; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16158; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16159; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 16160; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 16161; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 16162; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 16163; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16164; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16165; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 16166; puts $output_file "		LANE_ID : bit_vector := \"00000000000\";"
set line_num 16167; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16168; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16169; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16170; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16171; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16172; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16173; puts $output_file ""
set line_num 16174; puts $output_file "  );"
set line_num 16175; puts $output_file ""
set line_num 16176; puts $output_file "port ("
set line_num 16177; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16178; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16179; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16180; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16181; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 16182; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 16183; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16184; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16185; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 16186; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 16187; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16188; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 16189; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16190; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16191; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16192; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16193; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 16194; puts $output_file "		TXN : out std_ulogic;"
set line_num 16195; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16196; puts $output_file "		TXP : out std_ulogic;"
set line_num 16197; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16198; puts $output_file ""
set line_num 16199; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16200; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16201; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16202; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16203; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16204; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16205; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16206; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16207; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16208; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16209; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16210; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16211; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16212; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16213; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16214; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16215; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16216; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16217; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16218; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16219; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16220; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16221; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16222; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16223; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16224; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16225; puts $output_file "		RXN : in std_ulogic;"
set line_num 16226; puts $output_file "		RXP : in std_ulogic;"
set line_num 16227; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16228; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16229; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16230; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16231; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16232; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 16233; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 16234; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 16235; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 16236; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 16237; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16238; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16239; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16240; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16241; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16242; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16243; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16244; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16245; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16246; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16247; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16248; puts $output_file ""
set line_num 16249; puts $output_file "     );"
set line_num 16250; puts $output_file "end component;"
set line_num 16251; puts $output_file "attribute syn_black_box of GT10_INFINIBAND_4 : component is true;"
set line_num 16252; puts $output_file "attribute black_box_pad_pin of GT10_INFINIBAND_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16253; puts $output_file ""
set line_num 16254; puts $output_file "component GT10_OC192_4"
set line_num 16255; puts $output_file "generic ("
set line_num 16256; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 16257; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16258; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16259; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16260; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 16261; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16262; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 16263; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16264; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16265; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16266; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16267; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16268; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16269; puts $output_file ""
set line_num 16270; puts $output_file "  );"
set line_num 16271; puts $output_file ""
set line_num 16272; puts $output_file "port ("
set line_num 16273; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16274; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16275; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16276; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16277; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 16278; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 16279; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16280; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16281; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 16282; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 16283; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16284; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 16285; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16286; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16287; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16288; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16289; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 16290; puts $output_file "		TXN : out std_ulogic;"
set line_num 16291; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16292; puts $output_file "		TXP : out std_ulogic;"
set line_num 16293; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16294; puts $output_file ""
set line_num 16295; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16296; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16297; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16298; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16299; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16300; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16301; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16302; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16303; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16304; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16305; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16306; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16307; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16308; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16309; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16310; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16311; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16312; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16313; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16314; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16315; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16316; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16317; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16318; puts $output_file "		RXN : in std_ulogic;"
set line_num 16319; puts $output_file "		RXP : in std_ulogic;"
set line_num 16320; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16321; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16322; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16323; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16324; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16325; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 16326; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 16327; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 16328; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 16329; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 16330; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16331; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16332; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16333; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16334; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16335; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16336; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16337; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16338; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16339; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16340; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16341; puts $output_file ""
set line_num 16342; puts $output_file "     );"
set line_num 16343; puts $output_file "end component;"
set line_num 16344; puts $output_file "attribute syn_black_box of GT10_OC192_4 : component is true;"
set line_num 16345; puts $output_file "attribute black_box_pad_pin of GT10_OC192_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16346; puts $output_file ""
set line_num 16347; puts $output_file "component GT10_OC192_8"
set line_num 16348; puts $output_file "generic ("
set line_num 16349; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 16350; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16351; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16352; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16353; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 16354; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16355; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 16356; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16357; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16358; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16359; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16360; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16361; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16362; puts $output_file ""
set line_num 16363; puts $output_file "  );"
set line_num 16364; puts $output_file ""
set line_num 16365; puts $output_file "port ("
set line_num 16366; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16367; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16368; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16369; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16370; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 16371; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 16372; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16373; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16374; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 16375; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 16376; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16377; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 16378; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16379; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16380; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 16381; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16382; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 16383; puts $output_file "		TXN : out std_ulogic;"
set line_num 16384; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16385; puts $output_file "		TXP : out std_ulogic;"
set line_num 16386; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 16387; puts $output_file ""
set line_num 16388; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16389; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16390; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16391; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16392; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16393; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16394; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16395; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16396; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16397; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16398; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16399; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16400; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16401; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16402; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16403; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16404; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16405; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16406; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16407; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16408; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16409; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16410; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16411; puts $output_file "		RXN : in std_ulogic;"
set line_num 16412; puts $output_file "		RXP : in std_ulogic;"
set line_num 16413; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16414; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16415; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16416; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16417; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16418; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 16419; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 16420; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 16421; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 16422; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 16423; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16424; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16425; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16426; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16427; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16428; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16429; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16430; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16431; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16432; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16433; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16434; puts $output_file ""
set line_num 16435; puts $output_file "     );"
set line_num 16436; puts $output_file "end component;"
set line_num 16437; puts $output_file "attribute syn_black_box of GT10_OC192_8 : component is true;"
set line_num 16438; puts $output_file "attribute black_box_pad_pin of GT10_OC192_8 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16439; puts $output_file ""
set line_num 16440; puts $output_file "component GT10_OC48_1"
set line_num 16441; puts $output_file "generic ("
set line_num 16442; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 16443; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16444; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16445; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16446; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 16447; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16448; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 16449; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16450; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16451; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16452; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16453; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16454; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16455; puts $output_file ""
set line_num 16456; puts $output_file "  );"
set line_num 16457; puts $output_file ""
set line_num 16458; puts $output_file "port ("
set line_num 16459; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16460; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16461; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16462; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16463; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 16464; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 16465; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16466; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16467; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 16468; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 16469; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16470; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 16471; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16472; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16473; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 16474; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16475; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 16476; puts $output_file "		TXN : out std_ulogic;"
set line_num 16477; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16478; puts $output_file "		TXP : out std_ulogic;"
set line_num 16479; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 16480; puts $output_file ""
set line_num 16481; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16482; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16483; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16484; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16485; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16486; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16487; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16488; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16489; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16490; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16491; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16492; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16493; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16494; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16495; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16496; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16497; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16498; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16499; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16500; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16501; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16502; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16503; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16504; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16505; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16506; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16507; puts $output_file "		RXN : in std_ulogic;"
set line_num 16508; puts $output_file "		RXP : in std_ulogic;"
set line_num 16509; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16510; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16511; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16512; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16513; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16514; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 16515; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 16516; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 16517; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 16518; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 16519; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16520; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16521; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16522; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16523; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16524; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16525; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16526; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16527; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16528; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16529; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16530; puts $output_file ""
set line_num 16531; puts $output_file "     );"
set line_num 16532; puts $output_file "end component;"
set line_num 16533; puts $output_file "attribute syn_black_box of GT10_OC48_1 : component is true;"
set line_num 16534; puts $output_file "attribute black_box_pad_pin of GT10_OC48_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16535; puts $output_file ""
set line_num 16536; puts $output_file "component GT10_OC48_2"
set line_num 16537; puts $output_file "generic ("
set line_num 16538; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 16539; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16540; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16541; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16542; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 16543; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16544; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 16545; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16546; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16547; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16548; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16549; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16550; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16551; puts $output_file ""
set line_num 16552; puts $output_file "  );"
set line_num 16553; puts $output_file ""
set line_num 16554; puts $output_file "port ("
set line_num 16555; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16556; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16557; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16558; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16559; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 16560; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 16561; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16562; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16563; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 16564; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 16565; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16566; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 16567; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16568; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16569; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 16570; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16571; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 16572; puts $output_file "		TXN : out std_ulogic;"
set line_num 16573; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16574; puts $output_file "		TXP : out std_ulogic;"
set line_num 16575; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 16576; puts $output_file ""
set line_num 16577; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16578; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16579; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16580; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16581; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16582; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16583; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16584; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16585; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16586; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16587; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16588; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16589; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16590; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16591; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16592; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16593; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16594; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16595; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16596; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16597; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16598; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16599; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16600; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16601; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16602; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16603; puts $output_file "		RXN : in std_ulogic;"
set line_num 16604; puts $output_file "		RXP : in std_ulogic;"
set line_num 16605; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16606; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16607; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16608; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16609; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16610; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 16611; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 16612; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 16613; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 16614; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 16615; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16616; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16617; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16618; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16619; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16620; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16621; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16622; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16623; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16624; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16625; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16626; puts $output_file ""
set line_num 16627; puts $output_file "     );"
set line_num 16628; puts $output_file "end component;"
set line_num 16629; puts $output_file "attribute syn_black_box of GT10_OC48_2 : component is true;"
set line_num 16630; puts $output_file "attribute black_box_pad_pin of GT10_OC48_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16631; puts $output_file ""
set line_num 16632; puts $output_file "component GT10_OC48_4"
set line_num 16633; puts $output_file "generic ("
set line_num 16634; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 16635; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16636; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16637; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16638; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 16639; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0010101010\";"
set line_num 16640; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 16641; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16642; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16643; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16644; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16645; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16646; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16647; puts $output_file ""
set line_num 16648; puts $output_file "  );"
set line_num 16649; puts $output_file ""
set line_num 16650; puts $output_file "port ("
set line_num 16651; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16652; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16653; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16654; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16655; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 16656; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 16657; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16658; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16659; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 16660; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 16661; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16662; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 16663; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16664; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16665; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16666; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16667; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 16668; puts $output_file "		TXN : out std_ulogic;"
set line_num 16669; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16670; puts $output_file "		TXP : out std_ulogic;"
set line_num 16671; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16672; puts $output_file ""
set line_num 16673; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16674; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16675; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16676; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16677; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16678; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16679; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16680; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16681; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16682; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16683; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16684; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16685; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16686; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16687; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16688; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16689; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16690; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16691; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16692; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16693; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16694; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16695; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16696; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16697; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16698; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16699; puts $output_file "		RXN : in std_ulogic;"
set line_num 16700; puts $output_file "		RXP : in std_ulogic;"
set line_num 16701; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16702; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16703; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16704; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16705; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16706; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 16707; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 16708; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 16709; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 16710; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 16711; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16712; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16713; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16714; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16715; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16716; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16717; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16718; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16719; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16720; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16721; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16722; puts $output_file ""
set line_num 16723; puts $output_file "     );"
set line_num 16724; puts $output_file "end component;"
set line_num 16725; puts $output_file "attribute syn_black_box of GT10_OC48_4 : component is true;"
set line_num 16726; puts $output_file "attribute black_box_pad_pin of GT10_OC48_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16727; puts $output_file ""
set line_num 16728; puts $output_file "component GT10_PCI_EXPRESS_1"
set line_num 16729; puts $output_file "generic ("
set line_num 16730; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 16731; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 16732; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 16733; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 16734; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16735; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16736; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 16737; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 16738; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 16739; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 16740; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 16741; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16742; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16743; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 16744; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 16745; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 16746; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 16747; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16748; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16749; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 16750; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16751; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16752; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16753; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16754; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16755; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16756; puts $output_file ""
set line_num 16757; puts $output_file "  );"
set line_num 16758; puts $output_file ""
set line_num 16759; puts $output_file "port ("
set line_num 16760; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16761; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16762; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16763; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16764; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 16765; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 16766; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16767; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16768; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 16769; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 16770; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16771; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 16772; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16773; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16774; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 16775; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16776; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 16777; puts $output_file "		TXN : out std_ulogic;"
set line_num 16778; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16779; puts $output_file "		TXP : out std_ulogic;"
set line_num 16780; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 16781; puts $output_file ""
set line_num 16782; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16783; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16784; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16785; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16786; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16787; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16788; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16789; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16790; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16791; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16792; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16793; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16794; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16795; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16796; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16797; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16798; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16799; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16800; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16801; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16802; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16803; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16804; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16805; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16806; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16807; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16808; puts $output_file "		RXN : in std_ulogic;"
set line_num 16809; puts $output_file "		RXP : in std_ulogic;"
set line_num 16810; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16811; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16812; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16813; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16814; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16815; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 16816; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 16817; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 16818; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 16819; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 16820; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16821; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16822; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16823; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16824; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16825; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16826; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16827; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16828; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16829; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16830; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16831; puts $output_file ""
set line_num 16832; puts $output_file "     );"
set line_num 16833; puts $output_file "end component;"
set line_num 16834; puts $output_file "attribute syn_black_box of GT10_PCI_EXPRESS_1 : component is true;"
set line_num 16835; puts $output_file "attribute black_box_pad_pin of GT10_PCI_EXPRESS_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16836; puts $output_file ""
set line_num 16837; puts $output_file "component GT10_PCI_EXPRESS_2"
set line_num 16838; puts $output_file "generic ("
set line_num 16839; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 16840; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 16841; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 16842; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 16843; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16844; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16845; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 16846; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 16847; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 16848; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 16849; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 16850; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16851; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16852; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 16853; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 16854; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 16855; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 16856; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16857; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16858; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 16859; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16860; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16861; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16862; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16863; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16864; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16865; puts $output_file ""
set line_num 16866; puts $output_file "  );"
set line_num 16867; puts $output_file ""
set line_num 16868; puts $output_file "port ("
set line_num 16869; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16870; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16871; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16872; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16873; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 16874; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 16875; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16876; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16877; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 16878; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 16879; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16880; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 16881; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16882; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16883; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 16884; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16885; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 16886; puts $output_file "		TXN : out std_ulogic;"
set line_num 16887; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16888; puts $output_file "		TXP : out std_ulogic;"
set line_num 16889; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 16890; puts $output_file ""
set line_num 16891; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 16892; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 16893; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 16894; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 16895; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 16896; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 16897; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 16898; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 16899; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 16900; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 16901; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 16902; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 16903; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 16904; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 16905; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 16906; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 16907; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 16908; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 16909; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 16910; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 16911; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16912; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 16913; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 16914; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 16915; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 16916; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16917; puts $output_file "		RXN : in std_ulogic;"
set line_num 16918; puts $output_file "		RXP : in std_ulogic;"
set line_num 16919; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 16920; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 16921; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 16922; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 16923; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 16924; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 16925; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 16926; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 16927; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 16928; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 16929; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16930; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 16931; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 16932; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 16933; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 16934; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 16935; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 16936; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 16937; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 16938; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 16939; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 16940; puts $output_file ""
set line_num 16941; puts $output_file "     );"
set line_num 16942; puts $output_file "end component;"
set line_num 16943; puts $output_file "attribute syn_black_box of GT10_PCI_EXPRESS_2 : component is true;"
set line_num 16944; puts $output_file "attribute black_box_pad_pin of GT10_PCI_EXPRESS_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 16945; puts $output_file ""
set line_num 16946; puts $output_file "component GT10_PCI_EXPRESS_4"
set line_num 16947; puts $output_file "generic ("
set line_num 16948; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 16949; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 16950; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 16951; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 16952; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16953; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16954; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 16955; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 16956; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 16957; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 16958; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 16959; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 16960; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 16961; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 16962; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 16963; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 16964; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 16965; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 16966; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 16967; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 16968; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 16969; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 16970; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 16971; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 16972; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 16973; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 16974; puts $output_file ""
set line_num 16975; puts $output_file "  );"
set line_num 16976; puts $output_file ""
set line_num 16977; puts $output_file "port ("
set line_num 16978; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 16979; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 16980; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 16981; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 16982; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 16983; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 16984; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 16985; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 16986; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 16987; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 16988; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 16989; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 16990; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 16991; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 16992; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16993; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 16994; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 16995; puts $output_file "		TXN : out std_ulogic;"
set line_num 16996; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 16997; puts $output_file "		TXP : out std_ulogic;"
set line_num 16998; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 16999; puts $output_file ""
set line_num 17000; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 17001; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 17002; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 17003; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17004; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17005; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17006; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17007; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 17008; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 17009; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 17010; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 17011; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 17012; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 17013; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17014; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 17015; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17016; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 17017; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 17018; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 17019; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 17020; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17021; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 17022; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 17023; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 17024; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 17025; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17026; puts $output_file "		RXN : in std_ulogic;"
set line_num 17027; puts $output_file "		RXP : in std_ulogic;"
set line_num 17028; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17029; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17030; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 17031; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17032; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17033; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 17034; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 17035; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 17036; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 17037; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 17038; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17039; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 17040; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 17041; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 17042; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 17043; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17044; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 17045; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 17046; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 17047; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 17048; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 17049; puts $output_file ""
set line_num 17050; puts $output_file "     );"
set line_num 17051; puts $output_file "end component;"
set line_num 17052; puts $output_file "attribute syn_black_box of GT10_PCI_EXPRESS_4 : component is true;"
set line_num 17053; puts $output_file "attribute black_box_pad_pin of GT10_PCI_EXPRESS_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 17054; puts $output_file ""
set line_num 17055; puts $output_file "component GT10_XAUI_1"
set line_num 17056; puts $output_file ""
set line_num 17057; puts $output_file "generic ("
set line_num 17058; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 17059; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 17060; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 17061; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 17062; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17063; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17064; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 17065; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 17066; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 17067; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 17068; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 17069; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17070; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17071; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 17072; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 17073; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 17074; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 17075; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 17076; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 17077; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 17078; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 17079; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 17080; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 17081; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 17082; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 17083; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 17084; puts $output_file ""
set line_num 17085; puts $output_file "  );"
set line_num 17086; puts $output_file ""
set line_num 17087; puts $output_file ""
set line_num 17088; puts $output_file "port ("
set line_num 17089; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 17090; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 17091; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 17092; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 17093; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 17094; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 17095; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 17096; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 17097; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 17098; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 17099; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 17100; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 17101; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 17102; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 17103; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 17104; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 17105; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 17106; puts $output_file "		TXN : out std_ulogic;"
set line_num 17107; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 17108; puts $output_file "		TXP : out std_ulogic;"
set line_num 17109; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 17110; puts $output_file ""
set line_num 17111; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 17112; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 17113; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 17114; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17115; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17116; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17117; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17118; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 17119; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 17120; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 17121; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 17122; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 17123; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 17124; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17125; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 17126; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17127; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 17128; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 17129; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 17130; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 17131; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17132; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 17133; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 17134; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 17135; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 17136; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17137; puts $output_file "		RXN : in std_ulogic;"
set line_num 17138; puts $output_file "		RXP : in std_ulogic;"
set line_num 17139; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17140; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17141; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 17142; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17143; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17144; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 17145; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 17146; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 17147; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 17148; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 17149; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17150; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 17151; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 17152; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 17153; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 17154; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17155; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 17156; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 17157; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 17158; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 17159; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 17160; puts $output_file ""
set line_num 17161; puts $output_file "     );"
set line_num 17162; puts $output_file "end component;"
set line_num 17163; puts $output_file "attribute syn_black_box of GT10_XAUI_1 : component is true;"
set line_num 17164; puts $output_file "attribute black_box_pad_pin of GT10_XAUI_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 17165; puts $output_file ""
set line_num 17166; puts $output_file "component GT10_XAUI_2"
set line_num 17167; puts $output_file "generic ("
set line_num 17168; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 17169; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 17170; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 17171; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 17172; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17173; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17174; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 17175; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 17176; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 17177; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 17178; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 17179; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17180; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17181; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 17182; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 17183; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 17184; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 17185; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 17186; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 17187; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 17188; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 17189; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 17190; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 17191; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 17192; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 17193; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 17194; puts $output_file ""
set line_num 17195; puts $output_file "  );"
set line_num 17196; puts $output_file ""
set line_num 17197; puts $output_file "port ("
set line_num 17198; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 17199; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 17200; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 17201; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 17202; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 17203; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 17204; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 17205; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 17206; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 17207; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 17208; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 17209; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 17210; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 17211; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 17212; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 17213; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 17214; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 17215; puts $output_file "		TXN : out std_ulogic;"
set line_num 17216; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 17217; puts $output_file "		TXP : out std_ulogic;"
set line_num 17218; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 17219; puts $output_file ""
set line_num 17220; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 17221; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 17222; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 17223; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17224; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17225; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17226; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17227; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 17228; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 17229; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 17230; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 17231; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 17232; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 17233; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17234; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 17235; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17236; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 17237; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 17238; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 17239; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 17240; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17241; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 17242; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 17243; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 17244; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 17245; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17246; puts $output_file "		RXN : in std_ulogic;"
set line_num 17247; puts $output_file "		RXP : in std_ulogic;"
set line_num 17248; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17249; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17250; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 17251; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17252; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17253; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 17254; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 17255; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 17256; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 17257; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 17258; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17259; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 17260; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 17261; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 17262; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 17263; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17264; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 17265; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 17266; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 17267; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 17268; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 17269; puts $output_file ""
set line_num 17270; puts $output_file "     );"
set line_num 17271; puts $output_file "end component;"
set line_num 17272; puts $output_file "attribute syn_black_box of GT10_XAUI_2 : component is true;"
set line_num 17273; puts $output_file "attribute black_box_pad_pin of GT10_XAUI_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 17274; puts $output_file ""
set line_num 17275; puts $output_file "component GT10_XAUI_4"
set line_num 17276; puts $output_file "generic ("
set line_num 17277; puts $output_file "		ALIGN_COMMA_WORD : integer := 2;"
set line_num 17278; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 17279; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 17280; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 17281; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17282; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17283; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 17284; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 2;"
set line_num 17285; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 17286; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 17287; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 17288; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17289; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17290; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 17291; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 17292; puts $output_file "		CLK_COR_SEQ_LEN : integer := 2;"
set line_num 17293; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 17294; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 17295; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 17296; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 17297; puts $output_file "		PMA_PWR_CNTRL : bit_vector := \"11111111\";"
set line_num 17298; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 17299; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 17300; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 17301; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 17302; puts $output_file "		TX_BUFFER_USE : boolean := TRUE"
set line_num 17303; puts $output_file ""
set line_num 17304; puts $output_file "  );"
set line_num 17305; puts $output_file ""
set line_num 17306; puts $output_file "port ("
set line_num 17307; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 17308; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 17309; puts $output_file "		PMARXLOCK : out std_ulogic;"
set line_num 17310; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 17311; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 17312; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 17313; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 17314; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 17315; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 17316; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 17317; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 17318; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 17319; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 17320; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 17321; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 17322; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 17323; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 17324; puts $output_file "		TXN : out std_ulogic;"
set line_num 17325; puts $output_file "		TXOUTCLK : out std_ulogic;"
set line_num 17326; puts $output_file "		TXP : out std_ulogic;"
set line_num 17327; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 17328; puts $output_file ""
set line_num 17329; puts $output_file "		BREFCLKNIN : in std_ulogic;"
set line_num 17330; puts $output_file "		BREFCLKPIN : in std_ulogic;"
set line_num 17331; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 17332; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17333; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17334; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17335; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17336; puts $output_file "		PMAINIT : in std_ulogic;"
set line_num 17337; puts $output_file "		PMAREGADDR : in std_logic_vector(5 downto 0);"
set line_num 17338; puts $output_file "		PMAREGDATAIN : in std_logic_vector(7 downto 0);"
set line_num 17339; puts $output_file "		PMAREGRW : in std_ulogic;"
set line_num 17340; puts $output_file "		PMAREGSTROBE : in std_ulogic;"
set line_num 17341; puts $output_file "		PMARXLOCKSEL : in std_logic_vector(1 downto 0);"
set line_num 17342; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17343; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 17344; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17345; puts $output_file "		REFCLKBSEL : in std_ulogic;"
set line_num 17346; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 17347; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 17348; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 17349; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17350; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 17351; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 17352; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 17353; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 17354; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17355; puts $output_file "		RXN : in std_ulogic;"
set line_num 17356; puts $output_file "		RXP : in std_ulogic;"
set line_num 17357; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17358; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17359; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 17360; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17361; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17362; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 17363; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 17364; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 17365; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 17366; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 17367; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17368; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 17369; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 17370; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 17371; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 17372; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17373; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 17374; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 17375; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 17376; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 17377; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 17378; puts $output_file ""
set line_num 17379; puts $output_file "     );"
set line_num 17380; puts $output_file "end component;"
set line_num 17381; puts $output_file "attribute syn_black_box of GT10_XAUI_4 : component is true;"
set line_num 17382; puts $output_file "attribute black_box_pad_pin of GT10_XAUI_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 17383; puts $output_file ""
set line_num 17384; puts $output_file "component GT"
set line_num 17385; puts $output_file ""
set line_num 17386; puts $output_file "generic ("
set line_num 17387; puts $output_file "-- synopsys translate_off"
set line_num 17388; puts $output_file "        TimingChecksOn : boolean := TRUE;"
set line_num 17389; puts $output_file "        InstancePath   : string  := \"*\";"
set line_num 17390; puts $output_file "        Xon            : boolean := TRUE;"
set line_num 17391; puts $output_file "        MsgOn          : boolean := FALSE;"
set line_num 17392; puts $output_file "-- synopsys translate_on"
set line_num 17393; puts $output_file "		ALIGN_COMMA_MSB : boolean := FALSE;"
set line_num 17394; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 17395; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 17396; puts $output_file "		CHAN_BOND_OFFSET : integer := 8;"
set line_num 17397; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 17398; puts $output_file "		CHAN_BOND_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 17399; puts $output_file "		CHAN_BOND_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 17400; puts $output_file "		CHAN_BOND_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 17401; puts $output_file "		CHAN_BOND_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 17402; puts $output_file "		CHAN_BOND_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 17403; puts $output_file "		CHAN_BOND_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 17404; puts $output_file "		CHAN_BOND_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 17405; puts $output_file "		CHAN_BOND_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 17406; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 17407; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 1;"
set line_num 17408; puts $output_file "		CHAN_BOND_WAIT : integer := 8;"
set line_num 17409; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 17410; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 17411; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 17412; puts $output_file "		CLK_COR_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 17413; puts $output_file "		CLK_COR_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 17414; puts $output_file "		CLK_COR_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 17415; puts $output_file "		CLK_COR_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 17416; puts $output_file "		CLK_COR_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 17417; puts $output_file "		CLK_COR_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 17418; puts $output_file "		CLK_COR_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 17419; puts $output_file "		CLK_COR_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 17420; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 17421; puts $output_file "		CLK_COR_SEQ_LEN : integer := 1;"
set line_num 17422; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 17423; puts $output_file "		COMMA_10B_MASK : bit_vector := \"1111111000\";"
set line_num 17424; puts $output_file "		CRC_END_OF_PKT : string := \"K29_7\";"
set line_num 17425; puts $output_file "		CRC_FORMAT : string := \"USER_MODE\";"
set line_num 17426; puts $output_file "		CRC_START_OF_PKT : string := \"K27_7\";"
set line_num 17427; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 17428; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 17429; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 17430; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"1100000000\";"
set line_num 17431; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 17432; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0011111000\";"
set line_num 17433; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 17434; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 17435; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 17436; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 17437; puts $output_file "		RX_DATA_WIDTH : integer := 2;"
set line_num 17438; puts $output_file "		RX_DECODE_USE : boolean := TRUE;"
set line_num 17439; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 17440; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 17441; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 17442; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 17443; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 17444; puts $output_file "		TX_BUFFER_USE : boolean := TRUE;"
set line_num 17445; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 17446; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 17447; puts $output_file "		TX_DATA_WIDTH : integer := 2;"
set line_num 17448; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 17449; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 17450; puts $output_file ""
set line_num 17451; puts $output_file "  );"
set line_num 17452; puts $output_file ""
set line_num 17453; puts $output_file ""
set line_num 17454; puts $output_file "port ("
set line_num 17455; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 17456; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 17457; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 17458; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 17459; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 17460; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 17461; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 17462; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 17463; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 17464; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 17465; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 17466; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 17467; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 17468; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 17469; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 17470; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 17471; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 17472; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 17473; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 17474; puts $output_file "		TXN : out std_ulogic;"
set line_num 17475; puts $output_file "		TXP : out std_ulogic;"
set line_num 17476; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 17477; puts $output_file ""
set line_num 17478; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 17479; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 17480; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 17481; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 17482; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 17483; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17484; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17485; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17486; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17487; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17488; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 17489; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17490; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 17491; puts $output_file "		RXN : in std_ulogic;"
set line_num 17492; puts $output_file "		RXP : in std_ulogic;"
set line_num 17493; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17494; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17495; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17496; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17497; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 17498; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 17499; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 17500; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 17501; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 17502; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 17503; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 17504; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 17505; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 17506; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 17507; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 17508; puts $output_file ""
set line_num 17509; puts $output_file "     );"
set line_num 17510; puts $output_file "end component;"
set line_num 17511; puts $output_file "attribute syn_black_box of GT : component is true;"
set line_num 17512; puts $output_file "attribute black_box_pad_pin of GT : component is \"RXN,RXP,TXN,TXP\";"
set line_num 17513; puts $output_file ""
set line_num 17514; puts $output_file "component GT11"
set line_num 17515; puts $output_file "generic ("
set line_num 17516; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 17517; puts $output_file "		BANDGAPSEL : boolean := FALSE;"
set line_num 17518; puts $output_file "		CCCB_ARBITRATOR_DISABLE : boolean := FALSE;"
set line_num 17519; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 17520; puts $output_file "		CHAN_BOND_MODE : string := \"NONE\";"
set line_num 17521; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 17522; puts $output_file "		CHAN_BOND_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 17523; puts $output_file "		CHAN_BOND_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 17524; puts $output_file "		CHAN_BOND_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 17525; puts $output_file "		CHAN_BOND_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 17526; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17527; puts $output_file "		CHAN_BOND_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 17528; puts $output_file "		CHAN_BOND_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 17529; puts $output_file "		CHAN_BOND_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 17530; puts $output_file "		CHAN_BOND_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 17531; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17532; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 17533; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 1;"
set line_num 17534; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 17535; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 17536; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 17537; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 17538; puts $output_file "		CLK_COR_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 17539; puts $output_file "		CLK_COR_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 17540; puts $output_file "		CLK_COR_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 17541; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17542; puts $output_file "		CLK_COR_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 17543; puts $output_file "		CLK_COR_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 17544; puts $output_file "		CLK_COR_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 17545; puts $output_file "		CLK_COR_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 17546; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17547; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 17548; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 17549; puts $output_file "		CLK_COR_SEQ_LEN : integer := 1;"
set line_num 17550; puts $output_file "		COMMA32 : boolean := FALSE;"
set line_num 17551; puts $output_file "		COMMA_10B_MASK : bit_vector := X\"3FF\";"
set line_num 17552; puts $output_file "		CYCLE_LIMIT_SEL : bit_vector := \"00\";"
set line_num 17553; puts $output_file "		DCDR_FILTER : bit_vector := \"010\";"
set line_num 17554; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 17555; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 17556; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 17557; puts $output_file "		DIGRX_FWDCLK : bit_vector := \"00\";"
set line_num 17558; puts $output_file "		DIGRX_SYNC_MODE : boolean := FALSE;"
set line_num 17559; puts $output_file "		ENABLE_DCDR : boolean := FALSE;"
set line_num 17560; puts $output_file "		FDET_HYS_CAL : bit_vector := \"110\";"
set line_num 17561; puts $output_file "		FDET_HYS_SEL : bit_vector := \"110\";"
set line_num 17562; puts $output_file "		FDET_LCK_CAL : bit_vector := \"101\";"
set line_num 17563; puts $output_file "		FDET_LCK_SEL : bit_vector := \"101\";"
set line_num 17564; puts $output_file "		LOOPCAL_WAIT : bit_vector := \"00\";"
set line_num 17565; puts $output_file "		MCOMMA_32B_VALUE : bit_vector := X\"A1A1A2A2\";"
set line_num 17566; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 17567; puts $output_file "		OPPOSITE_SELECT : boolean := FALSE;"
set line_num 17568; puts $output_file "		PCOMMA_32B_VALUE : bit_vector := X\"A1A1A2A2\";"
set line_num 17569; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 17570; puts $output_file "		PCS_BIT_SLIP : boolean := FALSE;"
set line_num 17571; puts $output_file "		PMACLKENABLE : boolean := TRUE;"
set line_num 17572; puts $output_file "		PMACOREPWRENABLE : boolean := TRUE;"
set line_num 17573; puts $output_file "		PMA_BIT_SLIP : boolean := FALSE;"
set line_num 17574; puts $output_file "		POWER_ENABLE : boolean := TRUE;"
set line_num 17575; puts $output_file "		REPEATER : boolean := FALSE;"
set line_num 17576; puts $output_file "		RXAFEEQ : bit_vector := \"000000000\";"
set line_num 17577; puts $output_file "		RXASYNCDIVIDE : bit_vector := \"00\";"
set line_num 17578; puts $output_file "		RXBY_32 : boolean := TRUE;"
set line_num 17579; puts $output_file "		RXCDRLOS : bit_vector := \"000000\";"
set line_num 17580; puts $output_file "		RXCLK0_FORCE_PMACLK : boolean := FALSE;"
set line_num 17581; puts $output_file "		RXCLKMODE : bit_vector := \"110001\";"
set line_num 17582; puts $output_file "		RXCPSEL : boolean := TRUE;"
set line_num 17583; puts $output_file "		RXCRCCLOCKDOUBLE : boolean := FALSE;"
set line_num 17584; puts $output_file "		RXCRCENABLE : boolean := FALSE;"
set line_num 17585; puts $output_file "		RXCRCINITVAL : bit_vector := X\"00000000\";"
set line_num 17586; puts $output_file "		RXCRCINVERTGEN : boolean := FALSE;"
set line_num 17587; puts $output_file "		RXCRCSAMECLOCK : boolean := FALSE;"
set line_num 17588; puts $output_file "		RXCYCLE_LIMIT_SEL : bit_vector := \"00\";"
set line_num 17589; puts $output_file "		RXDATA_SEL : bit_vector := \"00\";"
set line_num 17590; puts $output_file "		RXDCCOUPLE : boolean := FALSE;"
set line_num 17591; puts $output_file "		RXDIGRESET : boolean := FALSE;"
set line_num 17592; puts $output_file "		RXDIGRX : boolean := FALSE;"
set line_num 17593; puts $output_file "		RXENABLE : boolean := TRUE;"
set line_num 17594; puts $output_file "		RXEQ : bit_vector := X\"4000000000000000\";"
set line_num 17595; puts $output_file "		RXFDCAL_CLOCK_DIVIDE : string := \"NONE\";"
set line_num 17596; puts $output_file "		RXFDET_HYS_CAL : bit_vector := \"110\";"
set line_num 17597; puts $output_file "		RXFDET_HYS_SEL : bit_vector := \"110\";"
set line_num 17598; puts $output_file "		RXFDET_LCK_CAL : bit_vector := \"101\";"
set line_num 17599; puts $output_file "		RXFDET_LCK_SEL : bit_vector := \"101\";"
set line_num 17600; puts $output_file "		RXLB : boolean := FALSE;"
set line_num 17601; puts $output_file "		RXLKADJ : bit_vector := \"00000\";"
set line_num 17602; puts $output_file "		RXLOOPCAL_WAIT : bit_vector := \"00\";"
set line_num 17603; puts $output_file "		RXLOOPFILT : bit_vector := \"0111\";"
set line_num 17604; puts $output_file "		RXOUTDIV2SEL_A : bit_vector := \"0000\";"
set line_num 17605; puts $output_file "		RXOUTDIV2SEL_B : bit_vector := \"0000\";"
set line_num 17606; puts $output_file "		RXPD : boolean := FALSE;"
set line_num 17607; puts $output_file "		RXPLLNDIVSEL : bit_vector := \"0000\";"
set line_num 17608; puts $output_file "		RXPMACLKSEL : string := \"REFCLK1\";"
set line_num 17609; puts $output_file "		RXRCPADJ : bit_vector := \"011\";"
set line_num 17610; puts $output_file "		RXRECCLK1_USE_SYNC : boolean := FALSE;"
set line_num 17611; puts $output_file "		RXSLOWDOWN_CAL : bit_vector := \"00\";"
set line_num 17612; puts $output_file "		RXTADJ : boolean := FALSE;"
set line_num 17613; puts $output_file "		RXUSRDIVISOR : integer := 1;"
set line_num 17614; puts $output_file "		RXVCODAC_INIT : bit_vector := \"1010110011\";"
set line_num 17615; puts $output_file "		RXVCO_CTRL_ENABLE : boolean := TRUE;"
set line_num 17616; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 17617; puts $output_file "		RX_CLOCK_DIVIDER : bit_vector := \"00\";"
set line_num 17618; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 17619; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 17620; puts $output_file "		SAMPLE_8X : boolean := FALSE;"
set line_num 17621; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 17622; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 17623; puts $output_file "		SLOWDOWN_CAL : bit_vector := \"00\";"
set line_num 17624; puts $output_file "		TXABPMACLKSEL : string := \"REFCLK1\";"
set line_num 17625; puts $output_file "		TXASYNCDIVIDE : bit_vector := \"00\";"
set line_num 17626; puts $output_file "		TXCLK0_FORCE_PMACLK : boolean := FALSE;"
set line_num 17627; puts $output_file "		TXCLKMODE : bit_vector := \"1001\";"
set line_num 17628; puts $output_file "		TXCPSEL : boolean := TRUE;"
set line_num 17629; puts $output_file "		TXCRCCLOCKDOUBLE : boolean := FALSE;"
set line_num 17630; puts $output_file "		TXCRCENABLE : boolean := FALSE;"
set line_num 17631; puts $output_file "		TXCRCINITVAL : bit_vector := X\"00000000\";"
set line_num 17632; puts $output_file "		TXCRCINVERTGEN : boolean := FALSE;"
set line_num 17633; puts $output_file "		TXCRCSAMECLOCK : boolean := FALSE;"
set line_num 17634; puts $output_file "		TXDATA_SEL : bit_vector := \"00\";"
set line_num 17635; puts $output_file "		TXDAT_PRDRV_DAC : bit_vector := \"111\";"
set line_num 17636; puts $output_file "		TXDAT_TAP_DAC : bit_vector := \"10110\";"
set line_num 17637; puts $output_file "		TXENABLE : boolean := TRUE;"
set line_num 17638; puts $output_file "		TXFDCAL_CLOCK_DIVIDE : string := \"NONE\";"
set line_num 17639; puts $output_file "		TXHIGHSIGNALEN : boolean := TRUE;"
set line_num 17640; puts $output_file "		TXLOOPFILT : bit_vector := \"0111\";"
set line_num 17641; puts $output_file "		TXOUTCLK1_USE_SYNC : boolean := FALSE;"
set line_num 17642; puts $output_file "		TXOUTDIV2SEL : bit_vector := \"0000\";"
set line_num 17643; puts $output_file "		TXPD : boolean := FALSE;"
set line_num 17644; puts $output_file "		TXPHASESEL : boolean := FALSE;"
set line_num 17645; puts $output_file "		TXPLLNDIVSEL : bit_vector := \"0000\";"
set line_num 17646; puts $output_file "		TXPOST_PRDRV_DAC : bit_vector := \"111\";"
set line_num 17647; puts $output_file "		TXPOST_TAP_DAC : bit_vector := \"01110\";"
set line_num 17648; puts $output_file "		TXPOST_TAP_PD : boolean := TRUE;"
set line_num 17649; puts $output_file "		TXPRE_PRDRV_DAC : bit_vector := \"111\";"
set line_num 17650; puts $output_file "		TXPRE_TAP_DAC : bit_vector := \"00000\";"
set line_num 17651; puts $output_file "		TXPRE_TAP_PD : boolean := TRUE;"
set line_num 17652; puts $output_file "		TXSLEWRATE : boolean := FALSE;"
set line_num 17653; puts $output_file "		TXTERMTRIM : bit_vector := \"1100\";"
set line_num 17654; puts $output_file "		TX_BUFFER_USE : boolean := TRUE;"
set line_num 17655; puts $output_file "		TX_CLOCK_DIVIDER : bit_vector := \"00\";"
set line_num 17656; puts $output_file "		VCODAC_INIT : bit_vector := \"1010110011\";"
set line_num 17657; puts $output_file "		VCO_CTRL_ENABLE : boolean := TRUE"
set line_num 17658; puts $output_file ""
set line_num 17659; puts $output_file "  );"
set line_num 17660; puts $output_file ""
set line_num 17661; puts $output_file "port ("
set line_num 17662; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 17663; puts $output_file "		DO : out std_logic_vector(15 downto 0);"
set line_num 17664; puts $output_file "		DRDY : out std_ulogic;"
set line_num 17665; puts $output_file "		RXBUFERR : out std_ulogic;"
set line_num 17666; puts $output_file "		RXCALFAIL : out std_ulogic;"
set line_num 17667; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 17668; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 17669; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 17670; puts $output_file "		RXCRCOUT : out std_logic_vector(31 downto 0);"
set line_num 17671; puts $output_file "		RXCYCLELIMIT : out std_ulogic;"
set line_num 17672; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 17673; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 17674; puts $output_file "		RXLOCK : out std_ulogic;"
set line_num 17675; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 17676; puts $output_file "		RXMCLK : out std_ulogic;"
set line_num 17677; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 17678; puts $output_file "		RXPCSHCLKOUT : out std_ulogic;"
set line_num 17679; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 17680; puts $output_file "		RXRECCLK1 : out std_ulogic;"
set line_num 17681; puts $output_file "		RXRECCLK2 : out std_ulogic;"
set line_num 17682; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 17683; puts $output_file "		RXSIGDET : out std_ulogic;"
set line_num 17684; puts $output_file "		RXSTATUS : out std_logic_vector(5 downto 0);"
set line_num 17685; puts $output_file "		TX1N : out std_ulogic;"
set line_num 17686; puts $output_file "		TX1P : out std_ulogic;"
set line_num 17687; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 17688; puts $output_file "		TXCALFAIL : out std_ulogic;"
set line_num 17689; puts $output_file "		TXCRCOUT : out std_logic_vector(31 downto 0);"
set line_num 17690; puts $output_file "		TXCYCLELIMIT : out std_ulogic;"
set line_num 17691; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 17692; puts $output_file "		TXLOCK : out std_ulogic;"
set line_num 17693; puts $output_file "		TXOUTCLK1 : out std_ulogic;"
set line_num 17694; puts $output_file "		TXOUTCLK2 : out std_ulogic;"
set line_num 17695; puts $output_file "		TXPCSHCLKOUT : out std_ulogic;"
set line_num 17696; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 17697; puts $output_file ""
set line_num 17698; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 17699; puts $output_file "		DADDR : in std_logic_vector(7 downto 0);"
set line_num 17700; puts $output_file "		DCLK : in std_ulogic;"
set line_num 17701; puts $output_file "		DEN : in std_ulogic;"
set line_num 17702; puts $output_file "		DI : in std_logic_vector(15 downto 0);"
set line_num 17703; puts $output_file "		DWE : in std_ulogic;"
set line_num 17704; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17705; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17706; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17707; puts $output_file "		GREFCLK : in std_ulogic;"
set line_num 17708; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17709; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17710; puts $output_file "		REFCLK1 : in std_ulogic;"
set line_num 17711; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17712; puts $output_file "		RX1N : in std_ulogic;"
set line_num 17713; puts $output_file "		RX1P : in std_ulogic;"
set line_num 17714; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 17715; puts $output_file "		RXCLKSTABLE : in std_ulogic;"
set line_num 17716; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 17717; puts $output_file "		RXCRCCLK : in std_ulogic;"
set line_num 17718; puts $output_file "		RXCRCDATAVALID : in std_ulogic;"
set line_num 17719; puts $output_file "		RXCRCDATAWIDTH : in std_logic_vector(2 downto 0);"
set line_num 17720; puts $output_file "		RXCRCIN : in std_logic_vector(63 downto 0);"
set line_num 17721; puts $output_file "		RXCRCINIT : in std_ulogic;"
set line_num 17722; puts $output_file "		RXCRCINTCLK : in std_ulogic;"
set line_num 17723; puts $output_file "		RXCRCPD : in std_ulogic;"
set line_num 17724; puts $output_file "		RXCRCRESET : in std_ulogic;"
set line_num 17725; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17726; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 17727; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 17728; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 17729; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 17730; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17731; puts $output_file "		RXPMARESET : in std_ulogic;"
set line_num 17732; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17733; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17734; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 17735; puts $output_file "		RXSYNC : in std_ulogic;"
set line_num 17736; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17737; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17738; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 17739; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 17740; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 17741; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 17742; puts $output_file "		TXCLKSTABLE : in std_ulogic;"
set line_num 17743; puts $output_file "		TXCRCCLK : in std_ulogic;"
set line_num 17744; puts $output_file "		TXCRCDATAVALID : in std_ulogic;"
set line_num 17745; puts $output_file "		TXCRCDATAWIDTH : in std_logic_vector(2 downto 0);"
set line_num 17746; puts $output_file "		TXCRCIN : in std_logic_vector(63 downto 0);"
set line_num 17747; puts $output_file "		TXCRCINIT : in std_ulogic;"
set line_num 17748; puts $output_file "		TXCRCINTCLK : in std_ulogic;"
set line_num 17749; puts $output_file "		TXCRCPD : in std_ulogic;"
set line_num 17750; puts $output_file "		TXCRCRESET : in std_ulogic;"
set line_num 17751; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 17752; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17753; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 17754; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 17755; puts $output_file "		TXENOOB : in std_ulogic;"
set line_num 17756; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 17757; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 17758; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17759; puts $output_file "		TXPMARESET : in std_ulogic;"
set line_num 17760; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 17761; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 17762; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 17763; puts $output_file "		TXSYNC : in std_ulogic;"
set line_num 17764; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 17765; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 17766; puts $output_file ""
set line_num 17767; puts $output_file "     );"
set line_num 17768; puts $output_file "end component;"
set line_num 17769; puts $output_file "attribute syn_black_box of GT11 : component is true;"
set line_num 17770; puts $output_file "attribute black_box_pad_pin of GT11 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 17771; puts $output_file ""
set line_num 17772; puts $output_file "component GT11_CUSTOM"
set line_num 17773; puts $output_file "generic ("
set line_num 17774; puts $output_file "		ALIGN_COMMA_WORD : integer := 1;"
set line_num 17775; puts $output_file "		BANDGAPSEL : boolean := FALSE;"
set line_num 17776; puts $output_file "		CCCB_ARBITRATOR_DISABLE : boolean := FALSE;"
set line_num 17777; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 17778; puts $output_file "		CHAN_BOND_MODE : string := \"NONE\";"
set line_num 17779; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 17780; puts $output_file "		CHAN_BOND_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 17781; puts $output_file "		CHAN_BOND_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 17782; puts $output_file "		CHAN_BOND_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 17783; puts $output_file "		CHAN_BOND_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 17784; puts $output_file "		CHAN_BOND_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17785; puts $output_file "		CHAN_BOND_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 17786; puts $output_file "		CHAN_BOND_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 17787; puts $output_file "		CHAN_BOND_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 17788; puts $output_file "		CHAN_BOND_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 17789; puts $output_file "		CHAN_BOND_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17790; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 17791; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 1;"
set line_num 17792; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 17793; puts $output_file "		CLK_COR_8B10B_DE : boolean := FALSE;"
set line_num 17794; puts $output_file "		CLK_COR_MAX_LAT : integer := 36;"
set line_num 17795; puts $output_file "		CLK_COR_MIN_LAT : integer := 28;"
set line_num 17796; puts $output_file "		CLK_COR_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 17797; puts $output_file "		CLK_COR_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 17798; puts $output_file "		CLK_COR_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 17799; puts $output_file "		CLK_COR_SEQ_1_MASK : bit_vector := \"0000\";"
set line_num 17800; puts $output_file "		CLK_COR_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 17801; puts $output_file "		CLK_COR_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 17802; puts $output_file "		CLK_COR_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 17803; puts $output_file "		CLK_COR_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 17804; puts $output_file "		CLK_COR_SEQ_2_MASK : bit_vector := \"0000\";"
set line_num 17805; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 17806; puts $output_file "		CLK_COR_SEQ_DROP : boolean := FALSE;"
set line_num 17807; puts $output_file "		CLK_COR_SEQ_LEN : integer := 1;"
set line_num 17808; puts $output_file "		COMMA32 : boolean := FALSE;"
set line_num 17809; puts $output_file "		COMMA_10B_MASK : bit_vector := X\"3FF\";"
set line_num 17810; puts $output_file "		CYCLE_LIMIT_SEL : bit_vector := \"00\";"
set line_num 17811; puts $output_file "		DCDR_FILTER : bit_vector := \"010\";"
set line_num 17812; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 17813; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 17814; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 17815; puts $output_file "		DIGRX_FWDCLK : bit_vector := \"00\";"
set line_num 17816; puts $output_file "		DIGRX_SYNC_MODE : boolean := FALSE;"
set line_num 17817; puts $output_file "		ENABLE_DCDR : boolean := FALSE;"
set line_num 17818; puts $output_file "		FDET_HYS_CAL : bit_vector := \"110\";"
set line_num 17819; puts $output_file "		FDET_HYS_SEL : bit_vector := \"110\";"
set line_num 17820; puts $output_file "		FDET_LCK_CAL : bit_vector := \"101\";"
set line_num 17821; puts $output_file "		FDET_LCK_SEL : bit_vector := \"101\";"
set line_num 17822; puts $output_file "		LOOPCAL_WAIT : bit_vector := \"00\";"
set line_num 17823; puts $output_file "		MCOMMA_32B_VALUE : bit_vector := X\"A1A1A2A2\";"
set line_num 17824; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 17825; puts $output_file "		OPPOSITE_SELECT : boolean := FALSE;"
set line_num 17826; puts $output_file "		PCOMMA_32B_VALUE : bit_vector := X\"A1A1A2A2\";"
set line_num 17827; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 17828; puts $output_file "		PCS_BIT_SLIP : boolean := FALSE;"
set line_num 17829; puts $output_file "		PMACLKENABLE : boolean := TRUE;"
set line_num 17830; puts $output_file "		PMACOREPWRENABLE : boolean := TRUE;"
set line_num 17831; puts $output_file "		PMA_BIT_SLIP : boolean := FALSE;"
set line_num 17832; puts $output_file "		POWER_ENABLE : boolean := TRUE;"
set line_num 17833; puts $output_file "		REPEATER : boolean := FALSE;"
set line_num 17834; puts $output_file "		RXAFEEQ : bit_vector := \"000000000\";"
set line_num 17835; puts $output_file "		RXASYNCDIVIDE : bit_vector := \"00\";"
set line_num 17836; puts $output_file "		RXBY_32 : boolean := TRUE;"
set line_num 17837; puts $output_file "		RXCDRLOS : bit_vector := \"000000\";"
set line_num 17838; puts $output_file "		RXCLK0_FORCE_PMACLK : boolean := FALSE;"
set line_num 17839; puts $output_file "		RXCLKMODE : bit_vector := \"110001\";"
set line_num 17840; puts $output_file "		RXCPSEL : boolean := TRUE;"
set line_num 17841; puts $output_file "		RXCRCCLOCKDOUBLE : boolean := FALSE;"
set line_num 17842; puts $output_file "		RXCRCENABLE : boolean := FALSE;"
set line_num 17843; puts $output_file "		RXCRCINITVAL : bit_vector := X\"00000000\";"
set line_num 17844; puts $output_file "		RXCRCINVERTGEN : boolean := FALSE;"
set line_num 17845; puts $output_file "		RXCRCSAMECLOCK : boolean := FALSE;"
set line_num 17846; puts $output_file "		RXCYCLE_LIMIT_SEL : bit_vector := \"00\";"
set line_num 17847; puts $output_file "		RXDATA_SEL : bit_vector := \"00\";"
set line_num 17848; puts $output_file "		RXDCCOUPLE : boolean := FALSE;"
set line_num 17849; puts $output_file "		RXDIGRESET : boolean := FALSE;"
set line_num 17850; puts $output_file "		RXDIGRX : boolean := FALSE;"
set line_num 17851; puts $output_file "		RXENABLE : boolean := TRUE;"
set line_num 17852; puts $output_file "		RXEQ : bit_vector := X\"4000000000000000\";"
set line_num 17853; puts $output_file "		RXFDCAL_CLOCK_DIVIDE : string := \"NONE\";"
set line_num 17854; puts $output_file "		RXFDET_HYS_CAL : bit_vector := \"110\";"
set line_num 17855; puts $output_file "		RXFDET_HYS_SEL : bit_vector := \"110\";"
set line_num 17856; puts $output_file "		RXFDET_LCK_CAL : bit_vector := \"101\";"
set line_num 17857; puts $output_file "		RXFDET_LCK_SEL : bit_vector := \"101\";"
set line_num 17858; puts $output_file "		RXLB : boolean := FALSE;"
set line_num 17859; puts $output_file "		RXLKADJ : bit_vector := \"00000\";"
set line_num 17860; puts $output_file "		RXLOOPCAL_WAIT : bit_vector := \"00\";"
set line_num 17861; puts $output_file "		RXLOOPFILT : bit_vector := \"0111\";"
set line_num 17862; puts $output_file "		RXOUTDIV2SEL_A : bit_vector := \"0000\";"
set line_num 17863; puts $output_file "		RXOUTDIV2SEL_B : bit_vector := \"0000\";"
set line_num 17864; puts $output_file "		RXPD : boolean := FALSE;"
set line_num 17865; puts $output_file "		RXPLLNDIVSEL : bit_vector := \"0000\";"
set line_num 17866; puts $output_file "		RXPMACLKSEL : string := \"REFCLK1\";"
set line_num 17867; puts $output_file "		RXRCPADJ : bit_vector := \"011\";"
set line_num 17868; puts $output_file "		RXRECCLK1_USE_SYNC : boolean := FALSE;"
set line_num 17869; puts $output_file "		RXSLOWDOWN_CAL : bit_vector := \"00\";"
set line_num 17870; puts $output_file "		RXTADJ : boolean := FALSE;"
set line_num 17871; puts $output_file "		RXUSRDIVISOR : integer := 1;"
set line_num 17872; puts $output_file "		RXVCODAC_INIT : bit_vector := \"1010110011\";"
set line_num 17873; puts $output_file "		RXVCO_CTRL_ENABLE : boolean := TRUE;"
set line_num 17874; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 17875; puts $output_file "		RX_CLOCK_DIVIDER : bit_vector := \"00\";"
set line_num 17876; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 17877; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 17878; puts $output_file "		SAMPLE_8X : boolean := FALSE;"
set line_num 17879; puts $output_file "		SH_CNT_MAX : integer := 64;"
set line_num 17880; puts $output_file "		SH_INVALID_CNT_MAX : integer := 16;"
set line_num 17881; puts $output_file "		SLOWDOWN_CAL : bit_vector := \"00\";"
set line_num 17882; puts $output_file "		TXABPMACLKSEL : string := \"REFCLK1\";"
set line_num 17883; puts $output_file "		TXASYNCDIVIDE : bit_vector := \"00\";"
set line_num 17884; puts $output_file "		TXCLK0_FORCE_PMACLK : boolean := FALSE;"
set line_num 17885; puts $output_file "		TXCLKMODE : bit_vector := \"1001\";"
set line_num 17886; puts $output_file "		TXCPSEL : boolean := TRUE;"
set line_num 17887; puts $output_file "		TXCRCCLOCKDOUBLE : boolean := FALSE;"
set line_num 17888; puts $output_file "		TXCRCENABLE : boolean := FALSE;"
set line_num 17889; puts $output_file "		TXCRCINITVAL : bit_vector := X\"00000000\";"
set line_num 17890; puts $output_file "		TXCRCINVERTGEN : boolean := FALSE;"
set line_num 17891; puts $output_file "		TXCRCSAMECLOCK : boolean := FALSE;"
set line_num 17892; puts $output_file "		TXDATA_SEL : bit_vector := \"00\";"
set line_num 17893; puts $output_file "		TXDAT_PRDRV_DAC : bit_vector := \"111\";"
set line_num 17894; puts $output_file "		TXDAT_TAP_DAC : bit_vector := \"10110\";"
set line_num 17895; puts $output_file "		TXENABLE : boolean := TRUE;"
set line_num 17896; puts $output_file "		TXFDCAL_CLOCK_DIVIDE : string := \"NONE\";"
set line_num 17897; puts $output_file "		TXHIGHSIGNALEN : boolean := TRUE;"
set line_num 17898; puts $output_file "		TXLOOPFILT : bit_vector := \"0111\";"
set line_num 17899; puts $output_file "		TXOUTCLK1_USE_SYNC : boolean := FALSE;"
set line_num 17900; puts $output_file "		TXOUTDIV2SEL : bit_vector := \"0000\";"
set line_num 17901; puts $output_file "		TXPD : boolean := FALSE;"
set line_num 17902; puts $output_file "		TXPHASESEL : boolean := FALSE;"
set line_num 17903; puts $output_file "		TXPLLNDIVSEL : bit_vector := \"0000\";"
set line_num 17904; puts $output_file "		TXPOST_PRDRV_DAC : bit_vector := \"111\";"
set line_num 17905; puts $output_file "		TXPOST_TAP_DAC : bit_vector := \"01110\";"
set line_num 17906; puts $output_file "		TXPOST_TAP_PD : boolean := TRUE;"
set line_num 17907; puts $output_file "		TXPRE_PRDRV_DAC : bit_vector := \"111\";"
set line_num 17908; puts $output_file "		TXPRE_TAP_DAC : bit_vector := \"00000\";"
set line_num 17909; puts $output_file "		TXPRE_TAP_PD : boolean := TRUE;"
set line_num 17910; puts $output_file "		TXSLEWRATE : boolean := FALSE;"
set line_num 17911; puts $output_file "		TXTERMTRIM : bit_vector := \"1100\";"
set line_num 17912; puts $output_file "		TX_BUFFER_USE : boolean := TRUE;"
set line_num 17913; puts $output_file "		TX_CLOCK_DIVIDER : bit_vector := \"00\";"
set line_num 17914; puts $output_file "		VCODAC_INIT : bit_vector := \"1010110011\";"
set line_num 17915; puts $output_file "		VCO_CTRL_ENABLE : boolean := TRUE"
set line_num 17916; puts $output_file ""
set line_num 17917; puts $output_file ""
set line_num 17918; puts $output_file "  );"
set line_num 17919; puts $output_file ""
set line_num 17920; puts $output_file "port ("
set line_num 17921; puts $output_file "		CHBONDO : out std_logic_vector(4 downto 0);"
set line_num 17922; puts $output_file "		DO : out std_logic_vector(15 downto 0);"
set line_num 17923; puts $output_file "		DRDY : out std_ulogic;"
set line_num 17924; puts $output_file "		RXBUFERR : out std_ulogic;"
set line_num 17925; puts $output_file "		RXCALFAIL : out std_ulogic;"
set line_num 17926; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(7 downto 0);"
set line_num 17927; puts $output_file "		RXCHARISK : out std_logic_vector(7 downto 0);"
set line_num 17928; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 17929; puts $output_file "		RXCRCOUT : out std_logic_vector(31 downto 0);"
set line_num 17930; puts $output_file "		RXCYCLELIMIT : out std_ulogic;"
set line_num 17931; puts $output_file "		RXDATA : out std_logic_vector(63 downto 0);"
set line_num 17932; puts $output_file "		RXDISPERR : out std_logic_vector(7 downto 0);"
set line_num 17933; puts $output_file "		RXLOCK : out std_ulogic;"
set line_num 17934; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 17935; puts $output_file "		RXMCLK : out std_ulogic;"
set line_num 17936; puts $output_file "		RXNOTINTABLE : out std_logic_vector(7 downto 0);"
set line_num 17937; puts $output_file "		RXPCSHCLKOUT : out std_ulogic;"
set line_num 17938; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 17939; puts $output_file "		RXRECCLK1 : out std_ulogic;"
set line_num 17940; puts $output_file "		RXRECCLK2 : out std_ulogic;"
set line_num 17941; puts $output_file "		RXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 17942; puts $output_file "		RXSIGDET : out std_ulogic;"
set line_num 17943; puts $output_file "		RXSTATUS : out std_logic_vector(5 downto 0);"
set line_num 17944; puts $output_file "		TX1N : out std_ulogic;"
set line_num 17945; puts $output_file "		TX1P : out std_ulogic;"
set line_num 17946; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 17947; puts $output_file "		TXCALFAIL : out std_ulogic;"
set line_num 17948; puts $output_file "		TXCRCOUT : out std_logic_vector(31 downto 0);"
set line_num 17949; puts $output_file "		TXCYCLELIMIT : out std_ulogic;"
set line_num 17950; puts $output_file "		TXKERR : out std_logic_vector(7 downto 0);"
set line_num 17951; puts $output_file "		TXLOCK : out std_ulogic;"
set line_num 17952; puts $output_file "		TXOUTCLK1 : out std_ulogic;"
set line_num 17953; puts $output_file "		TXOUTCLK2 : out std_ulogic;"
set line_num 17954; puts $output_file "		TXPCSHCLKOUT : out std_ulogic;"
set line_num 17955; puts $output_file "		TXRUNDISP : out std_logic_vector(7 downto 0);"
set line_num 17956; puts $output_file ""
set line_num 17957; puts $output_file "		CHBONDI : in std_logic_vector(4 downto 0);"
set line_num 17958; puts $output_file "		DADDR : in std_logic_vector(7 downto 0);"
set line_num 17959; puts $output_file "		DCLK : in std_ulogic;"
set line_num 17960; puts $output_file "		DEN : in std_ulogic;"
set line_num 17961; puts $output_file "		DI : in std_logic_vector(15 downto 0);"
set line_num 17962; puts $output_file "		DWE : in std_ulogic;"
set line_num 17963; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 17964; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 17965; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 17966; puts $output_file "		GREFCLK : in std_ulogic;"
set line_num 17967; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 17968; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 17969; puts $output_file "		REFCLK1 : in std_ulogic;"
set line_num 17970; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 17971; puts $output_file "		RX1N : in std_ulogic;"
set line_num 17972; puts $output_file "		RX1P : in std_ulogic;"
set line_num 17973; puts $output_file "		RXBLOCKSYNC64B66BUSE : in std_ulogic;"
set line_num 17974; puts $output_file "		RXCLKSTABLE : in std_ulogic;"
set line_num 17975; puts $output_file "		RXCOMMADETUSE : in std_ulogic;"
set line_num 17976; puts $output_file "		RXCRCCLK : in std_ulogic;"
set line_num 17977; puts $output_file "		RXCRCDATAVALID : in std_ulogic;"
set line_num 17978; puts $output_file "		RXCRCDATAWIDTH : in std_logic_vector(2 downto 0);"
set line_num 17979; puts $output_file "		RXCRCIN : in std_logic_vector(63 downto 0);"
set line_num 17980; puts $output_file "		RXCRCINIT : in std_ulogic;"
set line_num 17981; puts $output_file "		RXCRCINTCLK : in std_ulogic;"
set line_num 17982; puts $output_file "		RXCRCPD : in std_ulogic;"
set line_num 17983; puts $output_file "		RXCRCRESET : in std_ulogic;"
set line_num 17984; puts $output_file "		RXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17985; puts $output_file "		RXDEC64B66BUSE : in std_ulogic;"
set line_num 17986; puts $output_file "		RXDEC8B10BUSE : in std_ulogic;"
set line_num 17987; puts $output_file "		RXDESCRAM64B66BUSE : in std_ulogic;"
set line_num 17988; puts $output_file "		RXIGNOREBTF : in std_ulogic;"
set line_num 17989; puts $output_file "		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 17990; puts $output_file "		RXPMARESET : in std_ulogic;"
set line_num 17991; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 17992; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 17993; puts $output_file "		RXSLIDE : in std_ulogic;"
set line_num 17994; puts $output_file "		RXSYNC : in std_ulogic;"
set line_num 17995; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 17996; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 17997; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(7 downto 0);"
set line_num 17998; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(7 downto 0);"
set line_num 17999; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(7 downto 0);"
set line_num 18000; puts $output_file "		TXCHARISK : in std_logic_vector(7 downto 0);"
set line_num 18001; puts $output_file "		TXCLKSTABLE : in std_ulogic;"
set line_num 18002; puts $output_file "		TXCRCCLK : in std_ulogic;"
set line_num 18003; puts $output_file "		TXCRCDATAVALID : in std_ulogic;"
set line_num 18004; puts $output_file "		TXCRCDATAWIDTH : in std_logic_vector(2 downto 0);"
set line_num 18005; puts $output_file "		TXCRCIN : in std_logic_vector(63 downto 0);"
set line_num 18006; puts $output_file "		TXCRCINIT : in std_ulogic;"
set line_num 18007; puts $output_file "		TXCRCINTCLK : in std_ulogic;"
set line_num 18008; puts $output_file "		TXCRCPD : in std_ulogic;"
set line_num 18009; puts $output_file "		TXCRCRESET : in std_ulogic;"
set line_num 18010; puts $output_file "		TXDATA : in std_logic_vector(63 downto 0);"
set line_num 18011; puts $output_file "		TXDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 18012; puts $output_file "		TXENC64B66BUSE : in std_ulogic;"
set line_num 18013; puts $output_file "		TXENC8B10BUSE : in std_ulogic;"
set line_num 18014; puts $output_file "		TXENOOB : in std_ulogic;"
set line_num 18015; puts $output_file "		TXGEARBOX64B66BUSE : in std_ulogic;"
set line_num 18016; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18017; puts $output_file "		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);"
set line_num 18018; puts $output_file "		TXPMARESET : in std_ulogic;"
set line_num 18019; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18020; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18021; puts $output_file "		TXSCRAM64B66BUSE : in std_ulogic;"
set line_num 18022; puts $output_file "		TXSYNC : in std_ulogic;"
set line_num 18023; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18024; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18025; puts $output_file "     );"
set line_num 18026; puts $output_file "end component;"
set line_num 18027; puts $output_file "attribute syn_black_box of GT11_CUSTOM : component is true;"
set line_num 18028; puts $output_file "attribute black_box_pad_pin of GT11_CUSTOM : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18029; puts $output_file ""
set line_num 18030; puts $output_file "component GT11CLK"
set line_num 18031; puts $output_file "-- synopsys translate_off"
set line_num 18032; puts $output_file "generic ("
set line_num 18033; puts $output_file "		REFCLKSEL : string := \"MGTCLK\";"
set line_num 18034; puts $output_file "		SYNCLK1OUTEN : string := \"ENABLE\";"
set line_num 18035; puts $output_file "		SYNCLK2OUTEN : string := \"DISABLE\""
set line_num 18036; puts $output_file ""
set line_num 18037; puts $output_file "  );"
set line_num 18038; puts $output_file ""
set line_num 18039; puts $output_file "-- synopsys translate_on"
set line_num 18040; puts $output_file "port ("
set line_num 18041; puts $output_file "		SYNCLK1OUT : out std_ulogic;"
set line_num 18042; puts $output_file "		SYNCLK2OUT : out std_ulogic;"
set line_num 18043; puts $output_file ""
set line_num 18044; puts $output_file "		MGTCLKN : in std_ulogic;"
set line_num 18045; puts $output_file "		MGTCLKP : in std_ulogic;"
set line_num 18046; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18047; puts $output_file "		RXBCLK : in std_ulogic;"
set line_num 18048; puts $output_file "		SYNCLK1IN : in std_ulogic;"
set line_num 18049; puts $output_file "		SYNCLK2IN : in std_ulogic"
set line_num 18050; puts $output_file ""
set line_num 18051; puts $output_file "     );"
set line_num 18052; puts $output_file "end component;"
set line_num 18053; puts $output_file "attribute syn_black_box of GT11CLK : component is true;"
set line_num 18054; puts $output_file "attribute black_box_pad_pin of GT11CLK : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18055; puts $output_file ""
set line_num 18056; puts $output_file "component GT11CLK_MGT"
set line_num 18057; puts $output_file "generic ("
set line_num 18058; puts $output_file "    SYNCLK1OUTEN : string := \"ENABLE\";"
set line_num 18059; puts $output_file "    SYNCLK2OUTEN : string := \"DISABLE\""
set line_num 18060; puts $output_file ""
set line_num 18061; puts $output_file "  );"
set line_num 18062; puts $output_file ""
set line_num 18063; puts $output_file "port ("
set line_num 18064; puts $output_file "		SYNCLK1OUT : out std_ulogic;"
set line_num 18065; puts $output_file "		SYNCLK2OUT : out std_ulogic;"
set line_num 18066; puts $output_file ""
set line_num 18067; puts $output_file "		MGTCLKN : in std_ulogic;"
set line_num 18068; puts $output_file "		MGTCLKP : in std_ulogic"
set line_num 18069; puts $output_file ""
set line_num 18070; puts $output_file "     );"
set line_num 18071; puts $output_file "end component;"
set line_num 18072; puts $output_file "attribute syn_black_box of GT11CLK_MGT : component is true;"
set line_num 18073; puts $output_file "attribute black_box_pad_pin of GT11CLK_MGT : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18074; puts $output_file ""
set line_num 18075; puts $output_file "component GT_AURORA_1"
set line_num 18076; puts $output_file "generic ("
set line_num 18077; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 18078; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 18079; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18080; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18081; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18082; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18083; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18084; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18085; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18086; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18087; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18088; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18089; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18090; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18091; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18092; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18093; puts $output_file ""
set line_num 18094; puts $output_file "  );"
set line_num 18095; puts $output_file ""
set line_num 18096; puts $output_file "port ("
set line_num 18097; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 18098; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 18099; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18100; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18101; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 18102; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 18103; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18104; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18105; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18106; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18107; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 18108; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 18109; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18110; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 18111; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18112; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18113; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18114; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18115; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 18116; puts $output_file "		TXN : out std_ulogic;"
set line_num 18117; puts $output_file "		TXP : out std_ulogic;"
set line_num 18118; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18119; puts $output_file ""
set line_num 18120; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18121; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18122; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 18123; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18124; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18125; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 18126; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18127; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18128; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18129; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18130; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18131; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18132; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18133; puts $output_file "		RXN : in std_ulogic;"
set line_num 18134; puts $output_file "		RXP : in std_ulogic;"
set line_num 18135; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18136; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18137; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18138; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18139; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 18140; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 18141; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 18142; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 18143; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 18144; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18145; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18146; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18147; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18148; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18149; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18150; puts $output_file ""
set line_num 18151; puts $output_file "     );"
set line_num 18152; puts $output_file "end component;"
set line_num 18153; puts $output_file "attribute syn_black_box of GT_AURORA_1 : component is true;"
set line_num 18154; puts $output_file "attribute black_box_pad_pin of GT_AURORA_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18155; puts $output_file ""
set line_num 18156; puts $output_file "component GT_AURORA_2"
set line_num 18157; puts $output_file "generic ("
set line_num 18158; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 18159; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 18160; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18161; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18162; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18163; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18164; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18165; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18166; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18167; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18168; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18169; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18170; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18171; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18172; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18173; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18174; puts $output_file ""
set line_num 18175; puts $output_file "  );"
set line_num 18176; puts $output_file ""
set line_num 18177; puts $output_file "port ("
set line_num 18178; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 18179; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 18180; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18181; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18182; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 18183; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 18184; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18185; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18186; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18187; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18188; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 18189; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 18190; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18191; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 18192; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18193; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18194; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 18195; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18196; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 18197; puts $output_file "		TXN : out std_ulogic;"
set line_num 18198; puts $output_file "		TXP : out std_ulogic;"
set line_num 18199; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 18200; puts $output_file ""
set line_num 18201; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18202; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18203; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 18204; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18205; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18206; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 18207; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18208; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18209; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18210; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18211; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18212; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18213; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18214; puts $output_file "		RXN : in std_ulogic;"
set line_num 18215; puts $output_file "		RXP : in std_ulogic;"
set line_num 18216; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18217; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18218; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18219; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18220; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 18221; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 18222; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 18223; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 18224; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 18225; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18226; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18227; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18228; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18229; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18230; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18231; puts $output_file ""
set line_num 18232; puts $output_file "     );"
set line_num 18233; puts $output_file "end component;"
set line_num 18234; puts $output_file "attribute syn_black_box of GT_AURORA_2 : component is true;"
set line_num 18235; puts $output_file "attribute black_box_pad_pin of GT_AURORA_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18236; puts $output_file ""
set line_num 18237; puts $output_file "component GT_AURORA_4"
set line_num 18238; puts $output_file "generic ("
set line_num 18239; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 18240; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 18241; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18242; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18243; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18244; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18245; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18246; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18247; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18248; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18249; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18250; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18251; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18252; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18253; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18254; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18255; puts $output_file ""
set line_num 18256; puts $output_file "  );"
set line_num 18257; puts $output_file ""
set line_num 18258; puts $output_file "port ("
set line_num 18259; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 18260; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 18261; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18262; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18263; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 18264; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 18265; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18266; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18267; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18268; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18269; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 18270; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 18271; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18272; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 18273; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18274; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18275; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18276; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18277; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 18278; puts $output_file "		TXN : out std_ulogic;"
set line_num 18279; puts $output_file "		TXP : out std_ulogic;"
set line_num 18280; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18281; puts $output_file ""
set line_num 18282; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18283; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18284; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 18285; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18286; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18287; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 18288; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18289; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18290; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18291; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18292; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18293; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18294; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18295; puts $output_file "		RXN : in std_ulogic;"
set line_num 18296; puts $output_file "		RXP : in std_ulogic;"
set line_num 18297; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18298; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18299; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18300; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18301; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 18302; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 18303; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 18304; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 18305; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 18306; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18307; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18308; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18309; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18310; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18311; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18312; puts $output_file ""
set line_num 18313; puts $output_file "     );"
set line_num 18314; puts $output_file "end component;"
set line_num 18315; puts $output_file "attribute syn_black_box of GT_AURORA_4 : component is true;"
set line_num 18316; puts $output_file "attribute black_box_pad_pin of GT_AURORA_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18317; puts $output_file ""
set line_num 18318; puts $output_file "component GT_CUSTOM"
set line_num 18319; puts $output_file "generic ("
set line_num 18320; puts $output_file "		ALIGN_COMMA_MSB : boolean := FALSE;"
set line_num 18321; puts $output_file "		CHAN_BOND_LIMIT : integer := 16;"
set line_num 18322; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 18323; puts $output_file "		CHAN_BOND_OFFSET : integer := 8;"
set line_num 18324; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 18325; puts $output_file "		CHAN_BOND_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 18326; puts $output_file "		CHAN_BOND_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 18327; puts $output_file "		CHAN_BOND_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 18328; puts $output_file "		CHAN_BOND_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 18329; puts $output_file "		CHAN_BOND_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 18330; puts $output_file "		CHAN_BOND_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 18331; puts $output_file "		CHAN_BOND_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 18332; puts $output_file "		CHAN_BOND_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 18333; puts $output_file "		CHAN_BOND_SEQ_2_USE : boolean := FALSE;"
set line_num 18334; puts $output_file "		CHAN_BOND_SEQ_LEN : integer := 1;"
set line_num 18335; puts $output_file "		CHAN_BOND_WAIT : integer := 8;"
set line_num 18336; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18337; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18338; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18339; puts $output_file "		CLK_COR_SEQ_1_1 : bit_vector := \"00000000000\";"
set line_num 18340; puts $output_file "		CLK_COR_SEQ_1_2 : bit_vector := \"00000000000\";"
set line_num 18341; puts $output_file "		CLK_COR_SEQ_1_3 : bit_vector := \"00000000000\";"
set line_num 18342; puts $output_file "		CLK_COR_SEQ_1_4 : bit_vector := \"00000000000\";"
set line_num 18343; puts $output_file "		CLK_COR_SEQ_2_1 : bit_vector := \"00000000000\";"
set line_num 18344; puts $output_file "		CLK_COR_SEQ_2_2 : bit_vector := \"00000000000\";"
set line_num 18345; puts $output_file "		CLK_COR_SEQ_2_3 : bit_vector := \"00000000000\";"
set line_num 18346; puts $output_file "		CLK_COR_SEQ_2_4 : bit_vector := \"00000000000\";"
set line_num 18347; puts $output_file "		CLK_COR_SEQ_2_USE : boolean := FALSE;"
set line_num 18348; puts $output_file "		CLK_COR_SEQ_LEN : integer := 1;"
set line_num 18349; puts $output_file "		CLK_CORRECT_USE : boolean := TRUE;"
set line_num 18350; puts $output_file "		COMMA_10B_MASK : bit_vector := \"1111111000\";"
set line_num 18351; puts $output_file "		CRC_END_OF_PKT : string := \"K29_7\";"
set line_num 18352; puts $output_file "		CRC_FORMAT : string := \"USER_MODE\";"
set line_num 18353; puts $output_file "		CRC_START_OF_PKT : string := \"K27_7\";"
set line_num 18354; puts $output_file "		DEC_MCOMMA_DETECT : boolean := TRUE;"
set line_num 18355; puts $output_file "		DEC_PCOMMA_DETECT : boolean := TRUE;"
set line_num 18356; puts $output_file "		DEC_VALID_COMMA_ONLY : boolean := TRUE;"
set line_num 18357; puts $output_file "		MCOMMA_10B_VALUE : bit_vector := \"1100000000\";"
set line_num 18358; puts $output_file "		MCOMMA_DETECT : boolean := TRUE;"
set line_num 18359; puts $output_file "		PCOMMA_10B_VALUE : bit_vector := \"0011111000\";"
set line_num 18360; puts $output_file "		PCOMMA_DETECT : boolean := TRUE;"
set line_num 18361; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18362; puts $output_file "		RX_BUFFER_USE : boolean := TRUE;"
set line_num 18363; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18364; puts $output_file "		RX_DATA_WIDTH : integer := 2;"
set line_num 18365; puts $output_file "		RX_DECODE_USE : boolean := TRUE;"
set line_num 18366; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18367; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18368; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18369; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18370; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18371; puts $output_file "		TX_BUFFER_USE : boolean := TRUE;"
set line_num 18372; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18373; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18374; puts $output_file "		TX_DATA_WIDTH : integer := 2;"
set line_num 18375; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18376; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18377; puts $output_file ""
set line_num 18378; puts $output_file "  );"
set line_num 18379; puts $output_file ""
set line_num 18380; puts $output_file "port ("
set line_num 18381; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 18382; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 18383; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18384; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18385; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 18386; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 18387; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18388; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18389; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18390; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18391; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 18392; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 18393; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18394; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 18395; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18396; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18397; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18398; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18399; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 18400; puts $output_file "		TXN : out std_ulogic;"
set line_num 18401; puts $output_file "		TXP : out std_ulogic;"
set line_num 18402; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18403; puts $output_file ""
set line_num 18404; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18405; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18406; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 18407; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18408; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18409; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 18410; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18411; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18412; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18413; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18414; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18415; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18416; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18417; puts $output_file "		RXN : in std_ulogic;"
set line_num 18418; puts $output_file "		RXP : in std_ulogic;"
set line_num 18419; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18420; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18421; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18422; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18423; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 18424; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 18425; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 18426; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 18427; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 18428; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18429; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18430; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18431; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18432; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18433; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18434; puts $output_file ""
set line_num 18435; puts $output_file "     );"
set line_num 18436; puts $output_file "end component;"
set line_num 18437; puts $output_file "attribute syn_black_box of GT_CUSTOM : component is true;"
set line_num 18438; puts $output_file "attribute black_box_pad_pin of GT_CUSTOM : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18439; puts $output_file ""
set line_num 18440; puts $output_file "component GT_ETHERNET_1"
set line_num 18441; puts $output_file "generic ("
set line_num 18442; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18443; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18444; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18445; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18446; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18447; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18448; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18449; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18450; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18451; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18452; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18453; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18454; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18455; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18456; puts $output_file ""
set line_num 18457; puts $output_file "  );"
set line_num 18458; puts $output_file ""
set line_num 18459; puts $output_file "port ("
set line_num 18460; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18461; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18462; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 18463; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 18464; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18465; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18466; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18467; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18468; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 18469; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 18470; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18471; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 18472; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18473; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18474; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18475; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18476; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 18477; puts $output_file "		TXN : out std_ulogic;"
set line_num 18478; puts $output_file "		TXP : out std_ulogic;"
set line_num 18479; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18480; puts $output_file ""
set line_num 18481; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18482; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18483; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18484; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18485; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18486; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18487; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18488; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18489; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18490; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18491; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18492; puts $output_file "		RXN : in std_ulogic;"
set line_num 18493; puts $output_file "		RXP : in std_ulogic;"
set line_num 18494; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18495; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18496; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18497; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18498; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 18499; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 18500; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 18501; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 18502; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 18503; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18504; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18505; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18506; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18507; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18508; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18509; puts $output_file ""
set line_num 18510; puts $output_file "     );"
set line_num 18511; puts $output_file "end component;"
set line_num 18512; puts $output_file "attribute syn_black_box of GT_ETHERNET_1 : component is true;"
set line_num 18513; puts $output_file "attribute black_box_pad_pin of GT_ETHERNET_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18514; puts $output_file ""
set line_num 18515; puts $output_file "component GT_ETHERNET_2"
set line_num 18516; puts $output_file "generic ("
set line_num 18517; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18518; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18519; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18520; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18521; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18522; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18523; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18524; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18525; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18526; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18527; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18528; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18529; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18530; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18531; puts $output_file ""
set line_num 18532; puts $output_file "  );"
set line_num 18533; puts $output_file ""
set line_num 18534; puts $output_file "port ("
set line_num 18535; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18536; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18537; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 18538; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 18539; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18540; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18541; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18542; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18543; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 18544; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 18545; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18546; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 18547; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18548; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18549; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 18550; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18551; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 18552; puts $output_file "		TXN : out std_ulogic;"
set line_num 18553; puts $output_file "		TXP : out std_ulogic;"
set line_num 18554; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 18555; puts $output_file ""
set line_num 18556; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18557; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18558; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18559; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18560; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18561; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18562; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18563; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18564; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18565; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18566; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18567; puts $output_file "		RXN : in std_ulogic;"
set line_num 18568; puts $output_file "		RXP : in std_ulogic;"
set line_num 18569; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18570; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18571; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18572; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18573; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 18574; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 18575; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 18576; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 18577; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 18578; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18579; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18580; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18581; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18582; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18583; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18584; puts $output_file ""
set line_num 18585; puts $output_file "     );"
set line_num 18586; puts $output_file "end component;"
set line_num 18587; puts $output_file "attribute syn_black_box of GT_ETHERNET_2 : component is true;"
set line_num 18588; puts $output_file "attribute black_box_pad_pin of GT_ETHERNET_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18589; puts $output_file ""
set line_num 18590; puts $output_file "component GT_ETHERNET_4"
set line_num 18591; puts $output_file "generic ("
set line_num 18592; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18593; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18594; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18595; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18596; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18597; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18598; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18599; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18600; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18601; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18602; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18603; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18604; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18605; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18606; puts $output_file ""
set line_num 18607; puts $output_file "  );"
set line_num 18608; puts $output_file ""
set line_num 18609; puts $output_file "port ("
set line_num 18610; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18611; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18612; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 18613; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 18614; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18615; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18616; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18617; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18618; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 18619; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 18620; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18621; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 18622; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18623; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18624; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18625; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18626; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 18627; puts $output_file "		TXN : out std_ulogic;"
set line_num 18628; puts $output_file "		TXP : out std_ulogic;"
set line_num 18629; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18630; puts $output_file ""
set line_num 18631; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18632; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18633; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18634; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18635; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18636; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18637; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18638; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18639; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18640; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18641; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18642; puts $output_file "		RXN : in std_ulogic;"
set line_num 18643; puts $output_file "		RXP : in std_ulogic;"
set line_num 18644; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18645; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18646; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18647; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18648; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 18649; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 18650; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 18651; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 18652; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 18653; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18654; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18655; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18656; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18657; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18658; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18659; puts $output_file ""
set line_num 18660; puts $output_file "     );"
set line_num 18661; puts $output_file "end component;"
set line_num 18662; puts $output_file "attribute syn_black_box of GT_ETHERNET_4 : component is true;"
set line_num 18663; puts $output_file "attribute black_box_pad_pin of GT_ETHERNET_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18664; puts $output_file ""
set line_num 18665; puts $output_file "component GT_FIBRE_CHAN_1"
set line_num 18666; puts $output_file "generic ("
set line_num 18667; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18668; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18669; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 2;"
set line_num 18670; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18671; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18672; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18673; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18674; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18675; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18676; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18677; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18678; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18679; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18680; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18681; puts $output_file ""
set line_num 18682; puts $output_file "  );"
set line_num 18683; puts $output_file ""
set line_num 18684; puts $output_file "port ("
set line_num 18685; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18686; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18687; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 18688; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 18689; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18690; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18691; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18692; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18693; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 18694; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 18695; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18696; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 18697; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18698; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18699; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18700; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18701; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 18702; puts $output_file "		TXN : out std_ulogic;"
set line_num 18703; puts $output_file "		TXP : out std_ulogic;"
set line_num 18704; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18705; puts $output_file ""
set line_num 18706; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18707; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18708; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18709; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18710; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18711; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18712; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18713; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18714; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18715; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18716; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18717; puts $output_file "		RXN : in std_ulogic;"
set line_num 18718; puts $output_file "		RXP : in std_ulogic;"
set line_num 18719; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18720; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18721; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18722; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18723; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 18724; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 18725; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 18726; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 18727; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 18728; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18729; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18730; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18731; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18732; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18733; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18734; puts $output_file ""
set line_num 18735; puts $output_file "     );"
set line_num 18736; puts $output_file "end component;"
set line_num 18737; puts $output_file "attribute syn_black_box of GT_FIBRE_CHAN_1 : component is true;"
set line_num 18738; puts $output_file "attribute black_box_pad_pin of GT_FIBRE_CHAN_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18739; puts $output_file ""
set line_num 18740; puts $output_file "component GT_FIBRE_CHAN_2"
set line_num 18741; puts $output_file "generic ("
set line_num 18742; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18743; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18744; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 2;"
set line_num 18745; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18746; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18747; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18748; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18749; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18750; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18751; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18752; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18753; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18754; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18755; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18756; puts $output_file ""
set line_num 18757; puts $output_file "  );"
set line_num 18758; puts $output_file ""
set line_num 18759; puts $output_file "port ("
set line_num 18760; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18761; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18762; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 18763; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 18764; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18765; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18766; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18767; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18768; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 18769; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 18770; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18771; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 18772; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18773; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18774; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 18775; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18776; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 18777; puts $output_file "		TXN : out std_ulogic;"
set line_num 18778; puts $output_file "		TXP : out std_ulogic;"
set line_num 18779; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 18780; puts $output_file ""
set line_num 18781; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18782; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18783; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18784; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18785; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18786; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18787; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18788; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18789; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18790; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18791; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18792; puts $output_file "		RXN : in std_ulogic;"
set line_num 18793; puts $output_file "		RXP : in std_ulogic;"
set line_num 18794; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18795; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18796; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18797; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18798; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 18799; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 18800; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 18801; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 18802; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 18803; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18804; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18805; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18806; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18807; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18808; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18809; puts $output_file ""
set line_num 18810; puts $output_file "     );"
set line_num 18811; puts $output_file "end component;"
set line_num 18812; puts $output_file "attribute syn_black_box of GT_FIBRE_CHAN_2 : component is true;"
set line_num 18813; puts $output_file "attribute black_box_pad_pin of GT_FIBRE_CHAN_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18814; puts $output_file ""
set line_num 18815; puts $output_file "component GT_FIBRE_CHAN_4"
set line_num 18816; puts $output_file "generic ("
set line_num 18817; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18818; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18819; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 2;"
set line_num 18820; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18821; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18822; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18823; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18824; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18825; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18826; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18827; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18828; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18829; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18830; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18831; puts $output_file ""
set line_num 18832; puts $output_file "  );"
set line_num 18833; puts $output_file ""
set line_num 18834; puts $output_file "port ("
set line_num 18835; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18836; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18837; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 18838; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 18839; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18840; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18841; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18842; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18843; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 18844; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 18845; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18846; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 18847; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18848; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18849; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18850; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18851; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 18852; puts $output_file "		TXN : out std_ulogic;"
set line_num 18853; puts $output_file "		TXP : out std_ulogic;"
set line_num 18854; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 18855; puts $output_file ""
set line_num 18856; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18857; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18858; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18859; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18860; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18861; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18862; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18863; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18864; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18865; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18866; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18867; puts $output_file "		RXN : in std_ulogic;"
set line_num 18868; puts $output_file "		RXP : in std_ulogic;"
set line_num 18869; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18870; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18871; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18872; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18873; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 18874; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 18875; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 18876; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 18877; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 18878; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18879; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18880; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18881; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18882; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18883; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18884; puts $output_file ""
set line_num 18885; puts $output_file "     );"
set line_num 18886; puts $output_file "end component;"
set line_num 18887; puts $output_file "attribute syn_black_box of GT_FIBRE_CHAN_4 : component is true;"
set line_num 18888; puts $output_file "attribute black_box_pad_pin of GT_FIBRE_CHAN_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18889; puts $output_file ""
set line_num 18890; puts $output_file "component GT_INFINIBAND_1"
set line_num 18891; puts $output_file "generic ("
set line_num 18892; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 18893; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 18894; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18895; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18896; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18897; puts $output_file "		LANE_ID : bit_vector := \"00000000000\";"
set line_num 18898; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18899; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18900; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18901; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18902; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18903; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18904; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18905; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18906; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18907; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18908; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18909; puts $output_file ""
set line_num 18910; puts $output_file "  );"
set line_num 18911; puts $output_file ""
set line_num 18912; puts $output_file "port ("
set line_num 18913; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 18914; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 18915; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18916; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18917; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 18918; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 18919; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 18920; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 18921; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 18922; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 18923; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 18924; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 18925; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 18926; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 18927; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 18928; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 18929; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18930; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 18931; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 18932; puts $output_file "		TXN : out std_ulogic;"
set line_num 18933; puts $output_file "		TXP : out std_ulogic;"
set line_num 18934; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 18935; puts $output_file ""
set line_num 18936; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 18937; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 18938; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 18939; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 18940; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 18941; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 18942; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 18943; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 18944; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 18945; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 18946; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 18947; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 18948; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 18949; puts $output_file "		RXN : in std_ulogic;"
set line_num 18950; puts $output_file "		RXP : in std_ulogic;"
set line_num 18951; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 18952; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 18953; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 18954; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 18955; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 18956; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 18957; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 18958; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 18959; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 18960; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 18961; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 18962; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 18963; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 18964; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 18965; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 18966; puts $output_file ""
set line_num 18967; puts $output_file "     );"
set line_num 18968; puts $output_file "end component;"
set line_num 18969; puts $output_file "attribute syn_black_box of GT_INFINIBAND_1 : component is true;"
set line_num 18970; puts $output_file "attribute black_box_pad_pin of GT_INFINIBAND_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 18971; puts $output_file ""
set line_num 18972; puts $output_file "component GT_INFINIBAND_2"
set line_num 18973; puts $output_file "generic ("
set line_num 18974; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 18975; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 18976; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 18977; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 18978; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 18979; puts $output_file "		LANE_ID : bit_vector := \"00000000000\";"
set line_num 18980; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 18981; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 18982; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 18983; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 18984; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 18985; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 18986; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 18987; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 18988; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 18989; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 18990; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 18991; puts $output_file ""
set line_num 18992; puts $output_file "  );"
set line_num 18993; puts $output_file ""
set line_num 18994; puts $output_file "port ("
set line_num 18995; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 18996; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 18997; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 18998; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 18999; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 19000; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 19001; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 19002; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 19003; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 19004; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 19005; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 19006; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 19007; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 19008; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 19009; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 19010; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 19011; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 19012; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 19013; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 19014; puts $output_file "		TXN : out std_ulogic;"
set line_num 19015; puts $output_file "		TXP : out std_ulogic;"
set line_num 19016; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 19017; puts $output_file ""
set line_num 19018; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 19019; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 19020; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 19021; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 19022; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 19023; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 19024; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 19025; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 19026; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 19027; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 19028; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 19029; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 19030; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 19031; puts $output_file "		RXN : in std_ulogic;"
set line_num 19032; puts $output_file "		RXP : in std_ulogic;"
set line_num 19033; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 19034; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 19035; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 19036; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 19037; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 19038; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 19039; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 19040; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 19041; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 19042; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 19043; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 19044; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 19045; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 19046; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 19047; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 19048; puts $output_file ""
set line_num 19049; puts $output_file "     );"
set line_num 19050; puts $output_file "end component;"
set line_num 19051; puts $output_file "attribute syn_black_box of GT_INFINIBAND_2 : component is true;"
set line_num 19052; puts $output_file "attribute black_box_pad_pin of GT_INFINIBAND_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19053; puts $output_file ""
set line_num 19054; puts $output_file "component GT_INFINIBAND_4"
set line_num 19055; puts $output_file "generic ("
set line_num 19056; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 19057; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 19058; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 19059; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 19060; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 19061; puts $output_file "		LANE_ID : bit_vector := \"00000000000\";"
set line_num 19062; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 19063; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 19064; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 19065; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 19066; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 19067; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 19068; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 19069; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 19070; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 19071; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 19072; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 19073; puts $output_file ""
set line_num 19074; puts $output_file "  );"
set line_num 19075; puts $output_file ""
set line_num 19076; puts $output_file "port ("
set line_num 19077; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 19078; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 19079; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 19080; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 19081; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 19082; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 19083; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 19084; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 19085; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 19086; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 19087; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 19088; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 19089; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 19090; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 19091; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 19092; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 19093; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 19094; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 19095; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 19096; puts $output_file "		TXN : out std_ulogic;"
set line_num 19097; puts $output_file "		TXP : out std_ulogic;"
set line_num 19098; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 19099; puts $output_file ""
set line_num 19100; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 19101; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 19102; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 19103; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 19104; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 19105; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 19106; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 19107; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 19108; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 19109; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 19110; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 19111; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 19112; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 19113; puts $output_file "		RXN : in std_ulogic;"
set line_num 19114; puts $output_file "		RXP : in std_ulogic;"
set line_num 19115; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 19116; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 19117; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 19118; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 19119; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 19120; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 19121; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 19122; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 19123; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 19124; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 19125; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 19126; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 19127; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 19128; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 19129; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 19130; puts $output_file ""
set line_num 19131; puts $output_file "     );"
set line_num 19132; puts $output_file "end component;"
set line_num 19133; puts $output_file "attribute syn_black_box of GT_INFINIBAND_4 : component is true;"
set line_num 19134; puts $output_file "attribute black_box_pad_pin of GT_INFINIBAND_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19135; puts $output_file ""
set line_num 19136; puts $output_file "component GT_XAUI_1"
set line_num 19137; puts $output_file "generic ("
set line_num 19138; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 19139; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 19140; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 19141; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 19142; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 19143; puts $output_file "		CRC_END_OF_PKT : string := \"K29_7\";"
set line_num 19144; puts $output_file "		CRC_FORMAT : string := \"USER_MODE\";"
set line_num 19145; puts $output_file "		CRC_START_OF_PKT : string := \"K27_7\";"
set line_num 19146; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 19147; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 19148; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 19149; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 19150; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 19151; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 19152; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 19153; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 19154; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 19155; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 19156; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 19157; puts $output_file ""
set line_num 19158; puts $output_file "  );"
set line_num 19159; puts $output_file ""
set line_num 19160; puts $output_file "port ("
set line_num 19161; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 19162; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 19163; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 19164; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 19165; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(0 downto 0);"
set line_num 19166; puts $output_file "		RXCHARISK : out std_logic_vector(0 downto 0);"
set line_num 19167; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 19168; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 19169; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 19170; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 19171; puts $output_file "		RXDATA : out std_logic_vector(7 downto 0);"
set line_num 19172; puts $output_file "		RXDISPERR : out std_logic_vector(0 downto 0);"
set line_num 19173; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 19174; puts $output_file "		RXNOTINTABLE : out std_logic_vector(0 downto 0);"
set line_num 19175; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 19176; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 19177; puts $output_file "		RXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 19178; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 19179; puts $output_file "		TXKERR : out std_logic_vector(0 downto 0);"
set line_num 19180; puts $output_file "		TXN : out std_ulogic;"
set line_num 19181; puts $output_file "		TXP : out std_ulogic;"
set line_num 19182; puts $output_file "		TXRUNDISP : out std_logic_vector(0 downto 0);"
set line_num 19183; puts $output_file ""
set line_num 19184; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 19185; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 19186; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 19187; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 19188; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 19189; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 19190; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 19191; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 19192; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 19193; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 19194; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 19195; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 19196; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 19197; puts $output_file "		RXN : in std_ulogic;"
set line_num 19198; puts $output_file "		RXP : in std_ulogic;"
set line_num 19199; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 19200; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 19201; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 19202; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 19203; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(0 downto 0);"
set line_num 19204; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(0 downto 0);"
set line_num 19205; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(0 downto 0);"
set line_num 19206; puts $output_file "		TXCHARISK : in std_logic_vector(0 downto 0);"
set line_num 19207; puts $output_file "		TXDATA : in std_logic_vector(7 downto 0);"
set line_num 19208; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 19209; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 19210; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 19211; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 19212; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 19213; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 19214; puts $output_file ""
set line_num 19215; puts $output_file "     );"
set line_num 19216; puts $output_file "end component;"
set line_num 19217; puts $output_file "attribute syn_black_box of GT_XAUI_1 : component is true;"
set line_num 19218; puts $output_file "attribute black_box_pad_pin of GT_XAUI_1 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19219; puts $output_file ""
set line_num 19220; puts $output_file "component GT_XAUI_2"
set line_num 19221; puts $output_file "generic ("
set line_num 19222; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 19223; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 19224; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 19225; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 19226; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 19227; puts $output_file "		CRC_END_OF_PKT : string := \"K29_7\";"
set line_num 19228; puts $output_file "		CRC_FORMAT : string := \"USER_MODE\";"
set line_num 19229; puts $output_file "		CRC_START_OF_PKT : string := \"K27_7\";"
set line_num 19230; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 19231; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 19232; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 19233; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 19234; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 19235; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 19236; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 19237; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 19238; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 19239; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 19240; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 19241; puts $output_file ""
set line_num 19242; puts $output_file "  );"
set line_num 19243; puts $output_file ""
set line_num 19244; puts $output_file "port ("
set line_num 19245; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 19246; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 19247; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 19248; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 19249; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(1 downto 0);"
set line_num 19250; puts $output_file "		RXCHARISK : out std_logic_vector(1 downto 0);"
set line_num 19251; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 19252; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 19253; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 19254; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 19255; puts $output_file "		RXDATA : out std_logic_vector(15 downto 0);"
set line_num 19256; puts $output_file "		RXDISPERR : out std_logic_vector(1 downto 0);"
set line_num 19257; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 19258; puts $output_file "		RXNOTINTABLE : out std_logic_vector(1 downto 0);"
set line_num 19259; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 19260; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 19261; puts $output_file "		RXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 19262; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 19263; puts $output_file "		TXKERR : out std_logic_vector(1 downto 0);"
set line_num 19264; puts $output_file "		TXN : out std_ulogic;"
set line_num 19265; puts $output_file "		TXP : out std_ulogic;"
set line_num 19266; puts $output_file "		TXRUNDISP : out std_logic_vector(1 downto 0);"
set line_num 19267; puts $output_file ""
set line_num 19268; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 19269; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 19270; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 19271; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 19272; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 19273; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 19274; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 19275; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 19276; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 19277; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 19278; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 19279; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 19280; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 19281; puts $output_file "		RXN : in std_ulogic;"
set line_num 19282; puts $output_file "		RXP : in std_ulogic;"
set line_num 19283; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 19284; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 19285; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 19286; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 19287; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(1 downto 0);"
set line_num 19288; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(1 downto 0);"
set line_num 19289; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(1 downto 0);"
set line_num 19290; puts $output_file "		TXCHARISK : in std_logic_vector(1 downto 0);"
set line_num 19291; puts $output_file "		TXDATA : in std_logic_vector(15 downto 0);"
set line_num 19292; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 19293; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 19294; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 19295; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 19296; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 19297; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 19298; puts $output_file ""
set line_num 19299; puts $output_file "     );"
set line_num 19300; puts $output_file "end component;"
set line_num 19301; puts $output_file "attribute syn_black_box of GT_XAUI_2 : component is true;"
set line_num 19302; puts $output_file "attribute black_box_pad_pin of GT_XAUI_2 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19303; puts $output_file ""
set line_num 19304; puts $output_file "component GT_XAUI_4"
set line_num 19305; puts $output_file "generic ("
set line_num 19306; puts $output_file "		CHAN_BOND_MODE : string := \"OFF\";"
set line_num 19307; puts $output_file "		CHAN_BOND_ONE_SHOT : boolean := FALSE;"
set line_num 19308; puts $output_file "		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;"
set line_num 19309; puts $output_file "		CLK_COR_KEEP_IDLE : boolean := FALSE;"
set line_num 19310; puts $output_file "		CLK_COR_REPEAT_WAIT : integer := 1;"
set line_num 19311; puts $output_file "		CRC_END_OF_PKT : string := \"K29_7\";"
set line_num 19312; puts $output_file "		CRC_FORMAT : string := \"USER_MODE\";"
set line_num 19313; puts $output_file "		CRC_START_OF_PKT : string := \"K27_7\";"
set line_num 19314; puts $output_file "		REF_CLK_V_SEL : integer := 0;"
set line_num 19315; puts $output_file "		RX_CRC_USE : boolean := FALSE;"
set line_num 19316; puts $output_file "		RX_LOS_INVALID_INCR : integer := 1;"
set line_num 19317; puts $output_file "		RX_LOS_THRESHOLD : integer := 4;"
set line_num 19318; puts $output_file "		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;"
set line_num 19319; puts $output_file "		SERDES_10B : boolean := FALSE;"
set line_num 19320; puts $output_file "		TERMINATION_IMP : integer := 50;"
set line_num 19321; puts $output_file "		TX_CRC_FORCE_VALUE : bit_vector := \"11010110\";"
set line_num 19322; puts $output_file "		TX_CRC_USE : boolean := FALSE;"
set line_num 19323; puts $output_file "		TX_DIFF_CTRL : integer := 500;"
set line_num 19324; puts $output_file "		TX_PREEMPHASIS : integer := 0"
set line_num 19325; puts $output_file ""
set line_num 19326; puts $output_file "  );"
set line_num 19327; puts $output_file ""
set line_num 19328; puts $output_file "port ("
set line_num 19329; puts $output_file "		CHBONDDONE : out std_ulogic;"
set line_num 19330; puts $output_file "		CHBONDO : out std_logic_vector(3 downto 0);"
set line_num 19331; puts $output_file "		CONFIGOUT : out std_ulogic;"
set line_num 19332; puts $output_file "		RXBUFSTATUS : out std_logic_vector(1 downto 0);"
set line_num 19333; puts $output_file "		RXCHARISCOMMA : out std_logic_vector(3 downto 0);"
set line_num 19334; puts $output_file "		RXCHARISK : out std_logic_vector(3 downto 0);"
set line_num 19335; puts $output_file "		RXCHECKINGCRC : out std_ulogic;"
set line_num 19336; puts $output_file "		RXCLKCORCNT : out std_logic_vector(2 downto 0);"
set line_num 19337; puts $output_file "		RXCOMMADET : out std_ulogic;"
set line_num 19338; puts $output_file "		RXCRCERR : out std_ulogic;"
set line_num 19339; puts $output_file "		RXDATA : out std_logic_vector(31 downto 0);"
set line_num 19340; puts $output_file "		RXDISPERR : out std_logic_vector(3 downto 0);"
set line_num 19341; puts $output_file "		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);"
set line_num 19342; puts $output_file "		RXNOTINTABLE : out std_logic_vector(3 downto 0);"
set line_num 19343; puts $output_file "		RXREALIGN : out std_ulogic;"
set line_num 19344; puts $output_file "		RXRECCLK : out std_ulogic;"
set line_num 19345; puts $output_file "		RXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 19346; puts $output_file "		TXBUFERR : out std_ulogic;"
set line_num 19347; puts $output_file "		TXKERR : out std_logic_vector(3 downto 0);"
set line_num 19348; puts $output_file "		TXN : out std_ulogic;"
set line_num 19349; puts $output_file "		TXP : out std_ulogic;"
set line_num 19350; puts $output_file "		TXRUNDISP : out std_logic_vector(3 downto 0);"
set line_num 19351; puts $output_file ""
set line_num 19352; puts $output_file "		BREFCLK : in std_ulogic := 'X';"
set line_num 19353; puts $output_file "		BREFCLK2 : in std_ulogic := 'X';"
set line_num 19354; puts $output_file "		CHBONDI : in std_logic_vector(3 downto 0);"
set line_num 19355; puts $output_file "		CONFIGENABLE : in std_ulogic;"
set line_num 19356; puts $output_file "		CONFIGIN : in std_ulogic;"
set line_num 19357; puts $output_file "		ENCHANSYNC : in std_ulogic;"
set line_num 19358; puts $output_file "		ENMCOMMAALIGN : in std_ulogic;"
set line_num 19359; puts $output_file "		ENPCOMMAALIGN : in std_ulogic;"
set line_num 19360; puts $output_file "		LOOPBACK : in std_logic_vector(1 downto 0);"
set line_num 19361; puts $output_file "		POWERDOWN : in std_ulogic;"
set line_num 19362; puts $output_file "		REFCLK : in std_ulogic;"
set line_num 19363; puts $output_file "		REFCLK2 : in std_ulogic;"
set line_num 19364; puts $output_file "		REFCLKSEL : in std_ulogic;"
set line_num 19365; puts $output_file "		RXN : in std_ulogic;"
set line_num 19366; puts $output_file "		RXP : in std_ulogic;"
set line_num 19367; puts $output_file "		RXPOLARITY : in std_ulogic;"
set line_num 19368; puts $output_file "		RXRESET : in std_ulogic;"
set line_num 19369; puts $output_file "		RXUSRCLK : in std_ulogic;"
set line_num 19370; puts $output_file "		RXUSRCLK2 : in std_ulogic;"
set line_num 19371; puts $output_file "		TXBYPASS8B10B : in std_logic_vector(3 downto 0);"
set line_num 19372; puts $output_file "		TXCHARDISPMODE : in std_logic_vector(3 downto 0);"
set line_num 19373; puts $output_file "		TXCHARDISPVAL : in std_logic_vector(3 downto 0);"
set line_num 19374; puts $output_file "		TXCHARISK : in std_logic_vector(3 downto 0);"
set line_num 19375; puts $output_file "		TXDATA : in std_logic_vector(31 downto 0);"
set line_num 19376; puts $output_file "		TXFORCECRCERR : in std_ulogic;"
set line_num 19377; puts $output_file "		TXINHIBIT : in std_ulogic;"
set line_num 19378; puts $output_file "		TXPOLARITY : in std_ulogic;"
set line_num 19379; puts $output_file "		TXRESET : in std_ulogic;"
set line_num 19380; puts $output_file "		TXUSRCLK : in std_ulogic;"
set line_num 19381; puts $output_file "		TXUSRCLK2 : in std_ulogic"
set line_num 19382; puts $output_file ""
set line_num 19383; puts $output_file "     );"
set line_num 19384; puts $output_file "end component;"
set line_num 19385; puts $output_file "attribute syn_black_box of GT_XAUI_4 : component is true;"
set line_num 19386; puts $output_file "attribute black_box_pad_pin of GT_XAUI_4 : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19387; puts $output_file ""
set line_num 19388; puts $output_file "component FPGA_startup"
set line_num 19389; puts $output_file "  port ("
set line_num 19390; puts $output_file "    bus_reset : out std_ulogic;"
set line_num 19391; puts $output_file "    done      : out std_ulogic;"
set line_num 19392; puts $output_file "    ghigh_b   : out std_ulogic;"
set line_num 19393; puts $output_file "    gsr       : out std_ulogic;"
set line_num 19394; puts $output_file "    gts_b     : out std_ulogic;"
set line_num 19395; puts $output_file "    gwe       : out std_ulogic;"
set line_num 19396; puts $output_file ""
set line_num 19397; puts $output_file "    cclk      : in  std_ulogic;"
set line_num 19398; puts $output_file "    por       : in  std_ulogic;"
set line_num 19399; puts $output_file "    shutdown  : in  std_ulogic"
set line_num 19400; puts $output_file "    );"
set line_num 19401; puts $output_file "end component;"
set line_num 19402; puts $output_file "attribute syn_black_box of FPGA_startup : component is true;"
set line_num 19403; puts $output_file "attribute syn_noprune of FPGA_startup : component is true;"
set line_num 19404; puts $output_file ""
set line_num 19405; puts $output_file "  component PPC405"
set line_num 19406; puts $output_file "    generic("
set line_num 19407; puts $output_file "      PPCUSER : std_logic_vector(0 to 3) := \"0000\""
set line_num 19408; puts $output_file "      ) ;"
set line_num 19409; puts $output_file "    "
set line_num 19410; puts $output_file "    port("
set line_num 19411; puts $output_file "      C405CPMCORESLEEPREQ        : out std_ulogic;"
set line_num 19412; puts $output_file "      C405CPMMSRCE               : out std_ulogic;"
set line_num 19413; puts $output_file "      C405CPMMSREE               : out std_ulogic;"
set line_num 19414; puts $output_file "      C405CPMTIMERIRQ            : out std_ulogic;"
set line_num 19415; puts $output_file "      C405CPMTIMERRESETREQ       : out std_ulogic;"
set line_num 19416; puts $output_file "      C405DBGMSRWE               : out std_ulogic;"
set line_num 19417; puts $output_file "      C405DBGSTOPACK             : out std_ulogic;"
set line_num 19418; puts $output_file "      C405DBGWBCOMPLETE          : out std_ulogic;"
set line_num 19419; puts $output_file "      C405DBGWBFULL              : out std_ulogic;"
set line_num 19420; puts $output_file "      C405DBGWBIAR               : out std_logic_vector(0 to 29);"
set line_num 19421; puts $output_file "      C405DCRABUS                : out std_logic_vector(0 to 9);"
set line_num 19422; puts $output_file "      C405DCRDBUSOUT             : out std_logic_vector(0 to 31);"
set line_num 19423; puts $output_file "      C405DCRREAD                : out std_ulogic;"
set line_num 19424; puts $output_file "      C405DCRWRITE               : out std_ulogic;"
set line_num 19425; puts $output_file "      C405JTGCAPTUREDR           : out std_ulogic;"
set line_num 19426; puts $output_file "      C405JTGEXTEST              : out std_ulogic;"
set line_num 19427; puts $output_file "      C405JTGPGMOUT              : out std_ulogic;"
set line_num 19428; puts $output_file "      C405JTGSHIFTDR             : out std_ulogic;"
set line_num 19429; puts $output_file "      C405JTGTDO                 : out std_ulogic;"
set line_num 19430; puts $output_file "      C405JTGTDOEN               : out std_ulogic;"
set line_num 19431; puts $output_file "      C405JTGUPDATEDR            : out std_ulogic;"
set line_num 19432; puts $output_file "      C405PLBDCUABORT            : out std_ulogic;"
set line_num 19433; puts $output_file "      C405PLBDCUABUS             : out std_logic_vector(0 to 31);"
set line_num 19434; puts $output_file "      C405PLBDCUBE               : out std_logic_vector(0 to 7);"
set line_num 19435; puts $output_file "      C405PLBDCUCACHEABLE        : out std_ulogic;"
set line_num 19436; puts $output_file "      C405PLBDCUGUARDED          : out std_ulogic;"
set line_num 19437; puts $output_file "      C405PLBDCUPRIORITY         : out std_logic_vector(0 to 1);"
set line_num 19438; puts $output_file "      C405PLBDCUREQUEST          : out std_ulogic;"
set line_num 19439; puts $output_file "      C405PLBDCURNW              : out std_ulogic;"
set line_num 19440; puts $output_file "      C405PLBDCUSIZE2            : out std_ulogic;"
set line_num 19441; puts $output_file "      C405PLBDCUU0ATTR           : out std_ulogic;"
set line_num 19442; puts $output_file "      C405PLBDCUWRDBUS           : out std_logic_vector(0 to 63);"
set line_num 19443; puts $output_file "      C405PLBDCUWRITETHRU        : out std_ulogic;"
set line_num 19444; puts $output_file "      C405PLBICUABORT            : out std_ulogic;"
set line_num 19445; puts $output_file "      C405PLBICUABUS             : out std_logic_vector(0 to 29);"
set line_num 19446; puts $output_file "      C405PLBICUCACHEABLE        : out std_ulogic;"
set line_num 19447; puts $output_file "      C405PLBICUPRIORITY         : out std_logic_vector(0 to 1);"
set line_num 19448; puts $output_file "      C405PLBICUREQUEST          : out std_ulogic;"
set line_num 19449; puts $output_file "      C405PLBICUSIZE             : out std_logic_vector(2 to 3);"
set line_num 19450; puts $output_file "      C405PLBICUU0ATTR           : out std_ulogic;"
set line_num 19451; puts $output_file "      C405RSTCHIPRESETREQ        : out std_ulogic;"
set line_num 19452; puts $output_file "      C405RSTCORERESETREQ        : out std_ulogic;"
set line_num 19453; puts $output_file "      C405RSTSYSRESETREQ         : out std_ulogic;"
set line_num 19454; puts $output_file "      C405TRCCYCLE               : out std_ulogic;"
set line_num 19455; puts $output_file "      C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);"
set line_num 19456; puts $output_file "      C405TRCODDEXECUTIONSTATUS  : out std_logic_vector(0 to 1);"
set line_num 19457; puts $output_file "      C405TRCTRACESTATUS         : out std_logic_vector(0 to 3);"
set line_num 19458; puts $output_file "      C405TRCTRIGGEREVENTOUT     : out std_ulogic;"
set line_num 19459; puts $output_file "      C405TRCTRIGGEREVENTTYPE    : out std_logic_vector(0 to 10);"
set line_num 19460; puts $output_file "      C405XXXMACHINECHECK        : out std_ulogic;"
set line_num 19461; puts $output_file "      DSOCMBRAMABUS              : out std_logic_vector(8 to 29);"
set line_num 19462; puts $output_file "      DSOCMBRAMBYTEWRITE         : out std_logic_vector(0 to 3);"
set line_num 19463; puts $output_file "      DSOCMBRAMEN                : out std_ulogic;"
set line_num 19464; puts $output_file "      DSOCMBRAMWRDBUS            : out std_logic_vector(0 to 31);"
set line_num 19465; puts $output_file "      DSOCMBUSY                  : out std_ulogic;"
set line_num 19466; puts $output_file "      ISOCMBRAMEN                : out std_ulogic;"
set line_num 19467; puts $output_file "      ISOCMBRAMEVENWRITEEN       : out std_ulogic;"
set line_num 19468; puts $output_file "      ISOCMBRAMODDWRITEEN        : out std_ulogic;"
set line_num 19469; puts $output_file "      ISOCMBRAMRDABUS            : out std_logic_vector(8 to 28);"
set line_num 19470; puts $output_file "      ISOCMBRAMWRABUS            : out std_logic_vector(8 to 28);"
set line_num 19471; puts $output_file "      ISOCMBRAMWRDBUS            : out std_logic_vector(0 to 31);"
set line_num 19472; puts $output_file "      "
set line_num 19473; puts $output_file "      BRAMDSOCMCLK               : in  std_ulogic;"
set line_num 19474; puts $output_file "      BRAMDSOCMRDDBUS            : in  std_logic_vector(0 to 31);"
set line_num 19475; puts $output_file "      BRAMISOCMCLK               : in  std_ulogic;"
set line_num 19476; puts $output_file "      BRAMISOCMRDDBUS            : in  std_logic_vector(0 to 63);"
set line_num 19477; puts $output_file "      CPMC405CLOCK               : in  std_ulogic;"
set line_num 19478; puts $output_file "      CPMC405CORECLKINACTIVE     : in  std_ulogic;"
set line_num 19479; puts $output_file "      CPMC405CPUCLKEN            : in  std_ulogic;"
set line_num 19480; puts $output_file "      CPMC405JTAGCLKEN           : in  std_ulogic;"
set line_num 19481; puts $output_file "      CPMC405TIMERCLKEN          : in  std_ulogic;"
set line_num 19482; puts $output_file "      CPMC405TIMERTICK           : in  std_ulogic;"
set line_num 19483; puts $output_file "      DBGC405DEBUGHALT           : in  std_ulogic;"
set line_num 19484; puts $output_file "      DBGC405EXTBUSHOLDACK       : in  std_ulogic;"
set line_num 19485; puts $output_file "      DBGC405UNCONDDEBUGEVENT    : in  std_ulogic;"
set line_num 19486; puts $output_file "      DCRC405ACK                 : in  std_ulogic;"
set line_num 19487; puts $output_file "      DCRC405DBUSIN              : in  std_logic_vector(0 to 31);"
set line_num 19488; puts $output_file "      DSARCVALUE                 : in  std_logic_vector(0 to 7);"
set line_num 19489; puts $output_file "      DSCNTLVALUE                : in  std_logic_vector(0 to 7);"
set line_num 19490; puts $output_file "      EICC405CRITINPUTIRQ        : in  std_ulogic;"
set line_num 19491; puts $output_file "      EICC405EXTINPUTIRQ         : in  std_ulogic;"
set line_num 19492; puts $output_file "      ISARCVALUE                 : in  std_logic_vector(0 to 7);"
set line_num 19493; puts $output_file "      ISCNTLVALUE                : in  std_logic_vector(0 to 7);"
set line_num 19494; puts $output_file "      JTGC405BNDSCANTDO          : in  std_ulogic;"
set line_num 19495; puts $output_file "      JTGC405TCK                 : in  std_ulogic;"
set line_num 19496; puts $output_file "      JTGC405TDI                 : in  std_ulogic;"
set line_num 19497; puts $output_file "      JTGC405TMS                 : in  std_ulogic;"
set line_num 19498; puts $output_file "      JTGC405TRSTNEG             : in  std_ulogic;"
set line_num 19499; puts $output_file "      MCBCPUCLKEN                : in  std_ulogic;"
set line_num 19500; puts $output_file "      MCBJTAGEN                  : in  std_ulogic;"
set line_num 19501; puts $output_file "      MCBTIMEREN                 : in  std_ulogic;"
set line_num 19502; puts $output_file "      MCPPCRST                   : in  std_ulogic;"
set line_num 19503; puts $output_file "      PLBC405DCUADDRACK          : in  std_ulogic;"
set line_num 19504; puts $output_file "      PLBC405DCUBUSY             : in  std_ulogic;"
set line_num 19505; puts $output_file "      PLBC405DCUERR              : in  std_ulogic;"
set line_num 19506; puts $output_file "      PLBC405DCURDDACK           : in  std_ulogic;"
set line_num 19507; puts $output_file "      PLBC405DCURDDBUS           : in  std_logic_vector(0 to 63);"
set line_num 19508; puts $output_file "      PLBC405DCURDWDADDR         : in  std_logic_vector(1 to 3);"
set line_num 19509; puts $output_file "      PLBC405DCUSSIZE1           : in  std_ulogic;"
set line_num 19510; puts $output_file "      PLBC405DCUWRDACK           : in  std_ulogic;"
set line_num 19511; puts $output_file "      PLBC405ICUADDRACK          : in  std_ulogic;"
set line_num 19512; puts $output_file "      PLBC405ICUBUSY             : in  std_ulogic;"
set line_num 19513; puts $output_file "      PLBC405ICUERR              : in  std_ulogic;"
set line_num 19514; puts $output_file "      PLBC405ICURDDACK           : in  std_ulogic;"
set line_num 19515; puts $output_file "      PLBC405ICURDDBUS           : in  std_logic_vector(0 to 63);"
set line_num 19516; puts $output_file "      PLBC405ICURDWDADDR         : in  std_logic_vector(1 to 3);"
set line_num 19517; puts $output_file "      PLBC405ICUSSIZE1           : in  std_ulogic;"
set line_num 19518; puts $output_file "      PLBCLK                     : in  std_ulogic;"
set line_num 19519; puts $output_file "      RSTC405RESETCHIP           : in  std_ulogic;"
set line_num 19520; puts $output_file "      RSTC405RESETCORE           : in  std_ulogic;"
set line_num 19521; puts $output_file "      RSTC405RESETSYS            : in  std_ulogic;"
set line_num 19522; puts $output_file "      TIEC405DETERMINISTICMULT   : in  std_ulogic;"
set line_num 19523; puts $output_file "      TIEC405DISOPERANDFWD       : in  std_ulogic;"
set line_num 19524; puts $output_file "      TIEC405MMUEN               : in  std_ulogic;"
set line_num 19525; puts $output_file "      TIEDSOCMDCRADDR            : in  std_logic_vector(0 to 7);"
set line_num 19526; puts $output_file "      TIEISOCMDCRADDR            : in  std_logic_vector(0 to 7);"
set line_num 19527; puts $output_file "      TRCC405TRACEDISABLE        : in  std_ulogic;"
set line_num 19528; puts $output_file "      TRCC405TRIGGEREVENTIN      : in  std_ulogic"
set line_num 19529; puts $output_file "      );"
set line_num 19530; puts $output_file "  end component ;"
set line_num 19531; puts $output_file "attribute syn_black_box of PPC405 : component is true;"
set line_num 19532; puts $output_file ""
set line_num 19533; puts $output_file "  component JTAGPPC"
set line_num 19534; puts $output_file "    port ("
set line_num 19535; puts $output_file "      TCK    : out std_ulogic;"
set line_num 19536; puts $output_file "      TDIPPC : out std_ulogic;"
set line_num 19537; puts $output_file "      TMS    : out std_ulogic;"
set line_num 19538; puts $output_file "  "
set line_num 19539; puts $output_file "      TDOPPC   : in std_ulogic;"
set line_num 19540; puts $output_file "      TDOTSPPC : in std_ulogic"
set line_num 19541; puts $output_file "      );"
set line_num 19542; puts $output_file "  end component;"
set line_num 19543; puts $output_file "attribute syn_black_box of JTAGPPC : component is true;"
set line_num 19544; puts $output_file ""
set line_num 19545; puts $output_file "component DCC_FPGACORE"
set line_num 19546; puts $output_file "generic ("
set line_num 19547; puts $output_file "		DEVICE_SIZE : integer := 10"
set line_num 19548; puts $output_file ""
set line_num 19549; puts $output_file "  );"
set line_num 19550; puts $output_file ""
set line_num 19551; puts $output_file "port ("
set line_num 19552; puts $output_file "		BCLK : out std_ulogic;"
set line_num 19553; puts $output_file "		DONEOUT : out std_ulogic;"
set line_num 19554; puts $output_file "		DOUT0 : out std_ulogic;"
set line_num 19555; puts $output_file "		DOUT1 : out std_ulogic;"
set line_num 19556; puts $output_file "		DOUT2 : out std_ulogic;"
set line_num 19557; puts $output_file "		DOUT3 : out std_ulogic;"
set line_num 19558; puts $output_file "		DOUT4 : out std_ulogic;"
set line_num 19559; puts $output_file "		DOUT5 : out std_ulogic;"
set line_num 19560; puts $output_file "		DOUT6 : out std_ulogic;"
set line_num 19561; puts $output_file "		DOUT7 : out std_ulogic;"
set line_num 19562; puts $output_file "		GSR : out std_ulogic;"
set line_num 19563; puts $output_file "		GTS : out std_ulogic;"
set line_num 19564; puts $output_file "		GWE : out std_ulogic;"
set line_num 19565; puts $output_file "		INITBOUT : out std_ulogic;"
set line_num 19566; puts $output_file "		TDO : out std_ulogic;"
set line_num 19567; puts $output_file ""
set line_num 19568; puts $output_file "		CCLK : in std_ulogic;"
set line_num 19569; puts $output_file "		CSB : in std_ulogic;"
set line_num 19570; puts $output_file "		DIN0 : in std_ulogic;"
set line_num 19571; puts $output_file "		DIN1 : in std_ulogic;"
set line_num 19572; puts $output_file "		DIN2 : in std_ulogic;"
set line_num 19573; puts $output_file "		DIN3 : in std_ulogic;"
set line_num 19574; puts $output_file "		DIN4 : in std_ulogic;"
set line_num 19575; puts $output_file "		DIN5 : in std_ulogic;"
set line_num 19576; puts $output_file "		DIN6 : in std_ulogic;"
set line_num 19577; puts $output_file "		DIN7 : in std_ulogic;"
set line_num 19578; puts $output_file "		DONEIN : in std_ulogic;"
set line_num 19579; puts $output_file "		LBISTISOLATEB : in std_ulogic;"
set line_num 19580; puts $output_file "		M0 : in std_ulogic;"
set line_num 19581; puts $output_file "		M1 : in std_ulogic;"
set line_num 19582; puts $output_file "		M2 : in std_ulogic;"
set line_num 19583; puts $output_file "		PROGB : in std_ulogic;"
set line_num 19584; puts $output_file "		TCK : in std_ulogic;"
set line_num 19585; puts $output_file "		TDI : in std_ulogic;"
set line_num 19586; puts $output_file "		TMS : in std_ulogic;"
set line_num 19587; puts $output_file "		WRITEB : in std_ulogic"
set line_num 19588; puts $output_file ""
set line_num 19589; puts $output_file "     );"
set line_num 19590; puts $output_file "end component;"
set line_num 19591; puts $output_file "attribute syn_black_box of DCC_FPGACORE : component is true;"
set line_num 19592; puts $output_file ""
set line_num 19593; puts $output_file "component GT10_SWIFT_BUS"
set line_num 19594; puts $output_file "-- synopsys translate_off  "
set line_num 19595; puts $output_file "	port ("
set line_num 19596; puts $output_file ""
set line_num 19597; puts $output_file "		CHBONDDONE : out STD_ULOGIC;"
set line_num 19598; puts $output_file "		CHBONDO : out STD_LOGIC_VECTOR(4 downto 0);"
set line_num 19599; puts $output_file "		PMARXLOCK : out STD_ULOGIC;"
set line_num 19600; puts $output_file "		RXBUFSTATUS : out STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19601; puts $output_file "		RXCHARISCOMMA : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19602; puts $output_file "		RXCHARISK : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19603; puts $output_file "		RXCLKCORCNT : out STD_LOGIC_VECTOR(2 downto 0);"
set line_num 19604; puts $output_file "		RXCOMMADET : out STD_ULOGIC;"
set line_num 19605; puts $output_file "		RXDATA : out STD_LOGIC_VECTOR(63 downto 0);"
set line_num 19606; puts $output_file "		RXDISPERR : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19607; puts $output_file "		RXLOSSOFSYNC : out STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19608; puts $output_file "		RXNOTINTABLE : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19609; puts $output_file "		RXREALIGN : out STD_ULOGIC;"
set line_num 19610; puts $output_file "		RXRECCLK : out STD_ULOGIC;"
set line_num 19611; puts $output_file "		RXRUNDISP : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19612; puts $output_file "		TXBUFERR : out STD_ULOGIC;"
set line_num 19613; puts $output_file "		TXKERR : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19614; puts $output_file "		TXN : out STD_ULOGIC;"
set line_num 19615; puts $output_file "		TXOUTCLK : out STD_ULOGIC;"
set line_num 19616; puts $output_file "		TXP : out STD_ULOGIC;"
set line_num 19617; puts $output_file "		TXRUNDISP : out STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19618; puts $output_file ""
set line_num 19619; puts $output_file "		BREFCLKNIN : in STD_ULOGIC;"
set line_num 19620; puts $output_file "		BREFCLKPIN : in STD_ULOGIC;"
set line_num 19621; puts $output_file "		CHBONDI : in STD_LOGIC_VECTOR(4 downto 0);"
set line_num 19622; puts $output_file "		ENCHANSYNC : in STD_ULOGIC;"
set line_num 19623; puts $output_file "		ENMCOMMAALIGN : in STD_ULOGIC;"
set line_num 19624; puts $output_file "		ENPCOMMAALIGN : in STD_ULOGIC;"
set line_num 19625; puts $output_file "		LOOPBACK : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19626; puts $output_file "		PMAINIT : in STD_ULOGIC;"
set line_num 19627; puts $output_file "		PMAREGADDR : in STD_LOGIC_VECTOR(5 downto 0);"
set line_num 19628; puts $output_file "		PMAREGDATAIN : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19629; puts $output_file "		PMAREGRW : in STD_ULOGIC;"
set line_num 19630; puts $output_file "		PMAREGSTROBE : in STD_ULOGIC;"
set line_num 19631; puts $output_file "		PMARXLOCKSEL : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19632; puts $output_file "		POWERDOWN : in STD_ULOGIC;"
set line_num 19633; puts $output_file "		REFCLK : in STD_ULOGIC;"
set line_num 19634; puts $output_file "		REFCLK2 : in STD_ULOGIC;"
set line_num 19635; puts $output_file "		REFCLKBSEL : in STD_ULOGIC;"
set line_num 19636; puts $output_file "		REFCLKSEL : in STD_ULOGIC;"
set line_num 19637; puts $output_file "		RXBLOCKSYNC64B66BUSE : in STD_ULOGIC;"
set line_num 19638; puts $output_file "		RXCOMMADETUSE : in STD_ULOGIC;"
set line_num 19639; puts $output_file "		RXDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19640; puts $output_file "		RXDEC64B66BUSE : in STD_ULOGIC;"
set line_num 19641; puts $output_file "		RXDEC8B10BUSE : in STD_ULOGIC;"
set line_num 19642; puts $output_file "		RXDESCRAM64B66BUSE : in STD_ULOGIC;"
set line_num 19643; puts $output_file "		RXIGNOREBTF : in STD_ULOGIC;"
set line_num 19644; puts $output_file "		RXINTDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19645; puts $output_file "		RXN : in STD_ULOGIC;"
set line_num 19646; puts $output_file "		RXP : in STD_ULOGIC;"
set line_num 19647; puts $output_file "		RXPOLARITY : in STD_ULOGIC;"
set line_num 19648; puts $output_file "		RXRESET : in STD_ULOGIC;"
set line_num 19649; puts $output_file "		RXSLIDE : in STD_ULOGIC;"
set line_num 19650; puts $output_file "		RXUSRCLK : in STD_ULOGIC;"
set line_num 19651; puts $output_file "		RXUSRCLK2 : in STD_ULOGIC;"
set line_num 19652; puts $output_file "		TXBYPASS8B10B : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19653; puts $output_file "		TXCHARDISPMODE : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19654; puts $output_file "		TXCHARDISPVAL : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19655; puts $output_file "		TXCHARISK : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19656; puts $output_file "		TXDATA : in STD_LOGIC_VECTOR(63 downto 0);"
set line_num 19657; puts $output_file "		TXDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19658; puts $output_file "		TXENC64B66BUSE : in STD_ULOGIC;"
set line_num 19659; puts $output_file "		TXENC8B10BUSE : in STD_ULOGIC;"
set line_num 19660; puts $output_file "		TXGEARBOX64B66BUSE : in STD_ULOGIC;"
set line_num 19661; puts $output_file "		TXINHIBIT : in STD_ULOGIC;"
set line_num 19662; puts $output_file "		TXINTDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19663; puts $output_file "		TXPOLARITY : in STD_ULOGIC;"
set line_num 19664; puts $output_file "		TXRESET : in STD_ULOGIC;"
set line_num 19665; puts $output_file "		TXSCRAM64B66BUSE : in STD_ULOGIC;"
set line_num 19666; puts $output_file "		TXUSRCLK : in STD_ULOGIC;"
set line_num 19667; puts $output_file "		TXUSRCLK2 : in STD_ULOGIC;"
set line_num 19668; puts $output_file "		ALIGN_COMMA_WORD : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19669; puts $output_file "		CHAN_BOND_LIMIT : in STD_LOGIC_VECTOR(5 downto 0);"
set line_num 19670; puts $output_file "		CHAN_BOND_MODE : in STD_LOGIC_VECTOR(1 downto 0);"
set line_num 19671; puts $output_file "		CHAN_BOND_ONE_SHOT : in STD_ULOGIC;"
set line_num 19672; puts $output_file "		CHAN_BOND_SEQ_1_1 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19673; puts $output_file "		CHAN_BOND_SEQ_1_2 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19674; puts $output_file "		CHAN_BOND_SEQ_1_3 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19675; puts $output_file "		CHAN_BOND_SEQ_1_4 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19676; puts $output_file "		CHAN_BOND_SEQ_1_MASK : in STD_LOGIC_VECTOR(3 downto 0);"
set line_num 19677; puts $output_file "		CHAN_BOND_SEQ_2_1 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19678; puts $output_file "		CHAN_BOND_SEQ_2_2 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19679; puts $output_file "		CHAN_BOND_SEQ_2_3 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19680; puts $output_file "		CHAN_BOND_SEQ_2_4 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19681; puts $output_file "		CHAN_BOND_SEQ_2_MASK : in STD_LOGIC_VECTOR(3 downto 0);"
set line_num 19682; puts $output_file "		CHAN_BOND_SEQ_2_USE : in STD_ULOGIC;"
set line_num 19683; puts $output_file "		CHAN_BOND_SEQ_LEN : in STD_LOGIC_VECTOR(2 downto 0);"
set line_num 19684; puts $output_file "                CHAN_BOND_64B66B_SV : in std_ulogic;                "
set line_num 19685; puts $output_file "		CLK_COR_8B10B_DE : in STD_ULOGIC;"
set line_num 19686; puts $output_file "		CLK_COR_MAX_LAT : in STD_LOGIC_VECTOR(5 downto 0);"
set line_num 19687; puts $output_file "		CLK_COR_MIN_LAT : in STD_LOGIC_VECTOR(5 downto 0);"
set line_num 19688; puts $output_file "		CLK_COR_SEQ_1_1 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19689; puts $output_file "		CLK_COR_SEQ_1_2 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19690; puts $output_file "		CLK_COR_SEQ_1_3 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19691; puts $output_file "		CLK_COR_SEQ_1_4 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19692; puts $output_file "		CLK_COR_SEQ_1_MASK : in STD_LOGIC_VECTOR(3 downto 0);"
set line_num 19693; puts $output_file "		CLK_COR_SEQ_2_1 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19694; puts $output_file "		CLK_COR_SEQ_2_2 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19695; puts $output_file "		CLK_COR_SEQ_2_3 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19696; puts $output_file "		CLK_COR_SEQ_2_4 : in STD_LOGIC_VECTOR(10 downto 0);"
set line_num 19697; puts $output_file "		CLK_COR_SEQ_2_MASK : in STD_LOGIC_VECTOR(3 downto 0);"
set line_num 19698; puts $output_file "		CLK_COR_SEQ_2_USE : in STD_ULOGIC;"
set line_num 19699; puts $output_file "		CLK_COR_SEQ_DROP : in STD_ULOGIC;"
set line_num 19700; puts $output_file "		CLK_COR_SEQ_LEN : in STD_LOGIC_VECTOR(2 downto 0);"
set line_num 19701; puts $output_file "		CLK_CORRECT_USE : in STD_ULOGIC;"
set line_num 19702; puts $output_file "		COMMA_10B_MASK : in STD_LOGIC_VECTOR(9 downto 0);"
set line_num 19703; puts $output_file "		DEC_MCOMMA_DETECT : in STD_ULOGIC;"
set line_num 19704; puts $output_file "		DEC_PCOMMA_DETECT : in STD_ULOGIC;"
set line_num 19705; puts $output_file "		DEC_VALID_COMMA_ONLY : in STD_ULOGIC;"
set line_num 19706; puts $output_file "		MCOMMA_10B_VALUE : in STD_LOGIC_VECTOR(9 downto 0);"
set line_num 19707; puts $output_file "		MCOMMA_DETECT : in STD_ULOGIC;"
set line_num 19708; puts $output_file "		PCOMMA_10B_VALUE : in STD_LOGIC_VECTOR(9 downto 0);"
set line_num 19709; puts $output_file "		PCOMMA_DETECT : in STD_ULOGIC;"
set line_num 19710; puts $output_file "		PMA_SPEED : in STD_LOGIC_VECTOR(119 downto 0);"
set line_num 19711; puts $output_file "		PMA_PWR_CNTRL : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19712; puts $output_file "		RX_BUFFER_USE : in STD_ULOGIC;"
set line_num 19713; puts $output_file "		RX_LOS_INVALID_INCR : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19714; puts $output_file "		RX_LOS_THRESHOLD : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19715; puts $output_file "		RX_LOSS_OF_SYNC_FSM : in STD_ULOGIC;"
set line_num 19716; puts $output_file "		SH_CNT_MAX : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19717; puts $output_file "		SH_INVALID_CNT_MAX : in STD_LOGIC_VECTOR(7 downto 0);"
set line_num 19718; puts $output_file "		TX_BUFFER_USE : in STD_ULOGIC;"
set line_num 19719; puts $output_file "		GSR : in STD_ULOGIC"
set line_num 19720; puts $output_file ""
set line_num 19721; puts $output_file "	);"
set line_num 19722; puts $output_file "-- synopsys translate_on        "
set line_num 19723; puts $output_file "end component;"
set line_num 19724; puts $output_file "attribute syn_black_box of GT10_SWIFT_BUS : component is true;"
set line_num 19725; puts $output_file "attribute black_box_pad_pin of GT10_SWIFT_BUS : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19726; puts $output_file ""
set line_num 19727; puts $output_file "component GT_SWIFT_BUS"
set line_num 19728; puts $output_file "-- synopsys translate_off"
set line_num 19729; puts $output_file "  port("
set line_num 19730; puts $output_file "    ALIGN_COMMA_MSB : in std_ulogic ;"
set line_num 19731; puts $output_file "    CHAN_BOND_LIMIT : in std_logic_vector(4 downto 0) ;"
set line_num 19732; puts $output_file "    CHAN_BOND_MODE : in std_logic_vector(1 downto 0) ;"
set line_num 19733; puts $output_file "    CHAN_BOND_OFFSET : in std_logic_vector(3 downto 0) ;"
set line_num 19734; puts $output_file "    CHAN_BOND_ONE_SHOT : in std_ulogic;"
set line_num 19735; puts $output_file "    CHAN_BOND_SEQ_1_1 : in std_logic_vector(10 downto 0) ;"
set line_num 19736; puts $output_file "    CHAN_BOND_SEQ_1_2 : in std_logic_vector(10 downto 0) ;"
set line_num 19737; puts $output_file "    CHAN_BOND_SEQ_1_3 : in std_logic_vector(10 downto 0) ;"
set line_num 19738; puts $output_file "    CHAN_BOND_SEQ_1_4 : in std_logic_vector(10 downto 0) ;"
set line_num 19739; puts $output_file "    CHAN_BOND_SEQ_2_1 : in std_logic_vector(10 downto 0) ;"
set line_num 19740; puts $output_file "    CHAN_BOND_SEQ_2_2 : in std_logic_vector(10 downto 0) ;"
set line_num 19741; puts $output_file "    CHAN_BOND_SEQ_2_3 : in std_logic_vector(10 downto 0) ;"
set line_num 19742; puts $output_file "    CHAN_BOND_SEQ_2_4 : in std_logic_vector(10 downto 0) ;"
set line_num 19743; puts $output_file "    CHAN_BOND_SEQ_2_USE : in std_ulogic;"
set line_num 19744; puts $output_file "    CHAN_BOND_SEQ_LEN : in std_logic_vector(1 downto 0) ;"
set line_num 19745; puts $output_file "    CHAN_BOND_WAIT : in std_logic_vector(3 downto 0) ;"
set line_num 19746; puts $output_file "    CLK_CORRECT_USE	: in std_ulogic;"
set line_num 19747; puts $output_file "    CLK_COR_INSERT_IDLE_FLAG : in std_ulogic;"
set line_num 19748; puts $output_file "    CLK_COR_KEEP_IDLE : in std_ulogic;"
set line_num 19749; puts $output_file "    CLK_COR_REPEAT_WAIT : in std_logic_vector(4 downto 0);"
set line_num 19750; puts $output_file "    CLK_COR_SEQ_1_1 : in std_logic_vector(10 downto 0) ;"
set line_num 19751; puts $output_file "    CLK_COR_SEQ_1_2 : in std_logic_vector(10 downto 0) ;"
set line_num 19752; puts $output_file "    CLK_COR_SEQ_1_3 : in std_logic_vector(10 downto 0) ;"
set line_num 19753; puts $output_file "    CLK_COR_SEQ_1_4 : in std_logic_vector(10 downto 0) ;"
set line_num 19754; puts $output_file "    CLK_COR_SEQ_2_1 : in std_logic_vector(10 downto 0) ;"
set line_num 19755; puts $output_file "    CLK_COR_SEQ_2_2 : in std_logic_vector(10 downto 0) ;"
set line_num 19756; puts $output_file "    CLK_COR_SEQ_2_3 : in std_logic_vector(10 downto 0) ;"
set line_num 19757; puts $output_file "    CLK_COR_SEQ_2_4 : in std_logic_vector(10 downto 0) ;"
set line_num 19758; puts $output_file "    CLK_COR_SEQ_2_USE : in std_ulogic;"
set line_num 19759; puts $output_file "    CLK_COR_SEQ_LEN	: in std_logic_vector(1 downto 0) ;"
set line_num 19760; puts $output_file "    COMMA_10B_MASK : in std_logic_vector(9 downto 0) ;"
set line_num 19761; puts $output_file "    CRC_END_OF_PKT : in std_logic_vector(7 downto 0) ;"
set line_num 19762; puts $output_file "    CRC_FORMAT : in std_logic_vector(1 downto 0) ;"
set line_num 19763; puts $output_file "    CRC_START_OF_PKT : in std_logic_vector(7 downto 0) ;"
set line_num 19764; puts $output_file "    DEC_MCOMMA_DETECT  : in std_ulogic;"
set line_num 19765; puts $output_file "    DEC_PCOMMA_DETECT : in std_ulogic;"
set line_num 19766; puts $output_file "    DEC_VALID_COMMA_ONLY : in std_ulogic;"
set line_num 19767; puts $output_file "    MCOMMA_10B_VALUE : in std_logic_vector(9 downto 0) ;"
set line_num 19768; puts $output_file "    MCOMMA_DETECT : in std_ulogic;                     "
set line_num 19769; puts $output_file "    PCOMMA_10B_VALUE : in std_logic_vector(9 downto 0) ;"
set line_num 19770; puts $output_file "    PCOMMA_DETECT : in std_ulogic;"
set line_num 19771; puts $output_file "    RX_BUFFER_USE : in std_ulogic;"
set line_num 19772; puts $output_file "    RX_CRC_USE : in std_ulogic;"
set line_num 19773; puts $output_file "    RX_DATA_WIDTH : in std_logic_vector(1 downto 0);"
set line_num 19774; puts $output_file "    RX_DECODE_USE : in std_ulogic;"
set line_num 19775; puts $output_file "    RX_LOSS_OF_SYNC_FSM : in std_ulogic;"
set line_num 19776; puts $output_file "    RX_LOS_INVALID_INCR : in std_logic_vector(2 downto 0);"
set line_num 19777; puts $output_file "    RX_LOS_THRESHOLD : in std_logic_vector(2 downto 0);"
set line_num 19778; puts $output_file "    TERMINATION_IMP : in std_ulogic ;"
set line_num 19779; puts $output_file "    SERDES_10B : in std_ulogic;"
set line_num 19780; puts $output_file "    TX_BUFFER_USE : in std_ulogic;"
set line_num 19781; puts $output_file "    TX_CRC_FORCE_VALUE : in std_logic_vector(7 downto 0) ;"
set line_num 19782; puts $output_file "    TX_CRC_USE : in std_ulogic;"
set line_num 19783; puts $output_file "    TX_DATA_WIDTH : in std_logic_vector(1 downto 0);"
set line_num 19784; puts $output_file "    TX_DIFF_CTRL : in std_logic_vector(2 downto 0) ;"
set line_num 19785; puts $output_file "    TX_PREEMPHASIS : in std_logic_vector(1 downto 0);"
set line_num 19786; puts $output_file ""
set line_num 19787; puts $output_file "    BREFCLK : in std_ulogic;"
set line_num 19788; puts $output_file "    BREFCLK2 : in std_ulogic;    "
set line_num 19789; puts $output_file "    CHBONDI : in std_logic_vector(3 DOWNTO 0);"
set line_num 19790; puts $output_file "    CONFIGENABLE : in std_ulogic;"
set line_num 19791; puts $output_file "    CONFIGIN : in std_ulogic;"
set line_num 19792; puts $output_file "    ENCHANSYNC : in std_ulogic;"
set line_num 19793; puts $output_file "    ENMCOMMAALIGN : in std_ulogic;"
set line_num 19794; puts $output_file "    ENPCOMMAALIGN : in std_ulogic;                                "
set line_num 19795; puts $output_file "    LOOPBACK : in std_logic_vector(1 DOWNTO 0);"
set line_num 19796; puts $output_file "    POWERDOWN : in std_ulogic;"
set line_num 19797; puts $output_file "    REFCLK : in std_ulogic;"
set line_num 19798; puts $output_file "    REFCLK2 : in std_ulogic;"
set line_num 19799; puts $output_file "    REFCLKSEL : in std_ulogic;"
set line_num 19800; puts $output_file "    RXN : in std_ulogic;"
set line_num 19801; puts $output_file "    RXP : in std_ulogic;"
set line_num 19802; puts $output_file "    RXPOLARITY : in std_ulogic;"
set line_num 19803; puts $output_file "    RXRESET : in std_ulogic;"
set line_num 19804; puts $output_file "    RXUSRCLK : in std_ulogic;"
set line_num 19805; puts $output_file "    RXUSRCLK2 : in std_ulogic;"
set line_num 19806; puts $output_file "    TXBYPASS8B10B : in std_logic_vector(3 DOWNTO 0);"
set line_num 19807; puts $output_file "    TXCHARDISPMODE : in std_logic_vector(3 DOWNTO 0);"
set line_num 19808; puts $output_file "    TXCHARDISPVAL : in std_logic_vector(3 DOWNTO 0);"
set line_num 19809; puts $output_file "    TXCHARISK : in std_logic_vector(3 DOWNTO 0);"
set line_num 19810; puts $output_file "    TXDATA : in std_logic_vector(31 DOWNTO 0);"
set line_num 19811; puts $output_file "    TXFORCECRCERR : in std_ulogic;"
set line_num 19812; puts $output_file "    TXINHIBIT : in std_ulogic;"
set line_num 19813; puts $output_file "    TXPOLARITY : in std_ulogic;"
set line_num 19814; puts $output_file "    TXRESET : in std_ulogic;"
set line_num 19815; puts $output_file "    TXUSRCLK : in std_ulogic;"
set line_num 19816; puts $output_file "    TXUSRCLK2 : in std_ulogic;"
set line_num 19817; puts $output_file "    "
set line_num 19818; puts $output_file "    CHBONDDONE : out std_ulogic;"
set line_num 19819; puts $output_file "    CHBONDO : out std_logic_vector(3 DOWNTO 0);"
set line_num 19820; puts $output_file "    CONFIGOUT : out std_ulogic;"
set line_num 19821; puts $output_file "    RXBUFSTATUS : out std_logic_vector(1 DOWNTO 0);"
set line_num 19822; puts $output_file "    RXCHARISCOMMA : out std_logic_vector(3 DOWNTO 0);"
set line_num 19823; puts $output_file "    RXCHARISK : out std_logic_vector(3 DOWNTO 0);"
set line_num 19824; puts $output_file "    RXCHECKINGCRC : out std_ulogic;"
set line_num 19825; puts $output_file "    RXCLKCORCNT : out std_logic_vector(2 DOWNTO 0);"
set line_num 19826; puts $output_file "    RXCOMMADET : out std_ulogic;"
set line_num 19827; puts $output_file "    RXCRCERR : out std_ulogic;"
set line_num 19828; puts $output_file "    RXDATA : out std_logic_vector(31 DOWNTO 0);"
set line_num 19829; puts $output_file "    RXDISPERR : out std_logic_vector(3 DOWNTO 0);"
set line_num 19830; puts $output_file "    RXLOSSOFSYNC : out std_logic_vector(1 DOWNTO 0);"
set line_num 19831; puts $output_file "    RXNOTINTABLE : out std_logic_vector(3 DOWNTO 0);"
set line_num 19832; puts $output_file "    RXREALIGN : out std_ulogic;"
set line_num 19833; puts $output_file "    RXRECCLK : out std_ulogic;"
set line_num 19834; puts $output_file "    RXRUNDISP : out std_logic_vector(3 DOWNTO 0);"
set line_num 19835; puts $output_file "    TXBUFERR : out std_ulogic;"
set line_num 19836; puts $output_file "    TXKERR : out std_logic_vector(3 DOWNTO 0);"
set line_num 19837; puts $output_file "    TXN : out std_ulogic;"
set line_num 19838; puts $output_file "    TXP : out std_ulogic;"
set line_num 19839; puts $output_file "    TXRUNDISP : out std_logic_vector(3 DOWNTO 0);"
set line_num 19840; puts $output_file "    GSR : in std_ulogic;"
set line_num 19841; puts $output_file "    REF_CLK_V_SEL : in std_ulogic    "
set line_num 19842; puts $output_file "    );  "
set line_num 19843; puts $output_file ""
set line_num 19844; puts $output_file "-- synopsys translate_on"
set line_num 19845; puts $output_file "end component;"
set line_num 19846; puts $output_file "attribute syn_black_box of GT_SWIFT_BUS : component is true;"
set line_num 19847; puts $output_file "attribute black_box_pad_pin of GT_SWIFT_BUS : component is \"RXN,RXP,TXN,TXP\";"
set line_num 19848; puts $output_file ""
set line_num 19849; puts $output_file "  component PPC405_SWIFT_BUS"
set line_num 19850; puts $output_file "-- synopsys translate_off"
set line_num 19851; puts $output_file "    port ("
set line_num 19852; puts $output_file "      C405CPMCORESLEEPREQ        : out std_ulogic;"
set line_num 19853; puts $output_file "      C405CPMMSRCE               : out std_ulogic;"
set line_num 19854; puts $output_file "      C405CPMMSREE               : out std_ulogic;"
set line_num 19855; puts $output_file "      C405CPMTIMERIRQ            : out std_ulogic;"
set line_num 19856; puts $output_file "      C405CPMTIMERRESETREQ       : out std_ulogic;"
set line_num 19857; puts $output_file "      C405DBGMSRWE               : out std_ulogic;"
set line_num 19858; puts $output_file "      C405DBGSTOPACK             : out std_ulogic;"
set line_num 19859; puts $output_file "      C405DBGWBCOMPLETE          : out std_ulogic;"
set line_num 19860; puts $output_file "      C405DBGWBFULL              : out std_ulogic;"
set line_num 19861; puts $output_file "      C405DBGWBIAR               : out std_logic_vector(0 to 29);"
set line_num 19862; puts $output_file "      C405DCRABUS                : out std_logic_vector(0 to 9);"
set line_num 19863; puts $output_file "      C405DCRDBUSOUT             : out std_logic_vector(0 to 31);"
set line_num 19864; puts $output_file "      C405DCRREAD                : out std_ulogic;"
set line_num 19865; puts $output_file "      C405DCRWRITE               : out std_ulogic;"
set line_num 19866; puts $output_file "      C405JTGCAPTUREDR           : out std_ulogic;"
set line_num 19867; puts $output_file "      C405JTGEXTEST              : out std_ulogic;"
set line_num 19868; puts $output_file "      C405JTGPGMOUT              : out std_ulogic;"
set line_num 19869; puts $output_file "      C405JTGSHIFTDR             : out std_ulogic;"
set line_num 19870; puts $output_file "      C405JTGTDO                 : out std_ulogic;"
set line_num 19871; puts $output_file "      C405JTGTDOEN               : out std_ulogic;"
set line_num 19872; puts $output_file "      C405JTGUPDATEDR            : out std_ulogic;"
set line_num 19873; puts $output_file "      C405PLBDCUABORT            : out std_ulogic;"
set line_num 19874; puts $output_file "      C405PLBDCUABUS             : out std_logic_vector(0 to 31);"
set line_num 19875; puts $output_file "      C405PLBDCUBE               : out std_logic_vector(0 to 7);"
set line_num 19876; puts $output_file "      C405PLBDCUCACHEABLE        : out std_ulogic;"
set line_num 19877; puts $output_file "      C405PLBDCUGUARDED          : out std_ulogic;"
set line_num 19878; puts $output_file "      C405PLBDCUPRIORITY         : out std_logic_vector(0 to 1);"
set line_num 19879; puts $output_file "      C405PLBDCUREQUEST          : out std_ulogic;"
set line_num 19880; puts $output_file "      C405PLBDCURNW              : out std_ulogic;"
set line_num 19881; puts $output_file "      C405PLBDCUSIZE2            : out std_ulogic;"
set line_num 19882; puts $output_file "      C405PLBDCUU0ATTR           : out std_ulogic;"
set line_num 19883; puts $output_file "      C405PLBDCUWRDBUS           : out std_logic_vector(0 to 63);"
set line_num 19884; puts $output_file "      C405PLBDCUWRITETHRU        : out std_ulogic;"
set line_num 19885; puts $output_file "      C405PLBICUABORT            : out std_ulogic;"
set line_num 19886; puts $output_file "      C405PLBICUABUS             : out std_logic_vector(0 to 29);"
set line_num 19887; puts $output_file "      C405PLBICUCACHEABLE        : out std_ulogic;"
set line_num 19888; puts $output_file "      C405PLBICUPRIORITY         : out std_logic_vector(0 to 1);"
set line_num 19889; puts $output_file "      C405PLBICUREQUEST          : out std_ulogic;"
set line_num 19890; puts $output_file "      C405PLBICUSIZE             : out std_logic_vector(2 to 3);"
set line_num 19891; puts $output_file "      C405PLBICUU0ATTR           : out std_ulogic;"
set line_num 19892; puts $output_file "      C405RSTCHIPRESETREQ        : out std_ulogic;"
set line_num 19893; puts $output_file "      C405RSTCORERESETREQ        : out std_ulogic;"
set line_num 19894; puts $output_file "      C405RSTSYSRESETREQ         : out std_ulogic;"
set line_num 19895; puts $output_file "      C405TRCCYCLE               : out std_ulogic;"
set line_num 19896; puts $output_file "      C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);"
set line_num 19897; puts $output_file "      C405TRCODDEXECUTIONSTATUS  : out std_logic_vector(0 to 1);"
set line_num 19898; puts $output_file "      C405TRCTRACESTATUS         : out std_logic_vector(0 to 3);"
set line_num 19899; puts $output_file "      C405TRCTRIGGEREVENTOUT     : out std_ulogic;"
set line_num 19900; puts $output_file "      C405TRCTRIGGEREVENTTYPE    : out std_logic_vector(0 to 10);"
set line_num 19901; puts $output_file "      C405XXXMACHINECHECK        : out std_ulogic;"
set line_num 19902; puts $output_file "      DSOCMBRAMABUS              : out std_logic_vector(8 to 29);"
set line_num 19903; puts $output_file "      DSOCMBRAMBYTEWRITE         : out std_logic_vector(0 to 3);"
set line_num 19904; puts $output_file "      DSOCMBRAMEN                : out std_ulogic;"
set line_num 19905; puts $output_file "      DSOCMBRAMWRDBUS            : out std_logic_vector(0 to 31);"
set line_num 19906; puts $output_file "      DSOCMBUSY                  : out std_ulogic;"
set line_num 19907; puts $output_file "      ISOCMBRAMEN                : out std_ulogic;"
set line_num 19908; puts $output_file "      ISOCMBRAMEVENWRITEEN       : out std_ulogic;"
set line_num 19909; puts $output_file "      ISOCMBRAMODDWRITEEN        : out std_ulogic;"
set line_num 19910; puts $output_file "      ISOCMBRAMRDABUS            : out std_logic_vector(8 to 28);"
set line_num 19911; puts $output_file "      ISOCMBRAMWRABUS            : out std_logic_vector(8 to 28);"
set line_num 19912; puts $output_file "      ISOCMBRAMWRDBUS            : out std_logic_vector(0 to 31);"
set line_num 19913; puts $output_file ""
set line_num 19914; puts $output_file "      BRAMDSOCMCLK               : in  std_ulogic;"
set line_num 19915; puts $output_file "      BRAMDSOCMRDDBUS            : in  std_logic_vector(0 to 31);"
set line_num 19916; puts $output_file "      BRAMISOCMCLK               : in  std_ulogic;"
set line_num 19917; puts $output_file "      BRAMISOCMRDDBUS            : in  std_logic_vector(0 to 63);"
set line_num 19918; puts $output_file "      BUS_CLK                    : in  std_ulogic;"
set line_num 19919; puts $output_file "      BUS_RESET                  : in  std_ulogic;"
set line_num 19920; puts $output_file "      CPMC405CLOCK               : in  std_ulogic;"
set line_num 19921; puts $output_file "      CPMC405CORECLKINACTIVE     : in  std_ulogic;"
set line_num 19922; puts $output_file "      CPMC405CPUCLKEN            : in  std_ulogic;"
set line_num 19923; puts $output_file "      CPMC405JTAGCLKEN           : in  std_ulogic;"
set line_num 19924; puts $output_file "      CPMC405TIMERCLKEN          : in  std_ulogic;"
set line_num 19925; puts $output_file "      CPMC405TIMERTICK           : in  std_ulogic;"
set line_num 19926; puts $output_file "      DBGC405DEBUGHALT           : in  std_ulogic;"
set line_num 19927; puts $output_file "      DBGC405EXTBUSHOLDACK       : in  std_ulogic;"
set line_num 19928; puts $output_file "      DBGC405UNCONDDEBUGEVENT    : in  std_ulogic;"
set line_num 19929; puts $output_file "      DCRC405ACK                 : in  std_ulogic;"
set line_num 19930; puts $output_file "      DCRC405DBUSIN              : in  std_logic_vector(0 to 31);"
set line_num 19931; puts $output_file "      DSARCVALUE                 : in  std_logic_vector(0 to 7);"
set line_num 19932; puts $output_file "      DSCNTLVALUE                : in  std_logic_vector(0 to 7);"
set line_num 19933; puts $output_file "      EICC405CRITINPUTIRQ        : in  std_ulogic;"
set line_num 19934; puts $output_file "      EICC405EXTINPUTIRQ         : in  std_ulogic;"
set line_num 19935; puts $output_file "      GHIGHB                     : in  std_ulogic;"
set line_num 19936; puts $output_file "      GSR                        : in  std_ulogic;"
set line_num 19937; puts $output_file "      GWE                        : in  std_ulogic;"
set line_num 19938; puts $output_file "      ISARCVALUE                 : in  std_logic_vector(0 to 7);"
set line_num 19939; puts $output_file "      ISCNTLVALUE                : in  std_logic_vector(0 to 7);"
set line_num 19940; puts $output_file "      JTGC405BNDSCANTDO          : in  std_ulogic;"
set line_num 19941; puts $output_file "      JTGC405TCK                 : in  std_ulogic;"
set line_num 19942; puts $output_file "      JTGC405TDI                 : in  std_ulogic;"
set line_num 19943; puts $output_file "      JTGC405TMS                 : in  std_ulogic;"
set line_num 19944; puts $output_file "      JTGC405TRSTNEG             : in  std_ulogic;"
set line_num 19945; puts $output_file "      MCBCPUCLKEN                : in  std_ulogic;"
set line_num 19946; puts $output_file "      MCBJTAGEN                  : in  std_ulogic;"
set line_num 19947; puts $output_file "      MCBTIMEREN                 : in  std_ulogic;"
set line_num 19948; puts $output_file "      MCPPCRST                   : in  std_ulogic;"
set line_num 19949; puts $output_file "      PLBC405DCUADDRACK          : in  std_ulogic;"
set line_num 19950; puts $output_file "      PLBC405DCUBUSY             : in  std_ulogic;"
set line_num 19951; puts $output_file "      PLBC405DCUERR              : in  std_ulogic;"
set line_num 19952; puts $output_file "      PLBC405DCURDDACK           : in  std_ulogic;"
set line_num 19953; puts $output_file "      PLBC405DCURDDBUS           : in  std_logic_vector(0 to 63);"
set line_num 19954; puts $output_file "      PLBC405DCURDWDADDR         : in  std_logic_vector(1 to 3);"
set line_num 19955; puts $output_file "      PLBC405DCUSSIZE1           : in  std_ulogic;"
set line_num 19956; puts $output_file "      PLBC405DCUWRDACK           : in  std_ulogic;"
set line_num 19957; puts $output_file "      PLBC405ICUADDRACK          : in  std_ulogic;"
set line_num 19958; puts $output_file "      PLBC405ICUBUSY             : in  std_ulogic;"
set line_num 19959; puts $output_file "      PLBC405ICUERR              : in  std_ulogic;"
set line_num 19960; puts $output_file "      PLBC405ICURDDACK           : in  std_ulogic;"
set line_num 19961; puts $output_file "      PLBC405ICURDDBUS           : in  std_logic_vector(0 to 63);"
set line_num 19962; puts $output_file "      PLBC405ICURDWDADDR         : in  std_logic_vector(1 to 3);"
set line_num 19963; puts $output_file "      PLBC405ICUSSIZE1           : in  std_ulogic;"
set line_num 19964; puts $output_file "      PLBCLK                     : in  std_ulogic;"
set line_num 19965; puts $output_file "      RSTC405RESETCHIP           : in  std_ulogic;"
set line_num 19966; puts $output_file "      RSTC405RESETCORE           : in  std_ulogic;"
set line_num 19967; puts $output_file "      RSTC405RESETSYS            : in  std_ulogic;"
set line_num 19968; puts $output_file "      TIEC405DETERMINISTICMULT   : in  std_ulogic;"
set line_num 19969; puts $output_file "      TIEC405DISOPERANDFWD       : in  std_ulogic;"
set line_num 19970; puts $output_file "      TIEC405MMUEN               : in  std_ulogic;"
set line_num 19971; puts $output_file "      TIEC405PVR                 : in  std_logic_vector(28 to 31);"
set line_num 19972; puts $output_file "      TIEDSOCMDCRADDR            : in  std_logic_vector(0 to 7);"
set line_num 19973; puts $output_file "      TIEISOCMDCRADDR            : in  std_logic_vector(0 to 7);"
set line_num 19974; puts $output_file "      TRCC405TRACEDISABLE        : in  std_ulogic;"
set line_num 19975; puts $output_file "      TRCC405TRIGGEREVENTIN      : in  std_ulogic"
set line_num 19976; puts $output_file ""
set line_num 19977; puts $output_file "      );"
set line_num 19978; puts $output_file "-- synopsys translate_on    "
set line_num 19979; puts $output_file "  end component ;"
set line_num 19980; puts $output_file "attribute syn_black_box of PPC405_SWIFT_BUS : component is true;"
set line_num 19981; puts $output_file ""
set line_num 19982; puts $output_file "  component DCC_FPGACORE_SWIFT_BUS"
set line_num 19983; puts $output_file "-- synopsys translate_off"
set line_num 19984; puts $output_file "port ("
set line_num 19985; puts $output_file "		BCLK : out std_ulogic;"
set line_num 19986; puts $output_file "		DONEOUT : out std_ulogic;"
set line_num 19987; puts $output_file "		DOUT0 : out std_ulogic;"
set line_num 19988; puts $output_file "		DOUT1 : out std_ulogic;"
set line_num 19989; puts $output_file "		DOUT2 : out std_ulogic;"
set line_num 19990; puts $output_file "		DOUT3 : out std_ulogic;"
set line_num 19991; puts $output_file "		DOUT4 : out std_ulogic;"
set line_num 19992; puts $output_file "		DOUT5 : out std_ulogic;"
set line_num 19993; puts $output_file "		DOUT6 : out std_ulogic;"
set line_num 19994; puts $output_file "		DOUT7 : out std_ulogic;"
set line_num 19995; puts $output_file "		GSR : out std_ulogic;"
set line_num 19996; puts $output_file "		GTS : out std_ulogic;"
set line_num 19997; puts $output_file "		GWE : out std_ulogic;"
set line_num 19998; puts $output_file "		INITBOUT : out std_ulogic;"
set line_num 19999; puts $output_file "		TDO : out std_ulogic;"
set line_num 20000; puts $output_file ""
set line_num 20001; puts $output_file "		CCLK : in std_ulogic;"
set line_num 20002; puts $output_file "		CSB : in std_ulogic;"
set line_num 20003; puts $output_file "		DIN0 : in std_ulogic;"
set line_num 20004; puts $output_file "		DIN1 : in std_ulogic;"
set line_num 20005; puts $output_file "		DIN2 : in std_ulogic;"
set line_num 20006; puts $output_file "		DIN3 : in std_ulogic;"
set line_num 20007; puts $output_file "		DIN4 : in std_ulogic;"
set line_num 20008; puts $output_file "		DIN5 : in std_ulogic;"
set line_num 20009; puts $output_file "		DIN6 : in std_ulogic;"
set line_num 20010; puts $output_file "		DIN7 : in std_ulogic;"
set line_num 20011; puts $output_file "		DONEIN : in std_ulogic;"
set line_num 20012; puts $output_file "		LBISTISOLATEB : in std_ulogic;"
set line_num 20013; puts $output_file "		M0 : in std_ulogic;"
set line_num 20014; puts $output_file "		M1 : in std_ulogic;"
set line_num 20015; puts $output_file "		M2 : in std_ulogic;"
set line_num 20016; puts $output_file "		PROGB : in std_ulogic;"
set line_num 20017; puts $output_file "		TCK : in std_ulogic;"
set line_num 20018; puts $output_file "		TDI : in std_ulogic;"
set line_num 20019; puts $output_file "		TMS : in std_ulogic;"
set line_num 20020; puts $output_file "		WRITEB : in std_ulogic;"
set line_num 20021; puts $output_file "		XBID : in std_logic_vector(8 downto 0)"
set line_num 20022; puts $output_file "     );"
set line_num 20023; puts $output_file "-- synopsys translate_on"
set line_num 20024; puts $output_file "  end component ;"
set line_num 20025; puts $output_file "attribute syn_black_box of DCC_FPGACORE_SWIFT_BUS : component is true;"
set line_num 20026; puts $output_file ""
set line_num 20027; puts $output_file "  component FDD"
set line_num 20028; puts $output_file "    generic("
set line_num 20029; puts $output_file "      INIT : bit := '0' "
set line_num 20030; puts $output_file "      );"
set line_num 20031; puts $output_file ""
set line_num 20032; puts $output_file "    port("
set line_num 20033; puts $output_file "      Q : out std_ulogic;"
set line_num 20034; puts $output_file "      C : in  std_ulogic;"
set line_num 20035; puts $output_file "      D : in  std_ulogic"
set line_num 20036; puts $output_file "       );"
set line_num 20037; puts $output_file "  end component;"
set line_num 20038; puts $output_file "attribute syn_black_box of FDD : component is true;"
set line_num 20039; puts $output_file ""
set line_num 20040; puts $output_file "  component FDDC"
set line_num 20041; puts $output_file "    generic("
set line_num 20042; puts $output_file "      INIT : bit := '0'"
set line_num 20043; puts $output_file "      );"
set line_num 20044; puts $output_file ""
set line_num 20045; puts $output_file "    port("
set line_num 20046; puts $output_file "       Q   : out std_ulogic;"
set line_num 20047; puts $output_file ""
set line_num 20048; puts $output_file "       C   : in  std_ulogic;"
set line_num 20049; puts $output_file "       CLR : in  std_ulogic;"
set line_num 20050; puts $output_file "       D   : in  std_ulogic"
set line_num 20051; puts $output_file "       );"
set line_num 20052; puts $output_file "  end component;"
set line_num 20053; puts $output_file "attribute syn_black_box of FDDC : component is true;"
set line_num 20054; puts $output_file ""
set line_num 20055; puts $output_file "  component FDDCE"
set line_num 20056; puts $output_file "    generic("
set line_num 20057; puts $output_file "       INIT : bit := '0'"
set line_num 20058; puts $output_file "       );"
set line_num 20059; puts $output_file ""
set line_num 20060; puts $output_file "    port("
set line_num 20061; puts $output_file "       Q   : out std_ulogic;"
set line_num 20062; puts $output_file ""
set line_num 20063; puts $output_file "       C   : in  std_ulogic;"
set line_num 20064; puts $output_file "       CE  : in  std_ulogic;"
set line_num 20065; puts $output_file "       CLR : in  std_ulogic;"
set line_num 20066; puts $output_file "       D   : in  std_ulogic"
set line_num 20067; puts $output_file "       );"
set line_num 20068; puts $output_file "  end component;"
set line_num 20069; puts $output_file "attribute syn_black_box of FDDCE : component is true;"
set line_num 20070; puts $output_file ""
set line_num 20071; puts $output_file "  component FDDCP"
set line_num 20072; puts $output_file "    generic("
set line_num 20073; puts $output_file "      INIT : bit := '0' "
set line_num 20074; puts $output_file "      );"
set line_num 20075; puts $output_file ""
set line_num 20076; puts $output_file "    port("
set line_num 20077; puts $output_file "      Q   : out std_ulogic;"
set line_num 20078; puts $output_file ""
set line_num 20079; puts $output_file "      C   : in  std_ulogic;"
set line_num 20080; puts $output_file "      CLR : in  std_ulogic;"
set line_num 20081; puts $output_file "      D   : in  std_ulogic;"
set line_num 20082; puts $output_file "      PRE : in  std_ulogic"
set line_num 20083; puts $output_file "      );"
set line_num 20084; puts $output_file "  end component;"
set line_num 20085; puts $output_file "attribute syn_black_box of FDDCP : component is true;"
set line_num 20086; puts $output_file ""
set line_num 20087; puts $output_file "  component FDDCPE"
set line_num 20088; puts $output_file "    generic("
set line_num 20089; puts $output_file "      INIT : bit := '0'"
set line_num 20090; puts $output_file "      );"
set line_num 20091; puts $output_file ""
set line_num 20092; puts $output_file "    port("
set line_num 20093; puts $output_file "       Q   : out std_ulogic;"
set line_num 20094; puts $output_file ""
set line_num 20095; puts $output_file "       C   : in  std_ulogic;"
set line_num 20096; puts $output_file "       CE  : in  std_ulogic;"
set line_num 20097; puts $output_file "       CLR : in  std_ulogic;"
set line_num 20098; puts $output_file "       D   : in  std_ulogic;"
set line_num 20099; puts $output_file "       PRE : in  std_ulogic"
set line_num 20100; puts $output_file "       );"
set line_num 20101; puts $output_file "  end component;"
set line_num 20102; puts $output_file "attribute syn_black_box of FDDCPE : component is true;"
set line_num 20103; puts $output_file ""
set line_num 20104; puts $output_file "  component FDDP"
set line_num 20105; puts $output_file "    generic("
set line_num 20106; puts $output_file "      INIT : bit := '1' "
set line_num 20107; puts $output_file "      );"
set line_num 20108; puts $output_file ""
set line_num 20109; puts $output_file "    port("
set line_num 20110; puts $output_file "      Q   : out std_ulogic;"
set line_num 20111; puts $output_file ""
set line_num 20112; puts $output_file "      C   : in  std_ulogic;"
set line_num 20113; puts $output_file "      D   : in  std_ulogic;"
set line_num 20114; puts $output_file "      PRE : in  std_ulogic"
set line_num 20115; puts $output_file "      );"
set line_num 20116; puts $output_file "  end component;"
set line_num 20117; puts $output_file "attribute syn_black_box of FDDP : component is true;"
set line_num 20118; puts $output_file ""
set line_num 20119; puts $output_file "  component FDDPE"
set line_num 20120; puts $output_file "    generic("
set line_num 20121; puts $output_file "      INIT : bit := '1' "
set line_num 20122; puts $output_file "      );"
set line_num 20123; puts $output_file ""
set line_num 20124; puts $output_file "    port("
set line_num 20125; puts $output_file "       Q   : out std_ulogic;"
set line_num 20126; puts $output_file ""
set line_num 20127; puts $output_file "       C   : in  std_ulogic;"
set line_num 20128; puts $output_file "       CE  : in  std_ulogic;"
set line_num 20129; puts $output_file "       D   : in  std_ulogic;"
set line_num 20130; puts $output_file "       PRE : in  std_ulogic"
set line_num 20131; puts $output_file "       );"
set line_num 20132; puts $output_file "  end component;"
set line_num 20133; puts $output_file "attribute syn_black_box of FDDPE : component is true;"
set line_num 20134; puts $output_file ""
set line_num 20135; puts $output_file "  component CLK_DIV2"
set line_num 20136; puts $output_file "    generic("
set line_num 20137; puts $output_file "      DIVIDE_BY   : integer := 2;"
set line_num 20138; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20139; puts $output_file "      );"
set line_num 20140; puts $output_file "  "
set line_num 20141; puts $output_file "    port("
set line_num 20142; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20143; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20144; puts $output_file "      );"
set line_num 20145; puts $output_file "  end component;"
set line_num 20146; puts $output_file "attribute syn_black_box of CLK_DIV2 : component is true;"
set line_num 20147; puts $output_file ""
set line_num 20148; puts $output_file "component CLK_DIV4"
set line_num 20149; puts $output_file "  generic("
set line_num 20150; puts $output_file "    DIVIDE_BY   : integer := 4;"
set line_num 20151; puts $output_file "    MAXPERCLKIN : time    := 100 ns"
set line_num 20152; puts $output_file "    );"
set line_num 20153; puts $output_file ""
set line_num 20154; puts $output_file "  port("
set line_num 20155; puts $output_file "    CLKDV : out std_ulogic := '0';"
set line_num 20156; puts $output_file "    CLKIN : in  std_ulogic := '0'"
set line_num 20157; puts $output_file "    );"
set line_num 20158; puts $output_file "end component;"
set line_num 20159; puts $output_file "attribute syn_black_box of CLK_DIV4 : component is true;"
set line_num 20160; puts $output_file ""
set line_num 20161; puts $output_file "  component CLK_DIV6"
set line_num 20162; puts $output_file "    generic("
set line_num 20163; puts $output_file "      MAXPERCLKIN : time    := 100 ns;"
set line_num 20164; puts $output_file "      DIVIDE_BY   : integer := 6"
set line_num 20165; puts $output_file "      );"
set line_num 20166; puts $output_file "  "
set line_num 20167; puts $output_file "    port("
set line_num 20168; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20169; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20170; puts $output_file "      );"
set line_num 20171; puts $output_file "  end component;"
set line_num 20172; puts $output_file "attribute syn_black_box of CLK_DIV6 : component is true;"
set line_num 20173; puts $output_file ""
set line_num 20174; puts $output_file "  component CLK_DIV8"
set line_num 20175; puts $output_file "    generic ("
set line_num 20176; puts $output_file "      MAXPERCLKIN : time    := 100 ns;"
set line_num 20177; puts $output_file "      DIVIDE_BY   : integer := 8"
set line_num 20178; puts $output_file "      );"
set line_num 20179; puts $output_file "  "
set line_num 20180; puts $output_file "    port ("
set line_num 20181; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20182; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20183; puts $output_file "      );"
set line_num 20184; puts $output_file "  end component;"
set line_num 20185; puts $output_file "attribute syn_black_box of CLK_DIV8 : component is true;"
set line_num 20186; puts $output_file ""
set line_num 20187; puts $output_file "  component CLK_DIV10"
set line_num 20188; puts $output_file "    generic("
set line_num 20189; puts $output_file "      DIVIDE_BY   : integer := 10;"
set line_num 20190; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20191; puts $output_file "      );"
set line_num 20192; puts $output_file ""
set line_num 20193; puts $output_file "    port("
set line_num 20194; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20195; puts $output_file ""
set line_num 20196; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20197; puts $output_file "      );"
set line_num 20198; puts $output_file "  end component;"
set line_num 20199; puts $output_file "attribute syn_black_box of CLK_DIV10 : component is true;"
set line_num 20200; puts $output_file ""
set line_num 20201; puts $output_file "  component CLK_DIV12"
set line_num 20202; puts $output_file "    generic("
set line_num 20203; puts $output_file "      DIVIDE_BY   : integer := 12;"
set line_num 20204; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20205; puts $output_file "      );"
set line_num 20206; puts $output_file ""
set line_num 20207; puts $output_file "    port("
set line_num 20208; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20209; puts $output_file ""
set line_num 20210; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20211; puts $output_file "      );"
set line_num 20212; puts $output_file " end component;"
set line_num 20213; puts $output_file "attribute syn_black_box of CLK_DIV12 : component is true;"
set line_num 20214; puts $output_file ""
set line_num 20215; puts $output_file "  component CLK_DIV14"
set line_num 20216; puts $output_file "    generic("
set line_num 20217; puts $output_file "      DIVIDE_BY   : integer := 14;"
set line_num 20218; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20219; puts $output_file "      );"
set line_num 20220; puts $output_file ""
set line_num 20221; puts $output_file "    port("
set line_num 20222; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20223; puts $output_file ""
set line_num 20224; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20225; puts $output_file "      );"
set line_num 20226; puts $output_file " end component;"
set line_num 20227; puts $output_file "attribute syn_black_box of CLK_DIV14 : component is true;"
set line_num 20228; puts $output_file ""
set line_num 20229; puts $output_file "  component CLK_DIV16"
set line_num 20230; puts $output_file "    generic("
set line_num 20231; puts $output_file "      DIVIDE_BY   : integer := 16;"
set line_num 20232; puts $output_file "      MAXPERCLKIN : time := 100 ns"
set line_num 20233; puts $output_file "      );"
set line_num 20234; puts $output_file ""
set line_num 20235; puts $output_file "    port("
set line_num 20236; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20237; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20238; puts $output_file "       );"
set line_num 20239; puts $output_file "  end component;"
set line_num 20240; puts $output_file "attribute syn_black_box of CLK_DIV16 : component is true;"
set line_num 20241; puts $output_file ""
set line_num 20242; puts $output_file "  component CLK_DIV2R"
set line_num 20243; puts $output_file "    generic ("
set line_num 20244; puts $output_file "      DIVIDE_BY   : integer := 2;"
set line_num 20245; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20246; puts $output_file "      );"
set line_num 20247; puts $output_file "  "
set line_num 20248; puts $output_file "    port ("
set line_num 20249; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20250; puts $output_file "  "
set line_num 20251; puts $output_file "      CDRST : in std_ulogic := '0';"
set line_num 20252; puts $output_file "      CLKIN : in std_ulogic := '0'"
set line_num 20253; puts $output_file "      );"
set line_num 20254; puts $output_file "  end component;"
set line_num 20255; puts $output_file "attribute syn_black_box of CLK_DIV2R : component is true;"
set line_num 20256; puts $output_file ""
set line_num 20257; puts $output_file "  component CLK_DIV4R"
set line_num 20258; puts $output_file "    generic ("
set line_num 20259; puts $output_file "      MAXPERCLKIN : time    := 100 ns;"
set line_num 20260; puts $output_file "      DIVIDE_BY   : integer := 4"
set line_num 20261; puts $output_file "      );"
set line_num 20262; puts $output_file "  "
set line_num 20263; puts $output_file "    port ("
set line_num 20264; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20265; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20266; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20267; puts $output_file "      );"
set line_num 20268; puts $output_file "  end component;"
set line_num 20269; puts $output_file "attribute syn_black_box of CLK_DIV4R : component is true;"
set line_num 20270; puts $output_file ""
set line_num 20271; puts $output_file "  component CLK_DIV6R"
set line_num 20272; puts $output_file "    generic ("
set line_num 20273; puts $output_file "      DIVIDE_BY   : integer := 6;"
set line_num 20274; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20275; puts $output_file "      );"
set line_num 20276; puts $output_file "  "
set line_num 20277; puts $output_file "    port ("
set line_num 20278; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20279; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20280; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20281; puts $output_file "      );"
set line_num 20282; puts $output_file "  end component;"
set line_num 20283; puts $output_file "attribute syn_black_box of CLK_DIV6R : component is true;"
set line_num 20284; puts $output_file ""
set line_num 20285; puts $output_file "  component CLK_DIV8R"
set line_num 20286; puts $output_file "    generic ("
set line_num 20287; puts $output_file "      MAXPERCLKIN : time    := 100 ns;"
set line_num 20288; puts $output_file "      DIVIDE_BY   : integer := 8"
set line_num 20289; puts $output_file "      );"
set line_num 20290; puts $output_file "  "
set line_num 20291; puts $output_file "    port ("
set line_num 20292; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20293; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20294; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20295; puts $output_file "      );"
set line_num 20296; puts $output_file "  end component;"
set line_num 20297; puts $output_file "attribute syn_black_box of CLK_DIV8R : component is true;"
set line_num 20298; puts $output_file ""
set line_num 20299; puts $output_file "  component CLK_DIV10R"
set line_num 20300; puts $output_file "    generic("
set line_num 20301; puts $output_file "      DIVIDE_BY   : integer := 10;"
set line_num 20302; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20303; puts $output_file "      );"
set line_num 20304; puts $output_file ""
set line_num 20305; puts $output_file "    port("
set line_num 20306; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20307; puts $output_file ""
set line_num 20308; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20309; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20310; puts $output_file "      );"
set line_num 20311; puts $output_file " end component;"
set line_num 20312; puts $output_file "attribute syn_black_box of CLK_DIV10R : component is true;"
set line_num 20313; puts $output_file ""
set line_num 20314; puts $output_file "  component CLK_DIV12R"
set line_num 20315; puts $output_file "    generic("
set line_num 20316; puts $output_file "      MAXPERCLKIN : time    := 100 ns;"
set line_num 20317; puts $output_file "      DIVIDE_BY   : integer := 12"
set line_num 20318; puts $output_file "      );"
set line_num 20319; puts $output_file ""
set line_num 20320; puts $output_file "    port("
set line_num 20321; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20322; puts $output_file ""
set line_num 20323; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20324; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20325; puts $output_file "      );"
set line_num 20326; puts $output_file "  end component;"
set line_num 20327; puts $output_file "attribute syn_black_box of CLK_DIV12R : component is true;"
set line_num 20328; puts $output_file ""
set line_num 20329; puts $output_file "  component CLK_DIV14R"
set line_num 20330; puts $output_file "    generic("
set line_num 20331; puts $output_file "      MAXPERCLKIN : time    := 100 ns;"
set line_num 20332; puts $output_file "      DIVIDE_BY   : integer := 14"
set line_num 20333; puts $output_file "      );"
set line_num 20334; puts $output_file ""
set line_num 20335; puts $output_file "    port("
set line_num 20336; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20337; puts $output_file ""
set line_num 20338; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20339; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20340; puts $output_file "      );"
set line_num 20341; puts $output_file " end component;"
set line_num 20342; puts $output_file "attribute syn_black_box of CLK_DIV14R : component is true;"
set line_num 20343; puts $output_file ""
set line_num 20344; puts $output_file "  component CLK_DIV16R"
set line_num 20345; puts $output_file "    generic("
set line_num 20346; puts $output_file "      DIVIDE_BY   : integer := 16;"
set line_num 20347; puts $output_file "      MAXPERCLKIN : time    := 100 ns"
set line_num 20348; puts $output_file "      );"
set line_num 20349; puts $output_file ""
set line_num 20350; puts $output_file "    port("
set line_num 20351; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20352; puts $output_file ""
set line_num 20353; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20354; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20355; puts $output_file "      );"
set line_num 20356; puts $output_file "  end component;"
set line_num 20357; puts $output_file "attribute syn_black_box of CLK_DIV16R : component is true;"
set line_num 20358; puts $output_file ""
set line_num 20359; puts $output_file "  component CLK_DIV2SD"
set line_num 20360; puts $output_file "    generic("
set line_num 20361; puts $output_file "      MAXPERCLKIN   : time    := 100 ns;"
set line_num 20362; puts $output_file "      DIVIDE_BY     : integer := 2;"
set line_num 20363; puts $output_file "      DIVIDER_DELAY : integer := 1"
set line_num 20364; puts $output_file "      );"
set line_num 20365; puts $output_file "  "
set line_num 20366; puts $output_file "    port("
set line_num 20367; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20368; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20369; puts $output_file "      );"
set line_num 20370; puts $output_file "  end component;"
set line_num 20371; puts $output_file "attribute syn_black_box of CLK_DIV2SD : component is true;"
set line_num 20372; puts $output_file ""
set line_num 20373; puts $output_file "  component CLK_DIV4SD"
set line_num 20374; puts $output_file "    generic("
set line_num 20375; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20376; puts $output_file "      DIVIDE_BY     : integer := 4;"
set line_num 20377; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20378; puts $output_file "      );"
set line_num 20379; puts $output_file "  "
set line_num 20380; puts $output_file "    port("
set line_num 20381; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20382; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20383; puts $output_file "      );"
set line_num 20384; puts $output_file "  end component;"
set line_num 20385; puts $output_file "attribute syn_black_box of CLK_DIV4SD : component is true;"
set line_num 20386; puts $output_file ""
set line_num 20387; puts $output_file "  component CLK_DIV6SD"
set line_num 20388; puts $output_file "    generic ("
set line_num 20389; puts $output_file "      MAXPERCLKIN   : time    := 100 ns;"
set line_num 20390; puts $output_file "      DIVIDE_BY     : integer := 6;"
set line_num 20391; puts $output_file "      DIVIDER_DELAY : integer := 1"
set line_num 20392; puts $output_file "      );"
set line_num 20393; puts $output_file "  "
set line_num 20394; puts $output_file "    port ("
set line_num 20395; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20396; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20397; puts $output_file "      );"
set line_num 20398; puts $output_file "  end component;"
set line_num 20399; puts $output_file "attribute syn_black_box of CLK_DIV6SD : component is true;"
set line_num 20400; puts $output_file ""
set line_num 20401; puts $output_file "component CLK_DIV8SD"
set line_num 20402; puts $output_file "  generic("
set line_num 20403; puts $output_file "    DIVIDER_DELAY : integer := 1;"
set line_num 20404; puts $output_file "    DIVIDE_BY     : integer := 8;"
set line_num 20405; puts $output_file "    MAXPERCLKIN   : time    := 100 ns"
set line_num 20406; puts $output_file "    );"
set line_num 20407; puts $output_file ""
set line_num 20408; puts $output_file "  port("
set line_num 20409; puts $output_file "    CLKDV : out std_ulogic := '0';"
set line_num 20410; puts $output_file "    CLKIN : in  std_ulogic := '0'"
set line_num 20411; puts $output_file "    );"
set line_num 20412; puts $output_file "end component;"
set line_num 20413; puts $output_file "attribute syn_black_box of CLK_DIV8SD : component is true;"
set line_num 20414; puts $output_file ""
set line_num 20415; puts $output_file "  component CLK_DIV10SD"
set line_num 20416; puts $output_file "    generic("
set line_num 20417; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20418; puts $output_file "      DIVIDE_BY     : integer := 10;"
set line_num 20419; puts $output_file "      MAXPERCLKIN   : time := 100 ns"
set line_num 20420; puts $output_file "      );"
set line_num 20421; puts $output_file ""
set line_num 20422; puts $output_file "    port("
set line_num 20423; puts $output_file "       CLKDV : out std_ulogic := '0';"
set line_num 20424; puts $output_file "       CLKIN : in  std_ulogic := '0'"
set line_num 20425; puts $output_file "       );"
set line_num 20426; puts $output_file "  end component;"
set line_num 20427; puts $output_file "attribute syn_black_box of CLK_DIV10SD : component is true;"
set line_num 20428; puts $output_file ""
set line_num 20429; puts $output_file "  component CLK_DIV12SD"
set line_num 20430; puts $output_file "    generic("
set line_num 20431; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20432; puts $output_file "      DIVIDE_BY     : integer := 12;"
set line_num 20433; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20434; puts $output_file "      );"
set line_num 20435; puts $output_file ""
set line_num 20436; puts $output_file "    port("
set line_num 20437; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20438; puts $output_file ""
set line_num 20439; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20440; puts $output_file ""
set line_num 20441; puts $output_file "       );"
set line_num 20442; puts $output_file " end component;"
set line_num 20443; puts $output_file "attribute syn_black_box of CLK_DIV12SD : component is true;"
set line_num 20444; puts $output_file ""
set line_num 20445; puts $output_file "  component CLK_DIV14SD"
set line_num 20446; puts $output_file "    generic("
set line_num 20447; puts $output_file "      MAXPERCLKIN   : time    := 100 ns;"
set line_num 20448; puts $output_file "      DIVIDE_BY     : integer := 14;"
set line_num 20449; puts $output_file "      DIVIDER_DELAY : integer := 1"
set line_num 20450; puts $output_file "      );"
set line_num 20451; puts $output_file ""
set line_num 20452; puts $output_file "    port("
set line_num 20453; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20454; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20455; puts $output_file "      );"
set line_num 20456; puts $output_file " end component;"
set line_num 20457; puts $output_file "attribute syn_black_box of CLK_DIV14SD : component is true;"
set line_num 20458; puts $output_file ""
set line_num 20459; puts $output_file "  component CLK_DIV16SD"
set line_num 20460; puts $output_file "    generic("
set line_num 20461; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20462; puts $output_file "      DIVIDE_BY     : integer := 16;"
set line_num 20463; puts $output_file "      MAXPERCLKIN   : time := 100 ns"
set line_num 20464; puts $output_file "      );"
set line_num 20465; puts $output_file "  "
set line_num 20466; puts $output_file "    port("
set line_num 20467; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20468; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20469; puts $output_file "      );"
set line_num 20470; puts $output_file "  end component;"
set line_num 20471; puts $output_file "attribute syn_black_box of CLK_DIV16SD : component is true;"
set line_num 20472; puts $output_file ""
set line_num 20473; puts $output_file "  component CLK_DIV2RSD"
set line_num 20474; puts $output_file "    generic("
set line_num 20475; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20476; puts $output_file "      DIVIDE_BY     : integer := 2;"
set line_num 20477; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20478; puts $output_file "      );"
set line_num 20479; puts $output_file "  "
set line_num 20480; puts $output_file "    port("
set line_num 20481; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20482; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20483; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20484; puts $output_file "      );"
set line_num 20485; puts $output_file "  end component;"
set line_num 20486; puts $output_file "attribute syn_black_box of CLK_DIV2RSD : component is true;"
set line_num 20487; puts $output_file ""
set line_num 20488; puts $output_file "  component CLK_DIV4RSD"
set line_num 20489; puts $output_file "    generic ("
set line_num 20490; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20491; puts $output_file "      DIVIDE_BY     : integer := 4;"
set line_num 20492; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20493; puts $output_file "      );"
set line_num 20494; puts $output_file "  "
set line_num 20495; puts $output_file "    port ("
set line_num 20496; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20497; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20498; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20499; puts $output_file "      );"
set line_num 20500; puts $output_file "  end component;"
set line_num 20501; puts $output_file "attribute syn_black_box of CLK_DIV4RSD : component is true;"
set line_num 20502; puts $output_file ""
set line_num 20503; puts $output_file "  component CLK_DIV6RSD"
set line_num 20504; puts $output_file "    generic ("
set line_num 20505; puts $output_file "      MAXPERCLKIN   : time    := 100 ns;"
set line_num 20506; puts $output_file "      DIVIDE_BY     : integer := 6;"
set line_num 20507; puts $output_file "      DIVIDER_DELAY : integer := 1"
set line_num 20508; puts $output_file "      );"
set line_num 20509; puts $output_file "  "
set line_num 20510; puts $output_file "    port ("
set line_num 20511; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20512; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20513; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20514; puts $output_file "      );"
set line_num 20515; puts $output_file "  end component;"
set line_num 20516; puts $output_file "attribute syn_black_box of CLK_DIV6RSD : component is true;"
set line_num 20517; puts $output_file ""
set line_num 20518; puts $output_file "  component CLK_DIV8RSD"
set line_num 20519; puts $output_file "    generic ("
set line_num 20520; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20521; puts $output_file "      DIVIDE_BY     : integer := 8;"
set line_num 20522; puts $output_file "      MAXPERCLKIN : time := 100 ns"
set line_num 20523; puts $output_file "      );"
set line_num 20524; puts $output_file "  "
set line_num 20525; puts $output_file "    port ("
set line_num 20526; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20527; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20528; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20529; puts $output_file "      );"
set line_num 20530; puts $output_file "  end component;"
set line_num 20531; puts $output_file "attribute syn_black_box of CLK_DIV8RSD : component is true;"
set line_num 20532; puts $output_file ""
set line_num 20533; puts $output_file "  component CLK_DIV10RSD"
set line_num 20534; puts $output_file "    generic("
set line_num 20535; puts $output_file "      MAXPERCLKIN   : time    := 100 ns;"
set line_num 20536; puts $output_file "      DIVIDE_BY     : integer := 10;"
set line_num 20537; puts $output_file "      DIVIDER_DELAY : integer := 1"
set line_num 20538; puts $output_file "      );"
set line_num 20539; puts $output_file "    port("
set line_num 20540; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20541; puts $output_file ""
set line_num 20542; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20543; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20544; puts $output_file "      );"
set line_num 20545; puts $output_file " end component;"
set line_num 20546; puts $output_file "attribute syn_black_box of CLK_DIV10RSD : component is true;"
set line_num 20547; puts $output_file ""
set line_num 20548; puts $output_file "  component CLK_DIV12RSD"
set line_num 20549; puts $output_file "    generic("
set line_num 20550; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20551; puts $output_file "      DIVIDE_BY     : integer := 12;"
set line_num 20552; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20553; puts $output_file "      );"
set line_num 20554; puts $output_file ""
set line_num 20555; puts $output_file "    port("
set line_num 20556; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20557; puts $output_file ""
set line_num 20558; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20559; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20560; puts $output_file "       );"
set line_num 20561; puts $output_file " end component;"
set line_num 20562; puts $output_file "attribute syn_black_box of CLK_DIV12RSD : component is true;"
set line_num 20563; puts $output_file ""
set line_num 20564; puts $output_file "  component CLK_DIV14RSD"
set line_num 20565; puts $output_file "    generic("
set line_num 20566; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20567; puts $output_file "      DIVIDE_BY     : integer := 14;"
set line_num 20568; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20569; puts $output_file "      );"
set line_num 20570; puts $output_file ""
set line_num 20571; puts $output_file "    port("
set line_num 20572; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20573; puts $output_file ""
set line_num 20574; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20575; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20576; puts $output_file "      );"
set line_num 20577; puts $output_file " end component;"
set line_num 20578; puts $output_file "attribute syn_black_box of CLK_DIV14RSD : component is true;"
set line_num 20579; puts $output_file ""
set line_num 20580; puts $output_file "  component CLK_DIV16RSD"
set line_num 20581; puts $output_file "    generic("
set line_num 20582; puts $output_file "      DIVIDER_DELAY : integer := 1;"
set line_num 20583; puts $output_file "      DIVIDE_BY     : integer := 16;"
set line_num 20584; puts $output_file "      MAXPERCLKIN   : time    := 100 ns"
set line_num 20585; puts $output_file "      );"
set line_num 20586; puts $output_file ""
set line_num 20587; puts $output_file "    port("
set line_num 20588; puts $output_file "      CLKDV : out std_ulogic := '0';"
set line_num 20589; puts $output_file ""
set line_num 20590; puts $output_file "      CDRST : in  std_ulogic := '0';"
set line_num 20591; puts $output_file "      CLKIN : in  std_ulogic := '0'"
set line_num 20592; puts $output_file "       );"
set line_num 20593; puts $output_file "  end component;"
set line_num 20594; puts $output_file "attribute syn_black_box of CLK_DIV16RSD : component is true;"
set line_num 20595; puts $output_file ""
set line_num 20596; puts $output_file "  component LDG"
set line_num 20597; puts $output_file "    generic("
set line_num 20598; puts $output_file "      INIT : bit := '0' "
set line_num 20599; puts $output_file "      ); 	"
set line_num 20600; puts $output_file "    port("
set line_num 20601; puts $output_file "      Q : out std_ulogic;"
set line_num 20602; puts $output_file ""
set line_num 20603; puts $output_file "      D : in  std_ulogic;"
set line_num 20604; puts $output_file "      G : in  std_ulogic"
set line_num 20605; puts $output_file "      );"
set line_num 20606; puts $output_file "   end component;"
set line_num 20607; puts $output_file "attribute syn_black_box of LDG : component is true;"
set line_num 20608; puts $output_file ""
set line_num 20609; puts $output_file "  component BSCAN_VIRTEX4"
set line_num 20610; puts $output_file "    generic("
set line_num 20611; puts $output_file "      JTAG_CHAIN : integer       := 1);"
set line_num 20612; puts $output_file ""
set line_num 20613; puts $output_file "    port("
set line_num 20614; puts $output_file "      CAPTURE : out std_ulogic := 'H';"
set line_num 20615; puts $output_file "      DRCK    : out std_ulogic := 'H';"
set line_num 20616; puts $output_file "      RESET   : out std_ulogic := 'H';"
set line_num 20617; puts $output_file "      SEL     : out std_ulogic := 'L';"
set line_num 20618; puts $output_file "      SHIFT   : out std_ulogic := 'L';"
set line_num 20619; puts $output_file "      TDI     : out std_ulogic := 'L';"
set line_num 20620; puts $output_file "      UPDATE  : out std_ulogic := 'L';"
set line_num 20621; puts $output_file ""
set line_num 20622; puts $output_file "      TDO     : in  std_ulogic := 'X'"
set line_num 20623; puts $output_file "      );"
set line_num 20624; puts $output_file "  end component;"
set line_num 20625; puts $output_file "attribute syn_black_box of BSCAN_VIRTEX4 : component is true;"
set line_num 20626; puts $output_file ""
set line_num 20627; puts $output_file "  component CAPTURE_VIRTEX4"
set line_num 20628; puts $output_file "    port("
set line_num 20629; puts $output_file "      CAP : in std_ulogic;"
set line_num 20630; puts $output_file "      CLK : in std_ulogic"
set line_num 20631; puts $output_file "      );"
set line_num 20632; puts $output_file "  end component;"
set line_num 20633; puts $output_file "attribute syn_black_box of CAPTURE_VIRTEX4 : component is true;"
set line_num 20634; puts $output_file ""
set line_num 20635; puts $output_file "  component ICAP_VIRTEX4"
set line_num 20636; puts $output_file "    generic("
set line_num 20637; puts $output_file "      ICAP_WIDTH : string := \"X8\""
set line_num 20638; puts $output_file "    );"
set line_num 20639; puts $output_file ""
set line_num 20640; puts $output_file "    port("
set line_num 20641; puts $output_file ""
set line_num 20642; puts $output_file "      BUSY  : out std_ulogic;"
set line_num 20643; puts $output_file "      O     : out std_logic_vector(31 downto 0);"
set line_num 20644; puts $output_file ""
set line_num 20645; puts $output_file "      CE    : in  std_ulogic;"
set line_num 20646; puts $output_file "      CLK   : in  std_ulogic;"
set line_num 20647; puts $output_file "      I     : in  std_logic_vector(31 downto 0);"
set line_num 20648; puts $output_file "      WRITE : in  std_ulogic"
set line_num 20649; puts $output_file "      );"
set line_num 20650; puts $output_file "  end component;"
set line_num 20651; puts $output_file "attribute syn_black_box of ICAP_VIRTEX4 : component is true;"
set line_num 20652; puts $output_file ""
set line_num 20653; puts $output_file "  component STARTBUF_VIRTEX4"
set line_num 20654; puts $output_file "    port("
set line_num 20655; puts $output_file "      EOSOUT : out std_ulogic;"
set line_num 20656; puts $output_file "      GSROUT : out std_ulogic;"
set line_num 20657; puts $output_file "      GTSOUT : out std_ulogic;"
set line_num 20658; puts $output_file "      "
set line_num 20659; puts $output_file "      CLKIN  : in  std_ulogic := 'X';"
set line_num 20660; puts $output_file "      GSRIN  : in  std_ulogic := 'X';"
set line_num 20661; puts $output_file "      GTSIN  : in  std_ulogic := 'X';"
set line_num 20662; puts $output_file "      USRCCLKOIN  : in std_ulogic := 'X';"
set line_num 20663; puts $output_file "      USRCCLKTSIN : in std_ulogic := 'X';"
set line_num 20664; puts $output_file "      USRDONEOIN  : in std_ulogic := 'X';"
set line_num 20665; puts $output_file "      USRDONETSIN : in std_ulogic := 'X'"
set line_num 20666; puts $output_file "      );"
set line_num 20667; puts $output_file "  end component;"
set line_num 20668; puts $output_file "attribute syn_black_box of STARTBUF_VIRTEX4 : component is true;"
set line_num 20669; puts $output_file ""
set line_num 20670; puts $output_file "  component STARTUP_VIRTEX4"
set line_num 20671; puts $output_file "    port("
set line_num 20672; puts $output_file "      EOS : out std_ulogic;"
set line_num 20673; puts $output_file "      CLK : in  std_ulogic := 'X';"
set line_num 20674; puts $output_file "      GSR : in  std_ulogic := 'X';"
set line_num 20675; puts $output_file "      GTS : in  std_ulogic := 'X';"
set line_num 20676; puts $output_file "      USRCCLKO  : in std_ulogic := 'X';"
set line_num 20677; puts $output_file "      USRCCLKTS : in std_ulogic := 'X';"
set line_num 20678; puts $output_file "      USRDONEO  : in std_ulogic := 'X';"
set line_num 20679; puts $output_file "      USRDONETS : in std_ulogic := 'X'"
set line_num 20680; puts $output_file "      );"
set line_num 20681; puts $output_file "  end component;"
set line_num 20682; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX4 : component is true;"
set line_num 20683; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX4 : component is true;"
set line_num 20684; puts $output_file ""
set line_num 20685; puts $output_file "-- Components for Backward compatibility #####"
set line_num 20686; puts $output_file "component STARTUP_VIRTEX_GTS"
set line_num 20687; puts $output_file "   port(GTS: in std_logic);"
set line_num 20688; puts $output_file "end component;"
set line_num 20689; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX_GTS : component is true;"
set line_num 20690; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX_GTS: component is true;"
set line_num 20691; puts $output_file "attribute xc_alias of STARTUP_VIRTEX_GTS : component is \"STARTUP_VIRTEX\";"
set line_num 20692; puts $output_file ""
set line_num 20693; puts $output_file "component STARTUP_VIRTEX_GSR"
set line_num 20694; puts $output_file "   port(GSR: in std_logic);"
set line_num 20695; puts $output_file "end component;"
set line_num 20696; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX_GSR : component is true;"
set line_num 20697; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX_GSR: component is true;"
set line_num 20698; puts $output_file "attribute xc_alias of STARTUP_VIRTEX_GSR : component is \"STARTUP_VIRTEX\";"
set line_num 20699; puts $output_file ""
set line_num 20700; puts $output_file "component STARTUP_VIRTEX_CLK"
set line_num 20701; puts $output_file "   port( CLK: in std_logic);"
set line_num 20702; puts $output_file "end component;"
set line_num 20703; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX_CLK : component is true;"
set line_num 20704; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX_CLK: component is true;"
set line_num 20705; puts $output_file "attribute xc_alias of STARTUP_VIRTEX_CLK: component is \"STARTUP_VIRTEX\";"
set line_num 20706; puts $output_file ""
set line_num 20707; puts $output_file "component STARTUP_VIRTEX_ALL"
set line_num 20708; puts $output_file "   port(GSR,GTS,CLK: in std_logic);"
set line_num 20709; puts $output_file "end component;"
set line_num 20710; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX_ALL: component is true;"
set line_num 20711; puts $output_file "attribute xc_alias of STARTUP_VIRTEX_ALL: component is \"STARTUP_VIRTEX\";"
set line_num 20712; puts $output_file ""
set line_num 20713; puts $output_file "component STARTUP_SPARTAN2"
set line_num 20714; puts $output_file "   port( GSR, GTS, CLK: in std_logic);"
set line_num 20715; puts $output_file "end component;"
set line_num 20716; puts $output_file ""
set line_num 20717; puts $output_file "component STARTUP_SPARTAN2_GTS"
set line_num 20718; puts $output_file "   port(GTS: in std_logic);"
set line_num 20719; puts $output_file "end component;"
set line_num 20720; puts $output_file "attribute syn_black_box of STARTUP_SPARTAN2_GTS : component is true;"
set line_num 20721; puts $output_file "attribute syn_noprune of STARTUP_SPARTAN2_GTS: component is true;"
set line_num 20722; puts $output_file "attribute xc_alias of STARTUP_SPARTAN2_GTS : component is \"STARTUP_SPARTAN2\";"
set line_num 20723; puts $output_file ""
set line_num 20724; puts $output_file "component STARTUP_SPARTAN2_GSR"
set line_num 20725; puts $output_file "   port(GSR: in std_logic);"
set line_num 20726; puts $output_file "end component;"
set line_num 20727; puts $output_file "attribute syn_black_box of STARTUP_SPARTAN2_GSR : component is true;"
set line_num 20728; puts $output_file "attribute syn_noprune of STARTUP_SPARTAN2_GSR: component is true;"
set line_num 20729; puts $output_file "attribute xc_alias of STARTUP_SPARTAN2_GSR : component is \"STARTUP_SPARTAN2\";"
set line_num 20730; puts $output_file ""
set line_num 20731; puts $output_file "component STARTUP_SPARTAN2_CLK"
set line_num 20732; puts $output_file "   port( CLK: in std_logic);"
set line_num 20733; puts $output_file "end component;"
set line_num 20734; puts $output_file "attribute syn_black_box of STARTUP_SPARTAN2_CLK : component is true;"
set line_num 20735; puts $output_file "attribute syn_noprune of STARTUP_SPARTAN2_CLK: component is true;"
set line_num 20736; puts $output_file "attribute xc_alias of STARTUP_SPARTAN2_CLK: component is \"STARTUP_SPARTAN2\";"
set line_num 20737; puts $output_file ""
set line_num 20738; puts $output_file "component STARTUP_SPARTAN2_ALL"
set line_num 20739; puts $output_file "   port(GSR,GTS,CLK: in std_logic);"
set line_num 20740; puts $output_file "end component;"
set line_num 20741; puts $output_file "attribute syn_noprune of STARTUP_SPARTAN2_ALL: component is true;"
set line_num 20742; puts $output_file "attribute xc_alias of STARTUP_SPARTAN2_ALL: component is \"STARTUP_SPARTAN2\";"
set line_num 20743; puts $output_file ""
set line_num 20744; puts $output_file "attribute syn_black_box of SRLC16_1 : component is true;"
set line_num 20745; puts $output_file "component STARTUP_VIRTEX2_CLK"
set line_num 20746; puts $output_file " port ("
set line_num 20747; puts $output_file "   CLK : in std_logic"
set line_num 20748; puts $output_file " );"
set line_num 20749; puts $output_file "end component;"
set line_num 20750; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX2_CLK : component is true;"
set line_num 20751; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX2_CLK : component is true;"
set line_num 20752; puts $output_file "attribute xc_alias of STARTUP_VIRTEX2_CLK : component is \"STARTUP_VIRTEX2\";"
set line_num 20753; puts $output_file "component STARTUP_VIRTEX2_GSR"
set line_num 20754; puts $output_file " port ("
set line_num 20755; puts $output_file "   GSR : in std_logic"
set line_num 20756; puts $output_file " );"
set line_num 20757; puts $output_file "end component;"
set line_num 20758; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX2_GSR : component is true;"
set line_num 20759; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX2_GSR : component is true;"
set line_num 20760; puts $output_file "attribute xc_alias of STARTUP_VIRTEX2_GSR : component is \"STARTUP_VIRTEX2\";"
set line_num 20761; puts $output_file "component STARTUP_VIRTEX2_GTS"
set line_num 20762; puts $output_file " port ("
set line_num 20763; puts $output_file "   GTS : in std_logic"
set line_num 20764; puts $output_file " );"
set line_num 20765; puts $output_file "end component;"
set line_num 20766; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX2_GTS : component is true;"
set line_num 20767; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX2_GTS : component is true;"
set line_num 20768; puts $output_file "attribute xc_alias of STARTUP_VIRTEX2_GTS : component is \"STARTUP_VIRTEX2\";"
set line_num 20769; puts $output_file ""
set line_num 20770; puts $output_file "component STARTUP_VIRTEX2_ALL"
set line_num 20771; puts $output_file " port ("
set line_num 20772; puts $output_file "   CLK,GSR,GTS : in std_logic := '0'"
set line_num 20773; puts $output_file " );"
set line_num 20774; puts $output_file "end component;"
set line_num 20775; puts $output_file "attribute syn_black_box of STARTUP_VIRTEX2_ALL : component is true;"
set line_num 20776; puts $output_file "attribute syn_noprune of STARTUP_VIRTEX2_ALL : component is true;"
set line_num 20777; puts $output_file "attribute xc_alias of STARTUP_VIRTEX2_ALL : component is \"STARTUP_VIRTEX2\";"
set line_num 20778; puts $output_file ""
set line_num 20779; puts $output_file "-- End backward compatibility components"
set line_num 20780; puts $output_file "end VCOMPONENTS;"
set line_num 20781; puts $output_file ""
set line_num 20782; puts $output_file "--#### Start Entity-Architectures for legacy support #####"
set line_num 20783; puts $output_file ""
set line_num 20784; puts $output_file "-- The following Entity-Architectures are for "
set line_num 20785; puts $output_file "-- Supporting Legacy Synplify designs"
set line_num 20786; puts $output_file ""
set line_num 20787; puts $output_file "library IEEE;"
set line_num 20788; puts $output_file "use IEEE.std_logic_1164.all;"
set line_num 20789; puts $output_file "library synplify;"
set line_num 20790; puts $output_file "use synplify.attributes.all;"
set line_num 20791; puts $output_file "entity PULLUP is"
set line_num 20792; puts $output_file " port ("
set line_num 20793; puts $output_file "   O : out std_logic"
set line_num 20794; puts $output_file " );"
set line_num 20795; puts $output_file " attribute syn_not_a_driver : boolean;"
set line_num 20796; puts $output_file " attribute syn_not_a_driver of O : signal is true;"
set line_num 20797; puts $output_file "end entity PULLUP;"
set line_num 20798; puts $output_file ""
set line_num 20799; puts $output_file "architecture bb of PULLUP is"
set line_num 20800; puts $output_file "attribute syn_black_box of bb : architecture is true;"
set line_num 20801; puts $output_file "attribute syn_noprune of bb : architecture is true;"
set line_num 20802; puts $output_file "begin"
set line_num 20803; puts $output_file "end architecture bb;"
set line_num 20804; puts $output_file ""
set line_num 20805; puts $output_file "library ieee;"
set line_num 20806; puts $output_file "use ieee.std_logic_1164.all;"
set line_num 20807; puts $output_file "library synplify;"
set line_num 20808; puts $output_file "use synplify.attributes.all;"
set line_num 20809; puts $output_file "entity PULLDOWN is"
set line_num 20810; puts $output_file " port ("
set line_num 20811; puts $output_file "   O : out std_logic"
set line_num 20812; puts $output_file " );"
set line_num 20813; puts $output_file " attribute syn_not_a_driver : boolean;"
set line_num 20814; puts $output_file " attribute syn_not_a_driver of O : signal is true;"
set line_num 20815; puts $output_file "end entity PULLDOWN;"
set line_num 20816; puts $output_file ""
set line_num 20817; puts $output_file "architecture bb of PULLDOWN is"
set line_num 20818; puts $output_file "attribute syn_black_box of bb : architecture is true;"
set line_num 20819; puts $output_file "attribute syn_noprune of bb : architecture is true;"
set line_num 20820; puts $output_file "begin"
set line_num 20821; puts $output_file "end architecture bb;"
set line_num 20822; puts $output_file ""
set line_num 20823; puts $output_file "library ieee;"
set line_num 20824; puts $output_file "use ieee.std_logic_1164.all;"
set line_num 20825; puts $output_file "library synplify;"
set line_num 20826; puts $output_file "use synplify.attributes.all;"
set line_num 20827; puts $output_file "entity LUT1 is"
set line_num 20828; puts $output_file " generic (INIT : bit_vector(1 downto 0));"
set line_num 20829; puts $output_file " port ("
set line_num 20830; puts $output_file "   O : out std_logic;"
set line_num 20831; puts $output_file "   I0 : in std_logic"
set line_num 20832; puts $output_file " );"
set line_num 20833; puts $output_file "end entity LUT1;"
set line_num 20834; puts $output_file ""
set line_num 20835; puts $output_file "architecture lut of LUT1 is"
set line_num 20836; puts $output_file "attribute xc_map of lut : architecture is \"lut\";"
set line_num 20837; puts $output_file "attribute syn_black_box of lut : architecture is true;"
set line_num 20838; puts $output_file "begin"
set line_num 20839; puts $output_file "--O <= To_StdULogic(INIT(1)) when I0 = '1' else To_StdULogic(INIT(0));"
set line_num 20840; puts $output_file "end architecture lut;"
set line_num 20841; puts $output_file ""
set line_num 20842; puts $output_file "library ieee;"
set line_num 20843; puts $output_file "use ieee.std_logic_1164.all;"
set line_num 20844; puts $output_file "use ieee.std_logic_unsigned.all;"
set line_num 20845; puts $output_file "library synplify;"
set line_num 20846; puts $output_file "use synplify.attributes.all;"
set line_num 20847; puts $output_file "entity LUT2 is"
set line_num 20848; puts $output_file " generic (INIT : bit_vector(3 downto 0));"
set line_num 20849; puts $output_file " port ("
set line_num 20850; puts $output_file "   O : out std_logic;"
set line_num 20851; puts $output_file "  I0 : in std_logic;"
set line_num 20852; puts $output_file "  I1 : in std_logic"
set line_num 20853; puts $output_file " );"
set line_num 20854; puts $output_file "end entity LUT2;"
set line_num 20855; puts $output_file ""
set line_num 20856; puts $output_file "architecture lut of LUT2 is"
set line_num 20857; puts $output_file "attribute xc_map of lut : architecture is \"lut\";"
set line_num 20858; puts $output_file "attribute syn_black_box of lut : architecture is true;"
set line_num 20859; puts $output_file "--signal b : std_logic_vector(1 downto 0);"
set line_num 20860; puts $output_file "--signal tmp : integer range 0 to 7;"
set line_num 20861; puts $output_file "begin"
set line_num 20862; puts $output_file "--   b <= (I1, I0);"
set line_num 20863; puts $output_file "--   tmp <= conv_integer(b);"
set line_num 20864; puts $output_file "--   O <= To_StdULogic(INIT(tmp));"
set line_num 20865; puts $output_file "end architecture lut;"
set line_num 20866; puts $output_file ""
set line_num 20867; puts $output_file "library ieee;"
set line_num 20868; puts $output_file "use ieee.std_logic_1164.all;"
set line_num 20869; puts $output_file "use ieee.std_logic_unsigned.all;"
set line_num 20870; puts $output_file "library synplify;"
set line_num 20871; puts $output_file "use synplify.attributes.all;"
set line_num 20872; puts $output_file "entity LUT3 is"
set line_num 20873; puts $output_file " generic (INIT : bit_vector(7 downto 0));"
set line_num 20874; puts $output_file " port ("
set line_num 20875; puts $output_file "   O : out std_logic;"
set line_num 20876; puts $output_file "  I0 : in std_logic;"
set line_num 20877; puts $output_file "  I1 : in std_logic;"
set line_num 20878; puts $output_file "  I2 : in std_logic"
set line_num 20879; puts $output_file " );"
set line_num 20880; puts $output_file "end entity LUT3;"
set line_num 20881; puts $output_file ""
set line_num 20882; puts $output_file "architecture lut of LUT3 is"
set line_num 20883; puts $output_file "attribute xc_map of lut : architecture is \"lut\";"
set line_num 20884; puts $output_file "attribute syn_black_box of lut : architecture is true;"
set line_num 20885; puts $output_file "--signal b : std_logic_vector(2 downto 0);"
set line_num 20886; puts $output_file "--signal tmp : integer range 0 to 7;"
set line_num 20887; puts $output_file "begin"
set line_num 20888; puts $output_file "--   b <= (I2, I1, I0);"
set line_num 20889; puts $output_file "--   tmp <= conv_integer(b);"
set line_num 20890; puts $output_file "--   O <= To_StdULogic(INIT(tmp));"
set line_num 20891; puts $output_file "end architecture lut;"
set line_num 20892; puts $output_file ""
set line_num 20893; puts $output_file "library ieee;"
set line_num 20894; puts $output_file "use ieee.std_logic_1164.all;"
set line_num 20895; puts $output_file "use ieee.std_logic_unsigned.all;"
set line_num 20896; puts $output_file "library synplify;"
set line_num 20897; puts $output_file "use synplify.attributes.all;"
set line_num 20898; puts $output_file "entity LUT4 is"
set line_num 20899; puts $output_file " generic (INIT : bit_vector(15 downto 0));"
set line_num 20900; puts $output_file " port ("
set line_num 20901; puts $output_file "   O : out std_logic;"
set line_num 20902; puts $output_file "  I0 : in std_logic;"
set line_num 20903; puts $output_file "  I1 : in std_logic;"
set line_num 20904; puts $output_file "  I2 : in std_logic;"
set line_num 20905; puts $output_file "  I3 : in std_logic"
set line_num 20906; puts $output_file "  );"
set line_num 20907; puts $output_file "end entity LUT4;"
set line_num 20908; puts $output_file ""
set line_num 20909; puts $output_file "architecture lut of LUT4 is"
set line_num 20910; puts $output_file "attribute xc_map of lut : architecture is \"lut\";"
set line_num 20911; puts $output_file "attribute syn_black_box of lut : architecture is true;"
set line_num 20912; puts $output_file "--signal b : std_logic_vector(3 downto 0);"
set line_num 20913; puts $output_file "--signal tmp : integer range 0 to 15;"
set line_num 20914; puts $output_file "begin"
set line_num 20915; puts $output_file "--  b <= (I3, I2, I1, I0);"
set line_num 20916; puts $output_file "--  tmp <= conv_integer(b);"
set line_num 20917; puts $output_file "--  O <= To_StdUlogic(INIT(tmp));"
set line_num 20918; puts $output_file "end architecture lut;"
set line_num 20919; puts $output_file ""
set line_num 20920; puts $output_file "library IEEE;"
set line_num 20921; puts $output_file "use IEEE.std_logic_1164.all;"
set line_num 20922; puts $output_file "library virtex;"
set line_num 20923; puts $output_file "use virtex.components.all;"
set line_num 20924; puts $output_file "library synplify;"
set line_num 20925; puts $output_file "use synplify.attributes.all;"
set line_num 20926; puts $output_file "entity STARTUP_VIRTEX is"
set line_num 20927; puts $output_file "   port(GSR, GTS, CLK: in std_logic := '0');"
set line_num 20928; puts $output_file "end STARTUP_VIRTEX;"
set line_num 20929; puts $output_file ""
set line_num 20930; puts $output_file "architecture struct of STARTUP_VIRTEX is"
set line_num 20931; puts $output_file "attribute syn_noprune of struct : architecture is true;"
set line_num 20932; puts $output_file "begin"
set line_num 20933; puts $output_file "  gsr0 : STARTUP_VIRTEX_GSR port map ( GSR => GSR );"
set line_num 20934; puts $output_file "  gts0 : STARTUP_VIRTEX_GTS port map ( GTS => GTS );"
set line_num 20935; puts $output_file "  clk0 : STARTUP_VIRTEX_CLK port map ( CLK => CLK);"
set line_num 20936; puts $output_file "end struct;"
set line_num 20937; puts $output_file ""
set line_num 20938; puts $output_file "library IEEE;"
set line_num 20939; puts $output_file "use IEEE.std_logic_1164.all;"
set line_num 20940; puts $output_file "library virtex;"
set line_num 20941; puts $output_file "use virtex.components.all;"
set line_num 20942; puts $output_file "library synplify;"
set line_num 20943; puts $output_file "use synplify.attributes.all;"
set line_num 20944; puts $output_file "entity STARTUP_SPARTAN2 is"
set line_num 20945; puts $output_file "   port(GSR, GTS, CLK: in std_logic := '0');"
set line_num 20946; puts $output_file "end STARTUP_SPARTAN2;"
set line_num 20947; puts $output_file ""
set line_num 20948; puts $output_file "architecture struct of STARTUP_SPARTAN2 is"
set line_num 20949; puts $output_file "attribute syn_noprune of struct : architecture is true;"
set line_num 20950; puts $output_file "begin"
set line_num 20951; puts $output_file "  gsr0 : STARTUP_SPARTAN2_GSR port map ( GSR => GSR );"
set line_num 20952; puts $output_file "  gts0 : STARTUP_SPARTAN2_GTS port map ( GTS => GTS );"
set line_num 20953; puts $output_file "  clk0 : STARTUP_SPARTAN2_CLK port map ( CLK => CLK);"
set line_num 20954; puts $output_file "end struct;"
set line_num 20955; puts $output_file ""
set line_num 20956; puts $output_file "library IEEE;"
set line_num 20957; puts $output_file "use IEEE.std_logic_1164.all;"
set line_num 20958; puts $output_file "library virtex2;"
set line_num 20959; puts $output_file "use virtex2.components.all;"
set line_num 20960; puts $output_file "library synplify;"
set line_num 20961; puts $output_file "use synplify.attributes.all;"
set line_num 20962; puts $output_file "entity STARTUP_VIRTEX2 is"
set line_num 20963; puts $output_file "   port(CLK, GSR, GTS: in std_logic := '0');"
set line_num 20964; puts $output_file "end STARTUP_VIRTEX2;"
set line_num 20965; puts $output_file ""
set line_num 20966; puts $output_file "architecture struct of STARTUP_VIRTEX2 is"
set line_num 20967; puts $output_file "attribute syn_noprune of struct : architecture is true;"
set line_num 20968; puts $output_file "begin"
set line_num 20969; puts $output_file "  gsr0 : STARTUP_VIRTEX2_GSR port map ( GSR => GSR );"
set line_num 20970; puts $output_file "  gts0 : STARTUP_VIRTEX2_GTS port map ( GTS => GTS );"
set line_num 20971; puts $output_file "  clk0 : STARTUP_VIRTEX2_CLK port map ( CLK => CLK);"
set line_num 20972; puts $output_file "end struct;"
set line_num 20973; puts $output_file ""
set line_num 20974; puts $output_file ""
set line_num 20975; puts $output_file "--------------------------------"
set line_num 20976;  } else {
set line_num 20977; puts $output_file "entity unisim_void is"
set line_num 20978; puts $output_file "end unisim_void;"
set line_num 20979;  }
close $output_file
