{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 10:35:45 2018 " "Info: Processing started: Mon Jan 08 10:35:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "91 91 " "Warning: No exact pin location assignment(s) for 91 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { BUS[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[7\] " "Info: Pin MUX_OUT\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[6\] " "Info: Pin MUX_OUT\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[5\] " "Info: Pin MUX_OUT\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[4\] " "Info: Pin MUX_OUT\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[3\] " "Info: Pin MUX_OUT\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[2\] " "Info: Pin MUX_OUT\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[1\] " "Info: Pin MUX_OUT\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUX_OUT\[0\] " "Info: Pin MUX_OUT\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { MUX_OUT[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 720 896 -384 "MUX_OUT\[7..0\]" "" } { -408 664 740 -392 "MUX_OUT\[7..0\]" "" } { 216 272 348 232 "MUX_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Info: Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Info: Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Info: Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Info: Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Info: Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Info: Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Info: Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Info: Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ALU_OUT[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 1016 1192 -232 "ALU_OUT\[7..0\]" "" } { -256 960 1035 -240 "ALU_OUT\[7..0\]" "" } { 280 696 771 296 "ALU_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SM_OUT " "Info: Pin SM_OUT not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { SM_OUT } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -160 808 984 -144 "SM_OUT" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM_OUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[7\] " "Info: Pin A_PORT\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[6\] " "Info: Pin A_PORT\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[5\] " "Info: Pin A_PORT\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[4\] " "Info: Pin A_PORT\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[3\] " "Info: Pin A_PORT\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[2\] " "Info: Pin A_PORT\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[1\] " "Info: Pin A_PORT\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_PORT\[0\] " "Info: Pin A_PORT\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { A_PORT[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -352 1008 1184 -336 "A_PORT\[7..0\]" "" } { -360 960 1028 -344 "A_PORT\[7..0\]" "" } { 448 704 772 464 "A_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PORT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[7\] " "Info: Pin B_PORT\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[6\] " "Info: Pin B_PORT\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[5\] " "Info: Pin B_PORT\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[4\] " "Info: Pin B_PORT\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[3\] " "Info: Pin B_PORT\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[2\] " "Info: Pin B_PORT\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[1\] " "Info: Pin B_PORT\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_PORT\[0\] " "Info: Pin B_PORT\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { B_PORT[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -400 992 1168 -384 "B_PORT\[7..0\]" "" } { -408 952 1020 -392 "B_PORT\[7..0\]" "" } { 464 712 792 480 "B_PORT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_PORT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -272 1016 1192 -256 "S\[3..0\]" "" } { -280 960 1016 -264 "S\[3..0\]" "" } { -32 952 985 -16 "S\[3..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -272 1016 1192 -256 "S\[3..0\]" "" } { -280 960 1016 -264 "S\[3..0\]" "" } { -32 952 985 -16 "S\[3..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -272 1016 1192 -256 "S\[3..0\]" "" } { -280 960 1016 -264 "S\[3..0\]" "" } { -32 952 985 -16 "S\[3..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { S[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -272 1016 1192 -256 "S\[3..0\]" "" } { -280 960 1016 -264 "S\[3..0\]" "" } { -32 952 985 -16 "S\[3..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { IR[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 1016 1192 -296 "IR\[7..0\]" "" } { -320 960 1016 -304 "IR\[7..0\]" "" } { -8 664 711 8 "IR\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_Add\[1\] " "Info: Pin R_Add\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { R_Add[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -280 568 744 -264 "R_Add\[1..0\]" "" } { -288 528 587 -272 "R_Add\[1..0\]" "" } { -16 984 1064 0 "R_Add\[1..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_Add\[0\] " "Info: Pin R_Add\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { R_Add[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -280 568 744 -264 "R_Add\[1..0\]" "" } { -288 528 587 -272 "R_Add\[1..0\]" "" } { -16 984 1064 0 "R_Add\[1..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_Add\[1\] " "Info: Pin W_Add\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { W_Add[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 576 752 -232 "W_Add\[1..0\]" "" } { -256 536 597 -240 "W_Add\[1..0\]" "" } { 0 952 1023 16 "W_Add\[1..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_Add\[0\] " "Info: Pin W_Add\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { W_Add[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -248 576 752 -232 "W_Add\[1..0\]" "" } { -256 536 597 -240 "W_Add\[1..0\]" "" } { 0 952 1023 16 "W_Add\[1..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_Add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[7\] " "Info: Pin PC_OUT\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[6\] " "Info: Pin PC_OUT\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[5\] " "Info: Pin PC_OUT\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[4\] " "Info: Pin PC_OUT\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[3\] " "Info: Pin PC_OUT\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[2\] " "Info: Pin PC_OUT\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[1\] " "Info: Pin PC_OUT\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_OUT\[0\] " "Info: Pin PC_OUT\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_OUT[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 600 176 352 616 "PC_OUT\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_OUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[7\] " "Info: Pin RA\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[6\] " "Info: Pin RA\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[5\] " "Info: Pin RA\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[4\] " "Info: Pin RA\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[3\] " "Info: Pin RA\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[2\] " "Info: Pin RA\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Info: Pin RA\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Info: Pin RA\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RA[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 488 800 976 504 "RA\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[7\] " "Info: Pin RB\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[6\] " "Info: Pin RB\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[5\] " "Info: Pin RB\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[4\] " "Info: Pin RB\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[3\] " "Info: Pin RB\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[2\] " "Info: Pin RB\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[1\] " "Info: Pin RB\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[0\] " "Info: Pin RB\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RB[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 504 800 976 520 "RB\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[7\] " "Info: Pin RC\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[7] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[6\] " "Info: Pin RC\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[6] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[5\] " "Info: Pin RC\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[5] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[4\] " "Info: Pin RC\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[4] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[3\] " "Info: Pin RC\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[3] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[2\] " "Info: Pin RC\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[2] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[1\] " "Info: Pin RC\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[1] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RC\[0\] " "Info: Pin RC\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { RC[0] } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { 520 800 976 536 "RC\[7..0\]" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -168 160 328 -152 "reset" "" } { 528 520 554 544 "reset" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:inst7\|tmp " "Info: Destination node CPU_SM:inst7\|tmp" {  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_SM:inst7|tmp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU:inst\|Mux6~0  " "Info: Automatically promoted node CPU_ALU:inst\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU:inst\|ALU_out\[0\]_116 " "Info: Destination node CPU_ALU:inst\|ALU_out\[0\]_116" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU:inst|ALU_out[0]_116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU:inst|Mux6~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SHIFT:inst8\|Data_out\[7\]~23  " "Info: Automatically promoted node CPU_SHIFT:inst8\|Data_out\[7\]~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SHIFT:inst8\|Data_out\[0\]_68 " "Info: Destination node CPU_SHIFT:inst8\|Data_out\[0\]_68" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_SHIFT:inst8|Data_out[0]_68 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_SHIFT:inst8|Data_out[7]~23 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_order:inst3\|F_BUS~1  " "Info: Automatically promoted node cpu_order:inst3\|F_BUS~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_order:inst3\|S\[3\] " "Info: Destination node cpu_order:inst3\|S\[3\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|S[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_order:inst3\|S\[2\] " "Info: Destination node cpu_order:inst3\|S\[2\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|S[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_order:inst3\|S\[1\] " "Info: Destination node cpu_order:inst3\|S\[1\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|S[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_order:inst3\|S\[0\] " "Info: Destination node cpu_order:inst3\|S\[0\]" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|S[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_order:inst3\|F_BUS " "Info: Destination node cpu_order:inst3\|F_BUS" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|F_BUS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|F_BUS~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_order:inst3\|Mux12~0  " "Info: Automatically promoted node cpu_order:inst3\|Mux12~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_order:inst3\|F_BUS~1 " "Info: Destination node cpu_order:inst3\|F_BUS~1" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|F_BUS~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|Mux12~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:inst7\|tmp  " "Info: Automatically promoted node CPU_SM:inst7\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[7\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[7\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[6\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[6\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[5\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[5\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[4\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[4\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[3\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[3\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[2\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[2\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[1\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[1\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR_REGISTER:inst1\|R_IR\[0\] " "Info: Destination node CPU_IR_REGISTER:inst1\|R_IR\[0\]" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_IR_REGISTER.vhd" 19 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR_REGISTER:inst1|R_IR[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_PC:inst5\|R_PC\[7\] " "Info: Destination node CPU_PC:inst5\|R_PC\[7\]" {  } { { "CPU_PC.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_PC.vhd" 21 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PC:inst5|R_PC[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_PC:inst5\|R_PC\[6\] " "Info: Destination node CPU_PC:inst5\|R_PC\[6\]" {  } { { "CPU_PC.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_PC.vhd" 21 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_PC:inst5|R_PC[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_SM:inst7|tmp } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -168 160 328 -152 "reset" "" } { 528 520 554 544 "reset" "" } } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "89 unused 3.3V 0 89 0 " "Info: Number of I/O pins in group: 89 (unused VREF, 3.3V VCCIO, 0 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register cpu_order:inst3\|W_Add\[0\] register CPU_RAM:inst12\|mem~184 -13.096 ns " "Info: Slack time is -13.096 ns between source register \"cpu_order:inst3\|W_Add\[0\]\" and destination register \"CPU_RAM:inst12\|mem~184\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-7.206 ns + Largest register register " "Info: + Largest register to register requirement is -7.206 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 496 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns CPU_RAM:inst12\|mem~184 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~184'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl CPU_RAM:inst12|mem~184 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 496 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns CPU_RAM:inst12\|mem~184 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~184'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl CPU_RAM:inst12|mem~184 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.457 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.712 ns) 3.853 ns CPU_SM:inst7\|tmp 2 REG Unassigned 29 " "Info: 2: + IC(2.354 ns) + CELL(0.712 ns) = 3.853 ns; Loc. = Unassigned; Fanout = 29; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.378 ns) 5.080 ns cpu_order:inst3\|F_BUS~1 3 COMB Unassigned 6 " "Info: 3: + IC(0.849 ns) + CELL(0.378 ns) = 5.080 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'cpu_order:inst3\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CPU_SM:inst7|tmp cpu_order:inst3|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 7.326 ns cpu_order:inst3\|F_BUS~1clkctrl 4 COMB Unassigned 5 " "Info: 4: + IC(2.246 ns) + CELL(0.000 ns) = 7.326 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'cpu_order:inst3\|F_BUS~1clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 8.457 ns cpu_order:inst3\|W_Add\[0\] 5 REG Unassigned 11 " "Info: 5: + IC(1.078 ns) + CELL(0.053 ns) = 8.457 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'cpu_order:inst3\|W_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 22.82 % ) " "Info: Total cell delay = 1.930 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.527 ns ( 77.18 % ) " "Info: Total interconnect delay = 6.527 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.059 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 10.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(0.712 ns) 3.853 ns CPU_SM:inst7\|tmp 2 REG Unassigned 29 " "Info: 2: + IC(2.354 ns) + CELL(0.712 ns) = 3.853 ns; Loc. = Unassigned; Fanout = 29; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.053 ns) 5.080 ns cpu_order:inst3\|tmp\[3\] 3 REG Unassigned 3 " "Info: 3: + IC(1.174 ns) + CELL(0.053 ns) = 5.080 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'cpu_order:inst3\|tmp\[3\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CPU_SM:inst7|tmp cpu_order:inst3|tmp[3] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.272 ns) 5.881 ns cpu_order:inst3\|Mux12~0 4 COMB Unassigned 2 " "Info: 4: + IC(0.529 ns) + CELL(0.272 ns) = 5.881 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'cpu_order:inst3\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { cpu_order:inst3|tmp[3] cpu_order:inst3|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 6.682 ns cpu_order:inst3\|F_BUS~1 5 COMB Unassigned 6 " "Info: 5: + IC(0.444 ns) + CELL(0.357 ns) = 6.682 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'cpu_order:inst3\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 8.928 ns cpu_order:inst3\|F_BUS~1clkctrl 6 COMB Unassigned 5 " "Info: 6: + IC(2.246 ns) + CELL(0.000 ns) = 8.928 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'cpu_order:inst3\|F_BUS~1clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 10.059 ns cpu_order:inst3\|W_Add\[0\] 7 REG Unassigned 11 " "Info: 7: + IC(1.078 ns) + CELL(0.053 ns) = 10.059 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'cpu_order:inst3\|W_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 22.21 % ) " "Info: Total cell delay = 2.234 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.825 ns ( 77.79 % ) " "Info: Total interconnect delay = 7.825 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.890 ns - Longest register register " "Info: - Longest register to register delay is 5.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_order:inst3\|W_Add\[0\] 1 REG Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'cpu_order:inst3\|W_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.401 ns CPU_REGISTER_GROUP:inst17\|Mux14~0 2 COMB Unassigned 6 " "Info: 2: + IC(0.247 ns) + CELL(0.154 ns) = 0.401 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux14~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux14~0 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 0.802 ns CPU_MUX:inst2\|data_out\[1\]~16 3 COMB Unassigned 174 " "Info: 3: + IC(0.044 ns) + CELL(0.357 ns) = 0.802 ns; Loc. = Unassigned; Fanout = 174; COMB Node = 'CPU_MUX:inst2\|data_out\[1\]~16'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU_REGISTER_GROUP:inst17|Mux14~0 CPU_MUX:inst2|data_out[1]~16 } "NODE_NAME" } } { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.053 ns) 1.808 ns CPU_RAM:inst12\|mem~619 4 COMB Unassigned 1 " "Info: 4: + IC(0.953 ns) + CELL(0.053 ns) = 1.808 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~619'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.378 ns) 2.947 ns CPU_RAM:inst12\|mem~623 5 COMB Unassigned 1 " "Info: 5: + IC(0.761 ns) + CELL(0.378 ns) = 2.947 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~623'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.272 ns) 3.784 ns CPU_RAM:inst12\|mem~628 6 COMB Unassigned 2 " "Info: 6: + IC(0.565 ns) + CELL(0.272 ns) = 3.784 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'CPU_RAM:inst12\|mem~628'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.053 ns) 4.558 ns CPU_SHIFT:inst8\|Data_out\[0\]~49 7 COMB Unassigned 61 " "Info: 7: + IC(0.721 ns) + CELL(0.053 ns) = 4.558 ns; Loc. = Unassigned; Fanout = 61; COMB Node = 'CPU_SHIFT:inst8\|Data_out\[0\]~49'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~49 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.155 ns) 5.890 ns CPU_RAM:inst12\|mem~184 8 REG Unassigned 1 " "Info: 8: + IC(1.177 ns) + CELL(0.155 ns) = 5.890 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~184'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { CPU_SHIFT:inst8|Data_out[0]~49 CPU_RAM:inst12|mem~184 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 24.14 % ) " "Info: Total cell delay = 1.422 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 75.86 % ) " "Info: Total interconnect delay = 4.468 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux14~0 CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~49 CPU_RAM:inst12|mem~184 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux14~0 CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~49 CPU_RAM:inst12|mem~184 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.890 ns register register " "Info: Estimated most critical path is register to register delay of 5.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_order:inst3\|W_Add\[0\] 1 REG LAB_X22_Y14 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y14; Fanout = 11; REG Node = 'cpu_order:inst3\|W_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.401 ns CPU_REGISTER_GROUP:inst17\|Mux14~0 2 COMB LAB_X22_Y14 6 " "Info: 2: + IC(0.247 ns) + CELL(0.154 ns) = 0.401 ns; Loc. = LAB_X22_Y14; Fanout = 6; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux14~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux14~0 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 0.802 ns CPU_MUX:inst2\|data_out\[1\]~16 3 COMB LAB_X22_Y14 174 " "Info: 3: + IC(0.044 ns) + CELL(0.357 ns) = 0.802 ns; Loc. = LAB_X22_Y14; Fanout = 174; COMB Node = 'CPU_MUX:inst2\|data_out\[1\]~16'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU_REGISTER_GROUP:inst17|Mux14~0 CPU_MUX:inst2|data_out[1]~16 } "NODE_NAME" } } { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.053 ns) 1.808 ns CPU_RAM:inst12\|mem~619 4 COMB LAB_X19_Y11 1 " "Info: 4: + IC(0.953 ns) + CELL(0.053 ns) = 1.808 ns; Loc. = LAB_X19_Y11; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~619'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.378 ns) 2.947 ns CPU_RAM:inst12\|mem~623 5 COMB LAB_X19_Y18 1 " "Info: 5: + IC(0.761 ns) + CELL(0.378 ns) = 2.947 ns; Loc. = LAB_X19_Y18; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~623'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.272 ns) 3.784 ns CPU_RAM:inst12\|mem~628 6 COMB LAB_X18_Y14 2 " "Info: 6: + IC(0.565 ns) + CELL(0.272 ns) = 3.784 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'CPU_RAM:inst12\|mem~628'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.053 ns) 4.558 ns CPU_SHIFT:inst8\|Data_out\[0\]~49 7 COMB LAB_X18_Y15 61 " "Info: 7: + IC(0.721 ns) + CELL(0.053 ns) = 4.558 ns; Loc. = LAB_X18_Y15; Fanout = 61; COMB Node = 'CPU_SHIFT:inst8\|Data_out\[0\]~49'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~49 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.155 ns) 5.890 ns CPU_RAM:inst12\|mem~184 8 REG LAB_X25_Y13 1 " "Info: 8: + IC(1.177 ns) + CELL(0.155 ns) = 5.890 ns; Loc. = LAB_X25_Y13; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~184'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { CPU_SHIFT:inst8|Data_out[0]~49 CPU_RAM:inst12|mem~184 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 24.14 % ) " "Info: Total cell delay = 1.422 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 75.86 % ) " "Info: Total interconnect delay = 4.468 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux14~0 CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~49 CPU_RAM:inst12|mem~184 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "1 " "Info: Duplicated 1 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "89 " "Warning: Found 89 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[7\] 0 " "Info: Pin \"MUX_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[6\] 0 " "Info: Pin \"MUX_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[5\] 0 " "Info: Pin \"MUX_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[4\] 0 " "Info: Pin \"MUX_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[3\] 0 " "Info: Pin \"MUX_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[2\] 0 " "Info: Pin \"MUX_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[1\] 0 " "Info: Pin \"MUX_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MUX_OUT\[0\] 0 " "Info: Pin \"MUX_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[7\] 0 " "Info: Pin \"ALU_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[6\] 0 " "Info: Pin \"ALU_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[5\] 0 " "Info: Pin \"ALU_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[4\] 0 " "Info: Pin \"ALU_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[3\] 0 " "Info: Pin \"ALU_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[2\] 0 " "Info: Pin \"ALU_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[1\] 0 " "Info: Pin \"ALU_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[0\] 0 " "Info: Pin \"ALU_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SM_OUT 0 " "Info: Pin \"SM_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[7\] 0 " "Info: Pin \"A_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[6\] 0 " "Info: Pin \"A_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[5\] 0 " "Info: Pin \"A_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[4\] 0 " "Info: Pin \"A_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[3\] 0 " "Info: Pin \"A_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[2\] 0 " "Info: Pin \"A_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[1\] 0 " "Info: Pin \"A_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_PORT\[0\] 0 " "Info: Pin \"A_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[7\] 0 " "Info: Pin \"B_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[6\] 0 " "Info: Pin \"B_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[5\] 0 " "Info: Pin \"B_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[4\] 0 " "Info: Pin \"B_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[3\] 0 " "Info: Pin \"B_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[2\] 0 " "Info: Pin \"B_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[1\] 0 " "Info: Pin \"B_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_PORT\[0\] 0 " "Info: Pin \"B_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_Add\[1\] 0 " "Info: Pin \"R_Add\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_Add\[0\] 0 " "Info: Pin \"R_Add\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_Add\[1\] 0 " "Info: Pin \"W_Add\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_Add\[0\] 0 " "Info: Pin \"W_Add\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[7\] 0 " "Info: Pin \"PC_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[6\] 0 " "Info: Pin \"PC_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[5\] 0 " "Info: Pin \"PC_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[4\] 0 " "Info: Pin \"PC_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[3\] 0 " "Info: Pin \"PC_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[2\] 0 " "Info: Pin \"PC_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[1\] 0 " "Info: Pin \"PC_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_OUT\[0\] 0 " "Info: Pin \"PC_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[7\] 0 " "Info: Pin \"RA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[6\] 0 " "Info: Pin \"RA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[5\] 0 " "Info: Pin \"RA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[4\] 0 " "Info: Pin \"RA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[3\] 0 " "Info: Pin \"RA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[2\] 0 " "Info: Pin \"RA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[1\] 0 " "Info: Pin \"RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[0\] 0 " "Info: Pin \"RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[7\] 0 " "Info: Pin \"RB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[6\] 0 " "Info: Pin \"RB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[5\] 0 " "Info: Pin \"RB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[4\] 0 " "Info: Pin \"RB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[3\] 0 " "Info: Pin \"RB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[2\] 0 " "Info: Pin \"RB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[1\] 0 " "Info: Pin \"RB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RB\[0\] 0 " "Info: Pin \"RB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[7\] 0 " "Info: Pin \"RC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[6\] 0 " "Info: Pin \"RC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[5\] 0 " "Info: Pin \"RC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[4\] 0 " "Info: Pin \"RC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[3\] 0 " "Info: Pin \"RC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[2\] 0 " "Info: Pin \"RC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[1\] 0 " "Info: Pin \"RC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RC\[0\] 0 " "Info: Pin \"RC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 10:35:51 2018 " "Info: Processing ended: Mon Jan 08 10:35:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
