Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 22 20:46:39 2019
| Host         : daniel-XPS-15-9570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Controller_TEST_timing_summary_routed.rpt -pb Controller_TEST_timing_summary_routed.pb -rpx Controller_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.785        0.000                      0                  484        0.106        0.000                      0                  484        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.785        0.000                      0                  484        0.106        0.000                      0                  484        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 DUT/ENCODER_2/shift_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.461ns (27.905%)  route 3.775ns (72.095%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.618     5.139    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  DUT/ENCODER_2/shift_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DUT/ENCODER_2/shift_b_reg[3]/Q
                         net (fo=3, routed)           1.107     6.702    DUT/ENCODER_2/shift_b[3]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  DUT/ENCODER_2/state[1]_i_8__0/O
                         net (fo=6, routed)           0.847     7.673    DUT/ENCODER_2/p_0_in
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.150     7.823 r  DUT/ENCODER_2/state[1]_i_7__0/O
                         net (fo=10, routed)          0.851     8.674    DUT/ENCODER_2/p_1_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.383     9.057 r  DUT/ENCODER_2/state[0]_i_2__0/O
                         net (fo=2, routed)           0.970    10.027    DUT/ENCODER_2/state[0]_i_2__0_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I0_O)        0.348    10.375 r  DUT/ENCODER_2/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.375    DUT/ENCODER_2/state[0]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  DUT/ENCODER_2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  DUT/ENCODER_2/state_reg[0]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.079    15.160    DUT/ENCODER_2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 DUT/ENCODER_2/shift_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/prevstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.461ns (29.423%)  route 3.504ns (70.577%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.618     5.139    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  DUT/ENCODER_2/shift_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DUT/ENCODER_2/shift_b_reg[3]/Q
                         net (fo=3, routed)           1.107     6.702    DUT/ENCODER_2/shift_b[3]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  DUT/ENCODER_2/state[1]_i_8__0/O
                         net (fo=6, routed)           0.847     7.673    DUT/ENCODER_2/p_0_in
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.150     7.823 r  DUT/ENCODER_2/state[1]_i_7__0/O
                         net (fo=10, routed)          0.851     8.674    DUT/ENCODER_2/p_1_in
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.383     9.057 r  DUT/ENCODER_2/state[0]_i_2__0/O
                         net (fo=2, routed)           0.700     9.757    DUT/ENCODER_2/state[0]_i_2__0_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.348    10.105 r  DUT/ENCODER_2/prevstate[0]_i_1/O
                         net (fo=1, routed)           0.000    10.105    DUT/ENCODER_2/prevstate[0]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  DUT/ENCODER_2/prevstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  DUT/ENCODER_2/prevstate_reg[0]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.077    15.158    DUT/ENCODER_2/prevstate_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 DUT/SPI/UTRNS/shiftsck_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/URECI/shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.024ns (21.916%)  route 3.648ns (78.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.620     5.141    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  DUT/SPI/UTRNS/shiftsck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  DUT/SPI/UTRNS/shiftsck_reg[0]/Q
                         net (fo=5, routed)           0.693     6.291    DUT/SPI/UTRNS/shiftsck_reg[0]_0[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I1_O)        0.124     6.415 r  DUT/SPI/UTRNS/FSM_sequential_state_reci[0]_i_2/O
                         net (fo=3, routed)           0.659     7.074    DUT/SPI/URECI/FSM_sequential_state_reci_reg[0]_0
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.118     7.192 f  DUT/SPI/URECI/shift[15]_i_2/O
                         net (fo=16, routed)          1.777     8.968    DUT/SPI/URECI/shift[15]_i_2_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I0_O)        0.326     9.294 r  DUT/SPI/URECI/shift[4]_i_1/O
                         net (fo=1, routed)           0.519     9.814    DUT/SPI/URECI/shift[4]_i_1_n_0
    SLICE_X5Y17          FDRE                                         r  DUT/SPI/URECI/shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.509    14.850    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  DUT/SPI/URECI/shift_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    DUT/SPI/URECI/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 DUT/ENCODER_2/shift_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.178ns (24.467%)  route 3.637ns (75.533%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.618     5.139    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  DUT/ENCODER_2/shift_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  DUT/ENCODER_2/shift_b_reg[3]/Q
                         net (fo=3, routed)           1.107     6.702    DUT/ENCODER_2/shift_b[3]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.826 r  DUT/ENCODER_2/state[1]_i_8__0/O
                         net (fo=6, routed)           0.673     7.499    DUT/ENCODER_2/p_0_in
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.146     7.645 r  DUT/ENCODER_2/state[1]_i_6__0/O
                         net (fo=10, routed)          1.192     8.837    DUT/ENCODER_2/state1__0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.328     9.165 r  DUT/ENCODER_2/state[1]_i_3__0/O
                         net (fo=1, routed)           0.665     9.830    DUT/ENCODER_2/state[1]_i_3__0_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.124     9.954 r  DUT/ENCODER_2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.954    DUT/ENCODER_2/state[1]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  DUT/ENCODER_2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.502    14.843    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  DUT/ENCODER_2/state_reg[1]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.029    15.110    DUT/ENCODER_2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 DUT/ENCODER_1/shift_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.418ns (30.291%)  route 3.263ns (69.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.627     5.148    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  DUT/ENCODER_1/shift_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  DUT/ENCODER_1/shift_b_reg[3]/Q
                         net (fo=3, routed)           0.711     6.315    DUT/ENCODER_1/shift_b[3]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  DUT/ENCODER_1/state[1]_i_8/O
                         net (fo=6, routed)           0.818     7.257    DUT/ENCODER_1/p_0_in
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.152     7.409 r  DUT/ENCODER_1/state[1]_i_7/O
                         net (fo=10, routed)          1.050     8.459    DUT/ENCODER_1/p_1_in
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.354     8.813 r  DUT/ENCODER_1/state[1]_i_4/O
                         net (fo=2, routed)           0.684     9.498    DUT/ENCODER_1/prevstate__1
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     9.830 r  DUT/ENCODER_1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.830    DUT/ENCODER_1/state[1]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  DUT/ENCODER_1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.507    14.848    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  DUT/ENCODER_1/state_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.029    15.116    DUT/ENCODER_1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 DUT/SPI/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.620     5.141    DUT/SPI/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  DUT/SPI/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          1.298     6.957    DUT/SPI/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.081 r  DUT/SPI/data_controller_o[15]_i_2/O
                         net (fo=17, routed)          0.735     7.816    DUT/SPI/data_controller_o[15]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  DUT/SPI/data_controller_o[15]_i_1/O
                         net (fo=16, routed)          1.307     9.246    DUT/SPI/data_controller_o[15]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.506    14.847    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.548    DUT/SPI/data_controller_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 DUT/SPI/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.620     5.141    DUT/SPI/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  DUT/SPI/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          1.298     6.957    DUT/SPI/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.081 r  DUT/SPI/data_controller_o[15]_i_2/O
                         net (fo=17, routed)          0.735     7.816    DUT/SPI/data_controller_o[15]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  DUT/SPI/data_controller_o[15]_i_1/O
                         net (fo=16, routed)          1.307     9.246    DUT/SPI/data_controller_o[15]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.506    14.847    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[12]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.548    DUT/SPI/data_controller_o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 DUT/SPI/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.620     5.141    DUT/SPI/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  DUT/SPI/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          1.298     6.957    DUT/SPI/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.081 r  DUT/SPI/data_controller_o[15]_i_2/O
                         net (fo=17, routed)          0.735     7.816    DUT/SPI/data_controller_o[15]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  DUT/SPI/data_controller_o[15]_i_1/O
                         net (fo=16, routed)          1.307     9.246    DUT/SPI/data_controller_o[15]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.506    14.847    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[13]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.548    DUT/SPI/data_controller_o_reg[13]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 DUT/SPI/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.620     5.141    DUT/SPI/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  DUT/SPI/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          1.298     6.957    DUT/SPI/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.081 r  DUT/SPI/data_controller_o[15]_i_2/O
                         net (fo=17, routed)          0.735     7.816    DUT/SPI/data_controller_o[15]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  DUT/SPI/data_controller_o[15]_i_1/O
                         net (fo=16, routed)          1.307     9.246    DUT/SPI/data_controller_o[15]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.506    14.847    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.548    DUT/SPI/data_controller_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 DUT/SPI/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.766ns (18.660%)  route 3.339ns (81.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.620     5.141    DUT/SPI/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  DUT/SPI/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          1.298     6.957    DUT/SPI/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.124     7.081 r  DUT/SPI/data_controller_o[15]_i_2/O
                         net (fo=17, routed)          0.735     7.816    DUT/SPI/data_controller_o[15]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.940 r  DUT/SPI/data_controller_o[15]_i_1/O
                         net (fo=16, routed)          1.307     9.246    DUT/SPI/data_controller_o[15]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.506    14.847    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  DUT/SPI/data_controller_o_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          FDRE (Setup_fdre_C_R)       -0.524    14.548    DUT/SPI/data_controller_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DUT/ENCODER_2/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  DUT/ENCODER_2/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/ENCODER_2/data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.661    DUT/ENCODER_2/data_reg_n_0_[2]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.706 r  DUT/ENCODER_2/w_data_TX[6]_i_1/O
                         net (fo=1, routed)           0.000     1.706    DUT/ENCODER_2_n_6
    SLICE_X6Y21          FDSE                                         r  DUT/w_data_TX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.852     1.979    DUT/clk_IBUF_BUFG
    SLICE_X6Y21          FDSE                                         r  DUT/w_data_TX_reg[6]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDSE (Hold_fdse_C_D)         0.121     1.600    DUT/w_data_TX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DUT/w_ctrl_reply_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.581     1.464    DUT/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  DUT/w_ctrl_reply_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  DUT/w_ctrl_reply_reg/Q
                         net (fo=4, routed)           0.079     1.684    DUT/SPI/ctrl_reply
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.729 r  DUT/SPI/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.729    DUT/SPI/FSM_onehot_state[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.849     1.976    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DUT/SPI/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.120     1.597    DUT/SPI/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DUT/ENCODER_2/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  DUT/ENCODER_2/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/ENCODER_2/data_reg[3]/Q
                         net (fo=1, routed)           0.089     1.696    DUT/ENCODER_2/data_reg_n_0_[3]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.741 r  DUT/ENCODER_2/w_data_TX[7]_i_2/O
                         net (fo=1, routed)           0.000     1.741    DUT/ENCODER_2_n_7
    SLICE_X6Y21          FDSE                                         r  DUT/w_data_TX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.852     1.979    DUT/clk_IBUF_BUFG
    SLICE_X6Y21          FDSE                                         r  DUT/w_data_TX_reg[7]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDSE (Hold_fdse_C_D)         0.121     1.600    DUT/w_data_TX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DUT/SPI/w_trns_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/UTRNS/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.581     1.464    DUT/SPI/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  DUT/SPI/w_trns_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  DUT/SPI/w_trns_data_reg[5]/Q
                         net (fo=1, routed)           0.118     1.723    DUT/SPI/UTRNS/Q[5]
    SLICE_X3Y22          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.853     1.980    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.078     1.580    DUT/SPI/UTRNS/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DUT/SPI/w_trns_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/UTRNS/shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    DUT/SPI/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  DUT/SPI/w_trns_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/SPI/w_trns_data_reg[12]/Q
                         net (fo=1, routed)           0.118     1.725    DUT/SPI/UTRNS/Q[12]
    SLICE_X3Y22          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.853     1.980    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[12]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.066     1.568    DUT/SPI/UTRNS/shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DUT/ENCODER_2/spins_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.838%)  route 0.112ns (44.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.581     1.464    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  DUT/ENCODER_2/spins_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  DUT/ENCODER_2/spins_reg[10]/Q
                         net (fo=2, routed)           0.112     1.717    DUT/ENCODER_2/spins_reg[10]
    SLICE_X6Y22          FDRE                                         r  DUT/ENCODER_2/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.851     1.978    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  DUT/ENCODER_2/data_reg[10]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.075     1.554    DUT/ENCODER_2/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DUT/ENCODER_2/spins_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.891%)  route 0.111ns (44.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  DUT/ENCODER_2/spins_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/ENCODER_2/spins_reg[4]/Q
                         net (fo=2, routed)           0.111     1.718    DUT/ENCODER_2/spins_reg[4]
    SLICE_X6Y22          FDRE                                         r  DUT/ENCODER_2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.851     1.978    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  DUT/ENCODER_2/data_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.076     1.555    DUT/ENCODER_2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/spins_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.141ns (62.722%)  route 0.084ns (37.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  DUT/ENCODER_1/spins_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DUT/ENCODER_1/spins_reg[1]/Q
                         net (fo=3, routed)           0.084     1.695    DUT/ENCODER_1/data[1]
    SLICE_X0Y19          FDRE                                         r  DUT/ENCODER_1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.856     1.983    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  DUT/ENCODER_1/data_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.047     1.530    DUT/ENCODER_1/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DUT/SPI/URECI/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/URECI/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.587     1.470    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  DUT/SPI/URECI/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DUT/SPI/URECI/shift_reg[4]/Q
                         net (fo=1, routed)           0.118     1.729    DUT/SPI/URECI/shift_reg_n_0_[4]
    SLICE_X4Y18          FDRE                                         r  DUT/SPI/URECI/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.855     1.982    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  DUT/SPI/URECI/data_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.075     1.558    DUT/SPI/URECI/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DUT/SPI/w_trns_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/UTRNS/shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.583     1.466    DUT/SPI/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  DUT/SPI/w_trns_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/SPI/w_trns_data_reg[11]/Q
                         net (fo=1, routed)           0.120     1.727    DUT/SPI/UTRNS/Q[11]
    SLICE_X2Y22          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.853     1.980    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[11]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.052     1.554    DUT/SPI/UTRNS/shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    DUT/ENCODER_1/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    DUT/ENCODER_1/data_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    DUT/ENCODER_1/data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    DUT/ENCODER_1/data_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24    DUT/ENCODER_1/data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    DUT/ENCODER_1/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    DUT/ENCODER_1/data_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    DUT/ENCODER_1/data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    DUT/ENCODER_1/data_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    DUT/ENCODER_1/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    DUT/ENCODER_1/data_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    DUT/ENCODER_1/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DUT/ENCODER_1/data_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    DUT/ENCODER_1/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    DUT/ENCODER_1/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    DUT/ENCODER_1/data_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    DUT/ENCODER_1/data_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    DUT/ENCODER_1/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    DUT/ENCODER_1/data_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    DUT/ENCODER_1/data_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    DUT/ENCODER_1/data_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    DUT/ENCODER_1/data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    DUT/ENCODER_1/direc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    DUT/ENCODER_1/direc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    DUT/ENCODER_2/direc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25    DUT/ENCODER_2/direc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    DUT/ENCODER_2/spins_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    DUT/ENCODER_2/spins_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    DUT/ENCODER_2/spins_reg[4]/C



