// Seed: 3503388450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  assign module_1.id_3 = 0;
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  wand  id_2,
    input  tri1  id_3
);
  wire id_5;
  initial begin : LABEL_0
    id_0 <= 1;
    id_0 <= !id_2;
  end
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
endmodule
