INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Work/DTU/Design of Digital Systems/T2/Xilinx/GCD/GCD.sim/sim_1/synth/func/gcd_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-311] analyzing module glbl
