// Seed: 225582519
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output wand id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12,
    output supply1 id_13,
    input wire id_14
    , id_26,
    input tri1 id_15,
    input tri0 id_16,
    input wand id_17,
    input wand id_18,
    output tri1 id_19,
    input wor id_20,
    input wor id_21,
    input supply1 id_22
    , id_27,
    output tri id_23,
    input tri1 id_24
);
  assign id_8 = id_24 == id_21;
  wire id_28;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7
);
  module_0(
      id_4,
      id_4,
      id_4,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6,
      id_4,
      id_3,
      id_0,
      id_7,
      id_5,
      id_4,
      id_2,
      id_2,
      id_0,
      id_7,
      id_3,
      id_4,
      id_0,
      id_3,
      id_1,
      id_4,
      id_7
  );
endmodule
