<!DOCTYPE html>
<html>
    <head>
        <link rel="stylesheet" href="./utils/styles.css">
    </head>
    <body>
<div class="topic"><h1> GEM5
</h1></div></pre><div class="content"><h2>Subject 1.  Installing and Building gem5
</h2></div></pre><div class="subtopic"><h3>1.  Introduction
</h3></div></pre><div class="description"><p1> GEM5 is a modular event driven simulator which can be used for computer architecture research. It can be used for creating machines based on various CPU models such as ALPHA, ARM, MIPS, Power, SPARC, RISC-V, X86 and different other components such as memory, cache, IO ports, Network Ports. GEM5 can be operated as user-level mode and in full system mode. GEM5 is written primarly in C++ and python.
</p1></div></pre><div class="subtopic"><h3>2.  Building gem5
</h3></div></pre><div class="description"><p1> Install gem5 requirements.
</p1></div></pre><div class="description"><p1> For ubuntu, python-2.x
</p1></div></pre><pre class="code"><code> sudo apt install build-essential git m4 scons zlib1g zlib1g-dev libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev python-dev python
</code> </div></pre><div class="description"><p1> For ubuntu, python-3.x
</p1></div></pre><pre class="code"><code> sudo apt install build-essential git m4 scons zlib1g zlib1g-dev libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev python3-dev python3
</code> </div></pre><pre class="scrollcode"><code> Reading package lists... Done
</code> <code>Building dependency tree       
</code> <code>Reading state information... Done
</code> <code>build-essential is already the newest version (12.4ubuntu1).
</code> <code>build-essential set to manually installed.
</code> <code>python is already the newest version (2.7.15~rc1-1).
</code> <code>python set to manually installed.
</code> <code>python-dev is already the newest version (2.7.15~rc1-1).
</code> <code>python-dev set to manually installed.
</code> <code>zlib1g is already the newest version (1:1.2.11.dfsg-0ubuntu2).
</code> <code>zlib1g set to manually installed.
</code> <code>git is already the newest version (1:2.17.1-1ubuntu0.7).
</code> <code>The following packages were automatically installed and are no longer required:
</code> <code>  fonts-liberation2 fonts-opensymbol gir1.2-gst-plugins-base-1.0
</code> <code>  gir1.2-gstreamer-1.0 gir1.2-gudev-1.0 gir1.2-udisks-2.0
</code> <code>  grilo-plugins-0.3-base gstreamer1.0-gtk3 libboost-date-time1.65.1
</code> <code>  libboost-filesystem1.65.1 libboost-iostreams1.65.1 libboost-locale1.65.1
</code> <code>  libcdr-0.1-1 libclucene-contribs1v5 libclucene-core1v5 libcmis-0.5-5v5
</code> <code>  libcolamd2 libdazzle-1.0-0 libe-book-0.1-1 libedataserverui-1.2-2
</code> <code>  libegl1-mesa libeot0 libepubgen-0.1-1 libetonyek-0.1-1 libevent-2.1-6
</code> <code>  libexiv2-14 libfreerdp-client2-2 libfreerdp2-2 libfwup1 libgc1c2
</code> <code>  libgee-0.8-2 libgexiv2-2 libgom-1.0-0 libgpgmepp6 libgpod-common libgpod4
</code> <code>  liblangtag-common liblangtag1 liblirc-client0 liblua5.3-0 libmediaart-2.0-0
</code> <code>  libmspub-0.1-1 libodfgen-0.1-1 libqqwing2v5 libraw16 librevenge-0.0-0
</code> <code>  libsgutils2-2 libssh-4 libsuitesparseconfig5 libvncclient1
</code> <code>  libwayland-egl1-mesa libwinpr2-2 libxapian30 libxmlsec1 libxmlsec1-nss
</code> <code>  lp-solve media-player-info python3-mako python3-markupsafe syslinux
</code> <code>  syslinux-common syslinux-legacy usb-creator-common
</code> <code>Use 'sudo apt autoremove' to remove them.
</code> <code>The following additional packages will be installed:
</code> <code>  libgoogle-perftools4 liblzma-dev libprotobuf-lite10 libprotoc10 libsigsegv2
</code> <code>  libtcmalloc-minimal4 libunwind-dev
</code> <code>Suggested packages:
</code> <code>  liblzma-doc m4-doc
</code> <code>The following NEW packages will be installed:
</code> <code>  libgoogle-perftools-dev libgoogle-perftools4 liblzma-dev libprotobuf-dev
</code> <code>  libprotobuf-lite10 libprotoc-dev libprotoc10 libsigsegv2
</code> <code>  libtcmalloc-minimal4 libunwind-dev m4 protobuf-compiler scons zlib1g-dev
</code> <code>0 upgraded, 14 newly installed, 0 to remove and 0 not upgraded.
</code> <code>Need to get 4,232 kB of archives.
</code> <code>After this operation, 28.1 MB of additional disk space will be used.
</code> <code>Do you want to continue? [Y/n] 
</code> <code>Get:1 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libtcmalloc-minimal4 amd64 2.5-2.2ubuntu3 [91.6 kB]
</code> <code>Get:2 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libgoogle-perftools4 amd64 2.5-2.2ubuntu3 [190 kB]
</code> <code>Get:3 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 liblzma-dev amd64 5.2.2-1.3 [145 kB]
</code> <code>Get:4 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libunwind-dev amd64 1.2.1-8 [423 kB]
</code> <code>Get:5 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libgoogle-perftools-dev amd64 2.5-2.2ubuntu3 [204 kB]
</code> <code>Get:6 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotobuf-lite10 amd64 3.0.0-9.1ubuntu1 [97.7 kB]
</code> <code>Get:7 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotoc10 amd64 3.0.0-9.1ubuntu1 [566 kB]
</code> <code>Get:8 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libsigsegv2 amd64 2.12-1 [14.7 kB]
</code> <code>Get:9 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 m4 amd64 1.4.18-1 [197 kB]
</code> <code>Get:10 http://us.archive.ubuntu.com/ubuntu bionic/universe amd64 scons all 3.0.1-1 [462 kB]
</code> <code>Get:11 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 zlib1g-dev amd64 1:1.2.11.dfsg-0ubuntu2 [176 kB]
</code> <code>Get:12 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotobuf-dev amd64 3.0.0-9.1ubuntu1 [959 kB]
</code> <code>Get:13 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotoc-dev amd64 3.0.0-9.1ubuntu1 [682 kB]
</code> <code>Get:14 http://us.archive.ubuntu.com/ubuntu bionic/universe amd64 protobuf-compiler amd64 3.0.0-9.1ubuntu1 [24.5 kB]
</code> <code>Fetched 4,232 kB in 1s (4,793 kB/s)            
</code> <code>Selecting previously unselected package libtcmalloc-minimal4.
</code> <code>(Reading database ... 159378 files and directories currently installed.)
</code> <code>Preparing to unpack .../00-libtcmalloc-minimal4_2.5-2.2ubuntu3_amd64.deb ...
</code> <code>Unpacking libtcmalloc-minimal4 (2.5-2.2ubuntu3) ...
</code> <code>Selecting previously unselected package libgoogle-perftools4.
</code> <code>Preparing to unpack .../01-libgoogle-perftools4_2.5-2.2ubuntu3_amd64.deb ...
</code> <code>Unpacking libgoogle-perftools4 (2.5-2.2ubuntu3) ...
</code> <code>Selecting previously unselected package liblzma-dev:amd64.
</code> <code>Preparing to unpack .../02-liblzma-dev_5.2.2-1.3_amd64.deb ...
</code> <code>Unpacking liblzma-dev:amd64 (5.2.2-1.3) ...
</code> <code>Selecting previously unselected package libunwind-dev:amd64.
</code> <code>Preparing to unpack .../03-libunwind-dev_1.2.1-8_amd64.deb ...
</code> <code>Unpacking libunwind-dev:amd64 (1.2.1-8) ...
</code> <code>Selecting previously unselected package libgoogle-perftools-dev.
</code> <code>Preparing to unpack .../04-libgoogle-perftools-dev_2.5-2.2ubuntu3_amd64.deb ...
</code> <code>Unpacking libgoogle-perftools-dev (2.5-2.2ubuntu3) ...
</code> <code>Selecting previously unselected package libprotobuf-lite10:amd64.
</code> <code>Preparing to unpack .../05-libprotobuf-lite10_3.0.0-9.1ubuntu1_amd64.deb ...
</code> <code>Unpacking libprotobuf-lite10:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Selecting previously unselected package libprotoc10:amd64.
</code> <code>Preparing to unpack .../06-libprotoc10_3.0.0-9.1ubuntu1_amd64.deb ...
</code> <code>Unpacking libprotoc10:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Selecting previously unselected package libsigsegv2:amd64.
</code> <code>Preparing to unpack .../07-libsigsegv2_2.12-1_amd64.deb ...
</code> <code>Unpacking libsigsegv2:amd64 (2.12-1) ...
</code> <code>Selecting previously unselected package m4.
</code> <code>Preparing to unpack .../08-m4_1.4.18-1_amd64.deb ...
</code> <code>Unpacking m4 (1.4.18-1) ...
</code> <code>Selecting previously unselected package scons.
</code> <code>Preparing to unpack .../09-scons_3.0.1-1_all.deb ...
</code> <code>Unpacking scons (3.0.1-1) ...
</code> <code>Selecting previously unselected package zlib1g-dev:amd64.
</code> <code>Preparing to unpack .../10-zlib1g-dev_1%3a1.2.11.dfsg-0ubuntu2_amd64.deb ...
</code> <code>Unpacking zlib1g-dev:amd64 (1:1.2.11.dfsg-0ubuntu2) ...
</code> <code>Selecting previously unselected package libprotobuf-dev:amd64.
</code> <code>Preparing to unpack .../11-libprotobuf-dev_3.0.0-9.1ubuntu1_amd64.deb ...
</code> <code>Unpacking libprotobuf-dev:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Selecting previously unselected package libprotoc-dev:amd64.
</code> <code>Preparing to unpack .../12-libprotoc-dev_3.0.0-9.1ubuntu1_amd64.deb ...
</code> <code>Unpacking libprotoc-dev:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Selecting previously unselected package protobuf-compiler.
</code> <code>Preparing to unpack .../13-protobuf-compiler_3.0.0-9.1ubuntu1_amd64.deb ...
</code> <code>Unpacking protobuf-compiler (3.0.0-9.1ubuntu1) ...
</code> <code>Setting up libsigsegv2:amd64 (2.12-1) ...
</code> <code>Setting up m4 (1.4.18-1) ...
</code> <code>Setting up libtcmalloc-minimal4 (2.5-2.2ubuntu3) ...
</code> <code>Setting up libgoogle-perftools4 (2.5-2.2ubuntu3) ...
</code> <code>Setting up scons (3.0.1-1) ...
</code> <code>Setting up liblzma-dev:amd64 (5.2.2-1.3) ...
</code> <code>Setting up libprotobuf-lite10:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Setting up libprotoc10:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Setting up zlib1g-dev:amd64 (1:1.2.11.dfsg-0ubuntu2) ...
</code> <code>Setting up protobuf-compiler (3.0.0-9.1ubuntu1) ...
</code> <code>Setting up libprotobuf-dev:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Setting up libunwind-dev:amd64 (1.2.1-8) ...
</code> <code>Setting up libprotoc-dev:amd64 (3.0.0-9.1ubuntu1) ...
</code> <code>Setting up libgoogle-perftools-dev (2.5-2.2ubuntu3) ...
</code> <code>Processing triggers for libc-bin (2.27-3ubuntu1) ...
</code> <code>Processing triggers for man-db (2.8.3-2ubuntu0.1) ...
</code> <code>Processing triggers for install-info (6.5.0.dfsg.1-2) ...
</code> </div></pre><div class="subtopic"><h3>3.  Getting the code:
</h3></div></pre><div class="description"><p1> Choose the workspace  and clone the source code
</p1></div></pre><pre class="code"><code> git clone https://gem5.googlesource.com/public/gem5
</code> </div></pre><div class="subtopic"><h3>4.  Building RISC-V system on gem5
</h3></div></pre><div class="description"><p1> To build GEM5 we will use Scons. SCons automatically creates a gem5/build directory when first executed. There will be seperate directory for each set of options(ISA and cache coherence protocol) that you use to compile gem5
</p1></div></pre><pre class="code"><code> scons build/RISCV/gem5.opt -j9
</code> </div></pre><div class="description"><p1> Here 9 represents the build on 9 of my 8 cores on my machine.You should choose appropriate number for your machine, usually cores+1.j determines N number of jobs allowed once.
</p1></div></pre><pre class="scrollcode"><code> scons: Reading SConscript files ...
</code> <code>[?1049h[22;0;0t[1;21r(B[m[4l[?7h[21;1H[?1049l[23;0;0t
</code> <code>[?1l>
</code> <code>You're missing the gem5 style or commit message hook. These hooks help
</code> <code>to ensure that your code follows gem5's style rules on git commit.
</code> <code>This script will now install the hook in your .git/hooks/ directory.
</code> <code>Press enter to continue, or ctrl-c to abort:  Warning: Your compiler doesn't support
</code> <code>         incremental linking and lto at the same
</code> <code>         time, so lto is being disabled. To force
</code> <code>         lto on anyway, use the --force-lto
</code> <code>         option. That will disable partial
</code> <code>         linking.
</code> <code>Info: Using Python config: python2.7-config
</code> <code>Checking for C header file Python.h... yes
</code> <code>Checking for C library python2.7... yes
</code> <code>Checking for C library pthread... yes
</code> <code>Checking for C library dl... yes
</code> <code>Checking for C library util... yes
</code> <code>Checking for C library m... yes
</code> <code>Checking for accept(0,0,0) in C++ library None... yes
</code> <code>Checking for zlibVersion() in C++ library z... yes
</code> <code>Checking for GOOGLE_PROTOBUF_VERIFY_VERSION in C++ library protobuf... yes
</code> <code>Checking for C header file valgrind/valgrind.h... no
</code> <code>Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... yes
</code> <code>Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... no
</code> <code>Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library rt... yes
</code> <code>Checking for C library tcmalloc... yes
</code> <code>Checking for char temp; backtrace_symbols_fd((void*)&temp, 0, 0) in C library None... yes
</code> <code>Checking for C header file fenv.h... yes
</code> <code>Checking for C header file png.h... no
</code> <code>Warning: Header file <png.h> not found.
</code> <code>         This host has no libpng library.
</code> <code>         Disabling support for PNG framebuffers.
</code> <code>Checking for C header file linux/kvm.h... yes
</code> <code>Checking for C header file linux/if_tun.h... yes
</code> <code>Checking size of struct kvm_xsave ... yes
</code> <code>Checking for member exclude_host in struct perf_event_attr...yes
</code> <code>Checking for hdf5-serial using pkg-config... no
</code> <code>Checking for hdf5 using pkg-config... no
</code> <code>Checking for H5Fcreate("", 0, 0, 0) in C library hdf5... no
</code> <code>Warning: Couldn't find any HDF5 C++ libraries. Disabling
</code> <code>         HDF5 support.
</code> <code>Checking whether __i386__ is declared... no
</code> <code>Checking whether __x86_64__ is declared... yes
</code> <code>Building in /home/bhavin/gem5/build/RISCV
</code> <code>Variables file /home/bhavin/gem5/build/variables/RISCV not found,
</code> <code>  using defaults in /home/bhavin/gem5/build_opts/RISCV
</code> <code>Info: KVM support disabled due to unsupported host and target ISA combination
</code> <code>scons: done reading SConscript files.
</code> <code>scons: Building targets ...
</code> <code> [     CXX] RISCV/sim/main.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/sc_mempool.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/AddrRanges.hh
</code> <code> [SO PARAM] BasicPioDevice -> RISCV/params/BasicPioDevice.hh
</code> <code> [SO PARAM] PioDevice -> RISCV/params/PioDevice.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/isa_traits.hh
</code> <code> [ CFG ISA]  -> RISCV/config/the_isa.hh
</code> <code> [ENUMDECL] MemoryMode -> RISCV/enums/MemoryMode.hh
</code> <code> [SO PARAM] System -> RISCV/params/System.hh
</code> <code> [SO PARAM] ClockedObject -> RISCV/params/ClockedObject.hh
</code> <code> [SO PARAM] RedirectPath -> RISCV/params/RedirectPath.hh
</code> <code> [SO PARAM] SimObject -> RISCV/params/SimObject.hh
</code> <code> [SO PARAM] Workload -> RISCV/params/Workload.hh
</code> <code> [ TRACING]  -> RISCV/debug/Event.hh
</code> <code> [SO PARAM] ClockDomain -> RISCV/params/ClockDomain.hh
</code> <code> [SO PARAM] DerivedClockDomain -> RISCV/params/DerivedClockDomain.hh
</code> <code> [SO PARAM] SrcClockDomain -> RISCV/params/SrcClockDomain.hh
</code> <code> [ENUMDECL] PwrState -> RISCV/enums/PwrState.hh
</code> <code> [SO PARAM] PowerState -> RISCV/params/PowerState.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/registers.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/types.hh
</code> <code> [ TRACING]  -> RISCV/debug/IsaFake.hh
</code> <code> [SO PARAM] IsaFake -> RISCV/params/IsaFake.hh
</code> <code> [SO PARAM] AbstractMemory -> RISCV/params/AbstractMemory.hh
</code> <code> [SO PARAM] ThermalModel -> RISCV/params/ThermalModel.hh
</code> <code> [SO PARAM] PowerModel -> RISCV/params/PowerModel.hh
</code> <code> [SO PARAM] VoltageDomain -> RISCV/params/VoltageDomain.hh
</code> <code> [ISA DESC] RISCV/arch/riscv/isa/main.isa -> generated/decoder-g.cc.inc, generated/decoder-ns.cc.inc, generated/decode-method.cc.inc, generated/decoder.hh, generated/decoder-g.hh.inc, generated/decoder-ns.hh.inc, generated/exec-g.cc.inc, generated/exec-ns.cc.inc, generated/max_inst_regs.hh, generated/decoder.cc, generated/inst-constrs.cc, generated/generic_cpu_exec.cc
</code> <code> [ TRACING]  -> RISCV/debug/DMA.hh
</code> <code> [ TRACING]  -> RISCV/debug/Drain.hh
</code> <code> [SO PARAM] DmaDevice -> RISCV/params/DmaDevice.hh
</code> <code> [ENUMDECL] PMType -> RISCV/enums/PMType.hh
</code> <code> [SO PARAM] PowerModelState -> RISCV/params/PowerModelState.hh
</code> <code> [SO PARAM] SubSystem -> RISCV/params/SubSystem.hh
</code> <code> [     CXX] RISCV/dev/intpin.cc -> .o
</code> <code> [SO PARAM] Platform -> RISCV/params/Platform.hh
</code> <code> [SO PARAM] BadDevice -> RISCV/params/BadDevice.hh
</code> <code> [SO PARAM] ThermalDomain -> RISCV/params/ThermalDomain.hh
</code> <code> [ TRACING]  -> RISCV/debug/Intel8254Timer.hh
</code> <code> [ TRACING]  -> RISCV/debug/MC146818.hh
</code> <code> [     CXX] RISCV/dev/intel_8254_timer.cc -> .o
</code> <code> [     CXX] RISCV/dev/baddev.cc -> .o
</code> <code> [     CXX] RISCV/dev/isa_fake.cc -> .o
</code> <code> [     CXX] RISCV/dev/io_device.cc -> .o
</code> <code> [     CXX] RISCV/dev/dma_device.cc -> .o
</code> <code> [SO PARAM] IntrControl -> RISCV/params/IntrControl.hh
</code> <code> [     CXX] RISCV/dev/platform.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/dt/lib.o.partial
</code> <code> [     CXX] RISCV/dev/mc146818.cc -> .o
</code> <code> [     CXX] RISCV/dev/pixelpump.cc -> .o
</code> <code> [     CXX] RISCV/kern/kernel_stats.cc -> .o
</code> <code> [GENERATE] riscv -> RISCV/arch/utility.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/microcode_rom.hh
</code> <code> [ TRACING]  -> RISCV/debug/Mwait.hh
</code> <code> [ TRACING]  -> RISCV/debug/DebugPrintf.hh
</code> <code> [SO PARAM] BaseInterrupts -> RISCV/params/BaseInterrupts.hh
</code> <code> [ENUMDECL] StaticInstFlags -> RISCV/enums/StaticInstFlags.hh
</code> <code> [ENUMDECL] OpClass -> RISCV/enums/OpClass.hh
</code> <code> [     CXX] RISCV/kern/linux/events.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SyscallVerbose.hh
</code> <code> [ TRACING]  -> RISCV/debug/Vma.hh
</code> <code> [     CXX] RISCV/kern/linux/linux.cc -> .o
</code> <code> [     CXX] RISCV/kern/linux/helpers.cc -> .o
</code> <code> [     CXX] RISCV/kern/linux/printk.cc -> .o
</code> <code> [     CXX] RISCV/kern/freebsd/events.cc -> .o
</code> <code> [     CXX] RISCV/kern/operatingsystem.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PCEvent.hh
</code> <code> [     CXX] RISCV/kern/system_events.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/functions.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/messages.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/report.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/sc_report.cc -> .o
</code> <code> [CONFIG H] HAVE_VALGRIND, 0 -> RISCV/config/have_valgrind.hh
</code> <code> [     CXX] RISCV/systemc/utils/sc_report_handler.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/utils/sc_trace_file.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/sc_vector.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/tracefile.cc -> .o
</code> <code> [     CXX] RISCV/systemc/utils/vcd.cc -> .o
</code> <code> [SO PARAM] CreditLink -> RISCV/params/CreditLink.hh
</code> <code> [SO PARAM] GarnetExtLink -> RISCV/params/GarnetExtLink.hh
</code> <code> [SO PARAM] GarnetIntLink -> RISCV/params/GarnetIntLink.hh
</code> <code> [SO PARAM] NetworkLink -> RISCV/params/NetworkLink.hh
</code> <code> [SO PARAM] BasicExtLink -> RISCV/params/BasicExtLink.hh
</code> <code> [SO PARAM] BasicIntLink -> RISCV/params/BasicIntLink.hh
</code> <code> [SO PARAM] BasicLink -> RISCV/params/BasicLink.hh
</code> <code> [SO PARAM] BasicRouter -> RISCV/params/BasicRouter.hh
</code> <code> [   SLICC] src/mem/ruby/protocol/MI_example.slicc -> RISCV/mem/ruby/protocol/AccessPermission.cc, RISCV/mem/ruby/protocol/AccessPermission.hh, RISCV/mem/ruby/protocol/AccessType.cc, RISCV/mem/ruby/protocol/AccessType.hh, RISCV/mem/ruby/protocol/CacheRequestType.cc, RISCV/mem/ruby/protocol/CacheRequestType.hh, RISCV/mem/ruby/protocol/CacheResourceType.cc, RISCV/mem/ruby/protocol/CacheResourceType.hh, RISCV/mem/ruby/protocol/CoherenceRequestType.cc, RISCV/mem/ruby/protocol/CoherenceRequestType.hh, RISCV/mem/ruby/protocol/CoherenceResponseType.cc, RISCV/mem/ruby/protocol/CoherenceResponseType.hh, RISCV/mem/ruby/protocol/DMARequestMsg.cc, RISCV/mem/ruby/protocol/DMARequestMsg.hh, RISCV/mem/ruby/protocol/DMARequestType.cc, RISCV/mem/ruby/protocol/DMARequestType.hh, RISCV/mem/ruby/protocol/DMAResponseMsg.cc, RISCV/mem/ruby/protocol/DMAResponseMsg.hh, RISCV/mem/ruby/protocol/DMAResponseType.cc, RISCV/mem/ruby/protocol/DMAResponseType.hh, RISCV/mem/ruby/protocol/DMASequencerRequestType.cc, RISCV/mem/ruby/protocol/DMASequencerRequestType.hh, RISCV/mem/ruby/protocol/DMA_Controller.cc, RISCV/mem/ruby/protocol/DMA_Controller.hh, RISCV/mem/ruby/protocol/DMA_Controller.py, RISCV/mem/ruby/protocol/DMA_Event.cc, RISCV/mem/ruby/protocol/DMA_Event.hh, RISCV/mem/ruby/protocol/DMA_State.cc, RISCV/mem/ruby/protocol/DMA_State.hh, RISCV/mem/ruby/protocol/DMA_TBE.cc, RISCV/mem/ruby/protocol/DMA_TBE.hh, RISCV/mem/ruby/protocol/DMA_Transitions.cc, RISCV/mem/ruby/protocol/DMA_Wakeup.cc, RISCV/mem/ruby/protocol/DirectoryRequestType.cc, RISCV/mem/ruby/protocol/DirectoryRequestType.hh, RISCV/mem/ruby/protocol/Directory_Controller.cc, RISCV/mem/ruby/protocol/Directory_Controller.hh, RISCV/mem/ruby/protocol/Directory_Controller.py, RISCV/mem/ruby/protocol/Directory_Entry.cc, RISCV/mem/ruby/protocol/Directory_Entry.hh, RISCV/mem/ruby/protocol/Directory_Event.cc, RISCV/mem/ruby/protocol/Directory_Event.hh, RISCV/mem/ruby/protocol/Directory_State.cc, RISCV/mem/ruby/protocol/Directory_State.hh, RISCV/mem/ruby/protocol/Directory_TBE.cc, RISCV/mem/ruby/protocol/Directory_TBE.hh, RISCV/mem/ruby/protocol/Directory_Transitions.cc, RISCV/mem/ruby/protocol/Directory_Wakeup.cc, RISCV/mem/ruby/protocol/HSAScope.cc, RISCV/mem/ruby/protocol/HSAScope.hh, RISCV/mem/ruby/protocol/HSASegment.cc, RISCV/mem/ruby/protocol/HSASegment.hh, RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.cc, RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.hh, RISCV/mem/ruby/protocol/L1Cache_Controller.cc, RISCV/mem/ruby/protocol/L1Cache_Controller.hh, RISCV/mem/ruby/protocol/L1Cache_Controller.py, RISCV/mem/ruby/protocol/L1Cache_Entry.cc, RISCV/mem/ruby/protocol/L1Cache_Entry.hh, RISCV/mem/ruby/protocol/L1Cache_Event.cc, RISCV/mem/ruby/protocol/L1Cache_Event.hh, RISCV/mem/ruby/protocol/L1Cache_State.cc, RISCV/mem/ruby/protocol/L1Cache_State.hh, RISCV/mem/ruby/protocol/L1Cache_TBE.cc, RISCV/mem/ruby/protocol/L1Cache_TBE.hh, RISCV/mem/ruby/protocol/L1Cache_Transitions.cc, RISCV/mem/ruby/protocol/L1Cache_Wakeup.cc, RISCV/mem/ruby/protocol/LinkDirection.cc, RISCV/mem/ruby/protocol/LinkDirection.hh, RISCV/mem/ruby/protocol/LockStatus.cc, RISCV/mem/ruby/protocol/LockStatus.hh, RISCV/mem/ruby/protocol/MachineType.cc, RISCV/mem/ruby/protocol/MachineType.hh, RISCV/mem/ruby/protocol/MaskPredictorIndex.cc, RISCV/mem/ruby/protocol/MaskPredictorIndex.hh, RISCV/mem/ruby/protocol/MaskPredictorTraining.cc, RISCV/mem/ruby/protocol/MaskPredictorTraining.hh, RISCV/mem/ruby/protocol/MaskPredictorType.cc, RISCV/mem/ruby/protocol/MaskPredictorType.hh, RISCV/mem/ruby/protocol/MemoryControlRequestType.cc, RISCV/mem/ruby/protocol/MemoryControlRequestType.hh, RISCV/mem/ruby/protocol/MemoryMsg.cc, RISCV/mem/ruby/protocol/MemoryMsg.hh, RISCV/mem/ruby/protocol/MemoryRequestType.cc, RISCV/mem/ruby/protocol/MemoryRequestType.hh, RISCV/mem/ruby/protocol/MessageSizeType.cc, RISCV/mem/ruby/protocol/MessageSizeType.hh, RISCV/mem/ruby/protocol/PrefetchBit.cc, RISCV/mem/ruby/protocol/PrefetchBit.hh, RISCV/mem/ruby/protocol/RequestMsg.cc, RISCV/mem/ruby/protocol/RequestMsg.hh, RISCV/mem/ruby/protocol/RequestStatus.cc, RISCV/mem/ruby/protocol/RequestStatus.hh, RISCV/mem/ruby/protocol/ResponseMsg.cc, RISCV/mem/ruby/protocol/ResponseMsg.hh, RISCV/mem/ruby/protocol/RubyAccessMode.cc, RISCV/mem/ruby/protocol/RubyAccessMode.hh, RISCV/mem/ruby/protocol/RubyRequestType.cc, RISCV/mem/ruby/protocol/RubyRequestType.hh, RISCV/mem/ruby/protocol/SequencerMsg.cc, RISCV/mem/ruby/protocol/SequencerMsg.hh, RISCV/mem/ruby/protocol/SequencerRequestType.cc, RISCV/mem/ruby/protocol/SequencerRequestType.hh, RISCV/mem/ruby/protocol/SequencerStatus.cc, RISCV/mem/ruby/protocol/SequencerStatus.hh, RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc, RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.hh, RISCV/mem/ruby/protocol/TesterStatus.cc, RISCV/mem/ruby/protocol/TesterStatus.hh, RISCV/mem/ruby/protocol/TransitionResult.cc, RISCV/mem/ruby/protocol/TransitionResult.hh, RISCV/mem/ruby/protocol/Types.hh
</code> <code> [SO PARAM] RubyController -> RISCV/params/RubyController.hh
</code> <code> [ TRACING]  -> RISCV/debug/RubyQueue.hh
</code> <code> [SO PARAM] MessageBuffer -> RISCV/params/MessageBuffer.hh
</code> <code> [SO PARAM] GarnetNetwork -> RISCV/params/GarnetNetwork.hh
</code> <code> [SO PARAM] GarnetNetworkInterface -> RISCV/params/GarnetNetworkInterface.hh
</code> <code> [SO PARAM] GarnetRouter -> RISCV/params/GarnetRouter.hh
</code> <code> [SO PARAM] RubySystem -> RISCV/params/RubySystem.hh
</code> <code> [SO PARAM] RubyNetwork -> RISCV/params/RubyNetwork.hh
</code> <code> [SO PARAM] FaultModel -> RISCV/params/FaultModel.hh
</code> <code> [ TRACING]  -> RISCV/debug/RubyNetwork.hh
</code> <code> [SO PARAM] SimpleMemory -> RISCV/params/SimpleMemory.hh
</code> <code> [SO PARAM] BaseIndexingPolicy -> RISCV/params/BaseIndexingPolicy.hh
</code> <code> [SO PARAM] SetAssociative -> RISCV/params/SetAssociative.hh
</code> <code> [     CXX] RISCV/mem/cache/tags/indexing_policies/base.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/tags/indexing_policies/set_associative.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/Router.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/OutputUnit.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/Credit.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/CrossbarSwitch.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/OutVcState.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/NetworkInterface.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/SwitchAllocator.cc -> .o
</code> <code> [    LINK]  -> RISCV/kern/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/flit.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/NetworkLink.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/flitBuffer.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/RoutingUnit.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/InputUnit.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/VirtualChannel.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetLink.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/utils/lib.o.partial
</code> <code> [SO PARAM] SkewedAssociative -> RISCV/params/SkewedAssociative.hh
</code> <code> [ TRACING]  -> RISCV/debug/RubyCacheTrace.hh
</code> <code> [     CXX] RISCV/mem/cache/tags/indexing_policies/skewed_associative.cc -> .o
</code> <code> [SO PARAM] RubySequencer -> RISCV/params/RubySequencer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/slicc_interface/Message.hh -> protocol/Message.hh
</code> <code> [SO PARAM] RubyCache -> RISCV/params/RubyCache.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/slicc_interface/RubyRequest.hh -> protocol/RubyRequest.hh
</code> <code> [SO PARAM] RubyPort -> RISCV/params/RubyPort.hh
</code> <code> [SO PARAM] BaseReplacementPolicy -> RISCV/params/BaseReplacementPolicy.hh
</code> <code> [SO PARAM] RubyDirectoryMemory -> RISCV/params/RubyDirectoryMemory.hh
</code> <code> [     CXX] RISCV/mem/ruby/system/CacheRecorder.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubyDma.hh
</code> <code> [ TRACING]  -> RISCV/debug/RubyStats.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/common/DataBlock.hh -> protocol/DataBlock.hh
</code> <code> [SO PARAM] DMASequencer -> RISCV/params/DMASequencer.hh
</code> <code> [ TRACING]  -> RISCV/debug/RubySlicc.hh
</code> <code> [     CXX] RISCV/mem/ruby/system/DMASequencer.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Config.hh
</code> <code> [ TRACING]  -> RISCV/debug/Ruby.hh
</code> <code> [SO PARAM] RubyTester -> RISCV/params/RubyTester.hh
</code> <code> [     CXX] RISCV/mem/ruby/system/RubyPort.cc -> .o
</code> <code> [SO PARAM] RubyPortProxy -> RISCV/params/RubyPortProxy.hh
</code> <code> [     CXX] RISCV/mem/ruby/system/RubyPortProxy.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubySystem.hh
</code> <code> [     CXX] RISCV/mem/ruby/system/RubySystem.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/LLSC.hh
</code> <code> [ TRACING]  -> RISCV/debug/MemoryAccess.hh
</code> <code> [ TRACING]  -> RISCV/debug/ProtocolTrace.hh
</code> <code> [ TRACING]  -> RISCV/debug/RubySequencer.hh
</code> <code> [     CXX] RISCV/mem/ruby/system/Sequencer.cc -> .o
</code> <code> [CONFIG H] HAVE_PROTOBUF, 1 -> RISCV/config/have_protobuf.hh
</code> <code> [ TRACING]  -> RISCV/debug/Checkpoint.hh
</code> <code> [ TRACING]  -> RISCV/debug/TrafficGen.hh
</code> <code> [ENUMDECL] AddrMap -> RISCV/enums/AddrMap.hh
</code> <code> [SO PARAM] BaseTrafficGen -> RISCV/params/BaseTrafficGen.hh
</code> <code> [ENUMDECL] StreamGenType -> RISCV/enums/StreamGenType.hh
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/base.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/network/garnet2.0/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/base_gen.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/cache/tags/indexing_policies/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/dram_gen.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/dram_rot_gen.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/exit_gen.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/idle_gen.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/linear_gen.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/random_gen.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/stream_gen.cc -> .o
</code> <code> [SO PARAM] PyTrafficGen -> RISCV/params/PyTrafficGen.hh
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/pygen.cc -> .o
</code> <code> [  PROTOC] RISCV/proto/packet.proto -> RISCV/proto/packet.pb.cc, RISCV/proto/packet.pb.h
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/trace_gen.cc -> .o
</code> <code> [SO PARAM] TrafficGen -> RISCV/params/TrafficGen.hh
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/traffic_gen.cc -> .o
</code> <code> [SO PARAM] SimpleObject -> RISCV/params/SimpleObject.hh
</code> <code> [     CXX] RISCV/learning_gem5/part2/simple_object.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/HelloExample.hh
</code> <code> [SO PARAM] HelloObject -> RISCV/params/HelloObject.hh
</code> <code> [SO PARAM] GoodbyeObject -> RISCV/params/GoodbyeObject.hh
</code> <code> [     CXX] RISCV/learning_gem5/part2/hello_object.cc -> .o
</code> <code> [     CXX] RISCV/learning_gem5/part2/goodbye_object.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SimpleMemobj.hh
</code> <code> [SO PARAM] SimpleMemobj -> RISCV/params/SimpleMemobj.hh
</code> <code> [     CXX] RISCV/learning_gem5/part2/simple_memobj.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SimpleCache.hh
</code> <code> [SO PARAM] SimpleCache -> RISCV/params/SimpleCache.hh
</code> <code> [     CXX] RISCV/learning_gem5/part2/simple_cache.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/GarnetSyntheticTraffic.hh
</code> <code> [SO PARAM] GarnetSyntheticTraffic -> RISCV/params/GarnetSyntheticTraffic.hh
</code> <code> [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/channel.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/event.cc -> .o
</code> <code> [SO PARAM] SystemC_Kernel -> RISCV/params/SystemC_Kernel.hh
</code> <code> [     CXX] RISCV/systemc/core/kernel.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/system/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/core/messages.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/module.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/object.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/port.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/process.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/scheduler.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sched_event.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sensitivity.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/time.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_attr.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_event.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_export.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/testers/traffic_gen/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/core/sc_interface.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_join.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_main.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_main_fiber.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_module.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_module_name.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_object.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_port.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_process_handle.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_prim.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_sensitive.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_simcontext.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_spawn.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/testers/garnet_synthetic_traffic/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/core/sc_time.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/python.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_main_python.cc -> .o
</code> <code> [     CXX] RISCV/systemc/core/sc_time_python.cc -> .o
</code> <code> [    LINK]  -> RISCV/learning_gem5/part2/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/dt/fx/messages.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxcast_switch.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxdefs.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/scfx_mant.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxnum.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxnum_observer.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/scfx_pow10.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/scfx_rep.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxtype_params.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/scfx_utils.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxval.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/fx/sc_fxval_observer.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Decode.hh
</code> <code> [     CXX] RISCV/arch/riscv/decoder.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Fault.hh
</code> <code> [SO PARAM] RiscvFsWorkload -> RISCV/params/RiscvFsWorkload.hh
</code> <code> [     CXX] RISCV/arch/riscv/faults.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RiscvMisc.hh
</code> <code> [SO PARAM] RiscvISA -> RISCV/params/RiscvISA.hh
</code> <code> [ TRACING]  -> RISCV/debug/Interrupt.hh
</code> <code> [SO PARAM] RiscvInterrupts -> RISCV/params/RiscvInterrupts.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/pseudo_inst.hh
</code> <code> [ TRACING]  -> RISCV/debug/PseudoInst.hh
</code> <code> [SO PARAM] BaseISA -> RISCV/params/BaseISA.hh
</code> <code> [     CXX] RISCV/arch/riscv/isa.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/interrupts.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/locked_mem.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Stack.hh
</code> <code> [SO PARAM] Process -> RISCV/params/Process.hh
</code> <code> [SO PARAM] EmulatedDriver -> RISCV/params/EmulatedDriver.hh
</code> <code> [     CXX] RISCV/arch/riscv/process.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/pagetable.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PageTableWalker.hh
</code> <code> [SO PARAM] RiscvPagetableWalker -> RISCV/params/RiscvPagetableWalker.hh
</code> <code> [SO PARAM] RiscvTLB -> RISCV/params/RiscvTLB.hh
</code> <code> [SO PARAM] BaseTLB -> RISCV/params/BaseTLB.hh
</code> <code> [     CXX] RISCV/arch/riscv/pagetable_walker.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/dt/fx/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/GDBAcc.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/stacktrace.hh
</code> <code> [     CXX] RISCV/arch/riscv/remote_gdb.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/stacktrace.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/TLB.hh
</code> <code> [ TRACING]  -> RISCV/debug/TLBVerbose.hh
</code> <code> [     CXX] RISCV/arch/riscv/tlb.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SyscallBase.hh
</code> <code> [     CXX] RISCV/arch/riscv/linux/process.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/linux/linux.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/core/lib.o.partial
</code> <code> [SO PARAM] RiscvBareMetal -> RISCV/params/RiscvBareMetal.hh
</code> <code> [     CXX] RISCV/arch/riscv/generated/decoder.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/bare_metal/fs_workload.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/generated/inst-constrs.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ExecEnable.hh
</code> <code> [SO PARAM] ExeTracer -> RISCV/params/ExeTracer.hh
</code> <code> [SO PARAM] InstTracer -> RISCV/params/InstTracer.hh
</code> <code> [     CXX] RISCV/arch/riscv/generated/generic_cpu_exec.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubyCache.hh
</code> <code> [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubyResourceStalls.hh
</code> <code> [     CXX] RISCV/mem/ruby/structures/CacheMemory.cc -> .o
</code> <code> [SO PARAM] RubyWireBuffer -> RISCV/params/RubyWireBuffer.hh
</code> <code> [     CXX] RISCV/mem/ruby/structures/WireBuffer.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/structures/PersistentTable.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubyPrefetcher.hh
</code> <code> [SO PARAM] RubyPrefetcher -> RISCV/params/RubyPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/structures/TimerTable.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/structures/BankedArray.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_utils/convenience_socket_bases.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_utils/instance_specific_extensions.cc -> .o
</code> <code> [     CXX] RISCV/proto/protoio.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/tlm_utils/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/profiler/AccessTraceForAddress.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/profiler/AddressProfiler.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/profiler/Profiler.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/profiler/StoreTrace.cc -> .o
</code> <code> [    LINK]  -> RISCV/proto/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/protocol/AccessPermission.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/AccessType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/CacheRequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/CacheResourceType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/CoherenceRequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/CoherenceResponseType.cc -> .o
</code> <code> [MAKE INC] RISCV/mem/ruby/common/MachineID.hh -> protocol/MachineID.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/common/NetDest.hh -> protocol/NetDest.hh
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMARequestMsg.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMARequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMAResponseMsg.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMAResponseType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMASequencerRequestType.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubyGenerated.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/structures/TBETable.hh -> protocol/TBETable.hh
</code> <code> [SO PARAM] DMA_Controller -> RISCV/params/DMA_Controller.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/common/BoolVec.hh -> protocol/BoolVec.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/structures/CacheMemory.hh -> protocol/CacheMemory.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/system/DMASequencer.hh -> protocol/DMASequencer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/structures/DirectoryMemory.hh -> protocol/DirectoryMemory.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/system/GPUCoalescer.hh -> protocol/GPUCoalescer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/network/MessageBuffer.hh -> protocol/MessageBuffer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/structures/RubyPrefetcher.hh -> protocol/RubyPrefetcher.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/system/Sequencer.hh -> protocol/Sequencer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/common/Set.hh -> protocol/Set.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/structures/TimerTable.hh -> protocol/TimerTable.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/system/VIPERCoalescer.hh -> protocol/VIPERCoalescer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/structures/WireBuffer.hh -> protocol/WireBuffer.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/common/WriteMask.hh -> protocol/WriteMask.hh
</code> <code> [MAKE INC] RISCV/mem/ruby/slicc_interface/AbstractCacheEntry.hh -> protocol/AbstractCacheEntry.hh
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_Event.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_State.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_TBE.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/structures/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_Transitions.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_Wakeup.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DirectoryRequestType.cc -> .o
</code> <code> [SO PARAM] Directory_Controller -> RISCV/params/Directory_Controller.hh
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/profiler/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_Entry.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_Event.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_State.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_TBE.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_Transitions.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_Wakeup.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/HSAScope.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/HSASegment.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.cc -> .o
</code> <code> [SO PARAM] L1Cache_Controller -> RISCV/params/L1Cache_Controller.hh
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_Entry.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_Event.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_State.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_TBE.cc -> .o
</code> <code> [    LINK]  -> RISCV/arch/riscv/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_Transitions.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_Wakeup.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/LinkDirection.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/LockStatus.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MachineType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MaskPredictorIndex.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MaskPredictorTraining.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MaskPredictorType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MemoryControlRequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MemoryMsg.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MemoryRequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/MessageSizeType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/PrefetchBit.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/RequestMsg.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/RequestStatus.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/ResponseMsg.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/RubyAccessMode.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/RubyRequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/SequencerMsg.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/SequencerRequestType.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/SequencerStatus.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/TesterStatus.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/protocol/TransitionResult.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/RubyTest.hh
</code> <code> [     CXX] RISCV/cpu/testers/rubytest/RubyTester.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/rubytest/Check.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/rubytest/CheckTable.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/slicc_interface/AbstractController.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/slicc_interface/AbstractCacheEntry.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/slicc_interface/RubyRequest.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/IdeCtrl.hh
</code> <code> [SO PARAM] IdeController -> RISCV/params/IdeController.hh
</code> <code> [SO PARAM] IdeDisk -> RISCV/params/IdeDisk.hh
</code> <code> [SO PARAM] PciDevice -> RISCV/params/PciDevice.hh
</code> <code> [SO PARAM] CowDiskImage -> RISCV/params/CowDiskImage.hh
</code> <code> [SO PARAM] DiskImage -> RISCV/params/DiskImage.hh
</code> <code> [SO PARAM] RawDiskImage -> RISCV/params/RawDiskImage.hh
</code> <code> [ENUMDECL] IdeID -> RISCV/enums/IdeID.hh
</code> <code> [SO PARAM] PciHost -> RISCV/params/PciHost.hh
</code> <code> [     CXX] RISCV/dev/storage/ide_ctrl.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/IdeDisk.hh
</code> <code> [     CXX] RISCV/dev/storage/ide_disk.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/protocol/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/DiskImageRead.hh
</code> <code> [ TRACING]  -> RISCV/debug/DiskImageWrite.hh
</code> <code> [     CXX] RISCV/dev/storage/disk_image.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SimpleDisk.hh
</code> <code> [ TRACING]  -> RISCV/debug/SimpleDiskData.hh
</code> <code> [SO PARAM] SimpleDisk -> RISCV/params/SimpleDisk.hh
</code> <code> [     CXX] RISCV/dev/storage/simple_disk.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/DirectedTest.hh
</code> <code> [SO PARAM] DirectedGenerator -> RISCV/params/DirectedGenerator.hh
</code> <code> [SO PARAM] RubyDirectedTester -> RISCV/params/RubyDirectedTester.hh
</code> <code> [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/directedtest/DirectedGenerator.cc -> .o
</code> <code> [SO PARAM] SeriesRequestGenerator -> RISCV/params/SeriesRequestGenerator.hh
</code> <code> [     CXX] RISCV/cpu/testers/directedtest/SeriesRequestGenerator.cc -> .o
</code> <code> [SO PARAM] InvalidateGenerator -> RISCV/params/InvalidateGenerator.hh
</code> <code> [     CXX] RISCV/cpu/testers/directedtest/InvalidateGenerator.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/HWPrefetch.hh
</code> <code> [SO PARAM] AMPMPrefetcher -> RISCV/params/AMPMPrefetcher.hh
</code> <code> [SO PARAM] AccessMapPatternMatching -> RISCV/params/AccessMapPatternMatching.hh
</code> <code> [SO PARAM] QueuedPrefetcher -> RISCV/params/QueuedPrefetcher.hh
</code> <code> [SO PARAM] BasePrefetcher -> RISCV/params/BasePrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/access_map_pattern_matching.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Cache.hh
</code> <code> [ TRACING]  -> RISCV/debug/CachePort.hh
</code> <code> [ENUMDECL] Clusivity -> RISCV/enums/Clusivity.hh
</code> <code> [SO PARAM] WriteAllocator -> RISCV/params/WriteAllocator.hh
</code> <code> [SO PARAM] BaseTags -> RISCV/params/BaseTags.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/base.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/testers/rubytest/lib.o.partial
</code> <code> [SO PARAM] MultiPrefetcher -> RISCV/params/MultiPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/multi.cc -> .o
</code> <code> [SO PARAM] BOPPrefetcher -> RISCV/params/BOPPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/bop.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/testers/directedtest/lib.o.partial
</code> <code> [SO PARAM] DCPTPrefetcher -> RISCV/params/DCPTPrefetcher.hh
</code> <code> [SO PARAM] DeltaCorrelatingPredictionTables -> RISCV/params/DeltaCorrelatingPredictionTables.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/delta_correlating_prediction_tables.cc -> .o
</code> <code> [SO PARAM] IrregularStreamBufferPrefetcher -> RISCV/params/IrregularStreamBufferPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/irregular_stream_buffer.cc -> .o
</code> <code> [SO PARAM] IndirectMemoryPrefetcher -> RISCV/params/IndirectMemoryPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/indirect_memory.cc -> .o
</code> <code> [SO PARAM] PIFPrefetcher -> RISCV/params/PIFPrefetcher.hh
</code> <code> [    LINK]  -> RISCV/mem/ruby/slicc_interface/lib.o.partial
</code> <code> [     CXX] RISCV/mem/cache/prefetch/pif.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/prefetch/queued.cc -> .o
</code> <code> [SO PARAM] SBOOEPrefetcher -> RISCV/params/SBOOEPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/sbooe.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/storage/lib.o.partial
</code> <code> [SO PARAM] SignaturePathPrefetcher -> RISCV/params/SignaturePathPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/signature_path.cc -> .o
</code> <code> [SO PARAM] SignaturePathPrefetcherV2 -> RISCV/params/SignaturePathPrefetcherV2.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/signature_path_v2.cc -> .o
</code> <code> [SO PARAM] SlimAMPMPrefetcher -> RISCV/params/SlimAMPMPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/slim_ampm.cc -> .o
</code> <code> [SO PARAM] STeMSPrefetcher -> RISCV/params/STeMSPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/spatio_temporal_memory_streaming.cc -> .o
</code> <code> [SO PARAM] StridePrefetcher -> RISCV/params/StridePrefetcher.hh
</code> <code> [SO PARAM] StridePrefetcherHashedSetAssociative -> RISCV/params/StridePrefetcherHashedSetAssociative.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/stride.cc -> .o
</code> <code> [SO PARAM] TaggedPrefetcher -> RISCV/params/TaggedPrefetcher.hh
</code> <code> [     CXX] RISCV/mem/cache/prefetch/tagged.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ProbeVerbose.hh
</code> <code> [SO PARAM] ProbeListenerObject -> RISCV/params/ProbeListenerObject.hh
</code> <code> [     CXX] RISCV/sim/probe/probe.cc -> .o
</code> <code> [ENUM STR] AddrMap, True -> RISCV/enums/AddrMap.cc
</code> <code> [     CXX] RISCV/enums/AddrMap.cc -> .o
</code> <code> [ENUM STR] Clusivity, True -> RISCV/enums/Clusivity.cc
</code> <code> [     CXX] RISCV/enums/Clusivity.cc -> .o
</code> <code> [ENUM STR] CommitPolicy, True -> RISCV/enums/CommitPolicy.cc
</code> <code> [ENUMDECL] CommitPolicy -> RISCV/enums/CommitPolicy.hh
</code> <code> [     CXX] RISCV/enums/CommitPolicy.cc -> .o
</code> <code> [ENUM STR] Enum, True -> RISCV/enums/Enum.cc
</code> <code> [ENUMDECL] Enum -> RISCV/enums/Enum.hh
</code> <code> [     CXX] RISCV/enums/Enum.cc -> .o
</code> <code> [ENUM STR] FetchPolicy, True -> RISCV/enums/FetchPolicy.cc
</code> <code> [ENUMDECL] FetchPolicy -> RISCV/enums/FetchPolicy.hh
</code> <code> [     CXX] RISCV/enums/FetchPolicy.cc -> .o
</code> <code> [ENUM STR] IdeID, True -> RISCV/enums/IdeID.cc
</code> <code> [     CXX] RISCV/enums/IdeID.cc -> .o
</code> <code> [ENUM STR] ImageFormat, True -> RISCV/enums/ImageFormat.cc
</code> <code> [ENUMDECL] ImageFormat -> RISCV/enums/ImageFormat.hh
</code> <code> [     CXX] RISCV/enums/ImageFormat.cc -> .o
</code> <code> [ENUM STR] MemSched, True -> RISCV/enums/MemSched.cc
</code> <code> [ENUMDECL] MemSched -> RISCV/enums/MemSched.hh
</code> <code> [     CXX] RISCV/enums/MemSched.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/cache/prefetch/lib.o.partial
</code> <code> [ENUM STR] MemoryMode, True -> RISCV/enums/MemoryMode.cc
</code> <code> [     CXX] RISCV/enums/MemoryMode.cc -> .o
</code> <code> [ENUM STR] OpClass, True -> RISCV/enums/OpClass.cc
</code> <code> [     CXX] RISCV/enums/OpClass.cc -> .o
</code> <code> [ENUM STR] PMType, True -> RISCV/enums/PMType.cc
</code> <code> [     CXX] RISCV/enums/PMType.cc -> .o
</code> <code> [ENUM STR] PageManage, True -> RISCV/enums/PageManage.cc
</code> <code> [ENUMDECL] PageManage -> RISCV/enums/PageManage.hh
</code> <code> [     CXX] RISCV/enums/PageManage.cc -> .o
</code> <code> [ENUM STR] PwrState, True -> RISCV/enums/PwrState.cc
</code> <code> [     CXX] RISCV/enums/PwrState.cc -> .o
</code> <code> [ENUM STR] QoSQPolicy, True -> RISCV/enums/QoSQPolicy.cc
</code> <code> [ENUMDECL] QoSQPolicy -> RISCV/enums/QoSQPolicy.hh
</code> <code> [     CXX] RISCV/enums/QoSQPolicy.cc -> .o
</code> <code> [ENUM STR] SMTQueuePolicy, True -> RISCV/enums/SMTQueuePolicy.cc
</code> <code> [ENUMDECL] SMTQueuePolicy -> RISCV/enums/SMTQueuePolicy.hh
</code> <code> [     CXX] RISCV/enums/SMTQueuePolicy.cc -> .o
</code> <code> [ENUM STR] ScopedEnum, True -> RISCV/enums/ScopedEnum.cc
</code> <code> [ENUMDECL] ScopedEnum -> RISCV/enums/ScopedEnum.hh
</code> <code> [     CXX] RISCV/enums/ScopedEnum.cc -> .o
</code> <code> [ENUM STR] StaticInstFlags, True -> RISCV/enums/StaticInstFlags.cc
</code> <code> [     CXX] RISCV/enums/StaticInstFlags.cc -> .o
</code> <code> [ENUM STR] StreamGenType, True -> RISCV/enums/StreamGenType.cc
</code> <code> [     CXX] RISCV/enums/StreamGenType.cc -> .o
</code> <code> [ENUM STR] TerminalDump, True -> RISCV/enums/TerminalDump.cc
</code> <code> [ENUMDECL] TerminalDump -> RISCV/enums/TerminalDump.hh
</code> <code> [     CXX] RISCV/enums/TerminalDump.cc -> .o
</code> <code> [ENUM STR] ThreadPolicy, True -> RISCV/enums/ThreadPolicy.cc
</code> <code> [ENUMDECL] ThreadPolicy -> RISCV/enums/ThreadPolicy.hh
</code> <code> [     CXX] RISCV/enums/ThreadPolicy.cc -> .o
</code> <code> [ENUM STR] TimingExprOp, True -> RISCV/enums/TimingExprOp.cc
</code> <code> [ENUMDECL] TimingExprOp -> RISCV/enums/TimingExprOp.hh
</code> <code> [     CXX] RISCV/enums/TimingExprOp.cc -> .o
</code> <code> [ENUM STR] VecRegRenameMode, True -> RISCV/enums/VecRegRenameMode.cc
</code> <code> [ENUMDECL] VecRegRenameMode -> RISCV/enums/VecRegRenameMode.hh
</code> <code> [     CXX] RISCV/enums/VecRegRenameMode.cc -> .o
</code> <code> [SO PyBind] AMPMPrefetcher -> RISCV/python/_m5/param_AMPMPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_AMPMPrefetcher.cc -> .o
</code> <code> [SO PyBind] AbstractMemory -> RISCV/python/_m5/param_AbstractMemory.cc
</code> <code> [     CXX] RISCV/python/_m5/param_AbstractMemory.cc -> .o
</code> <code> [SO PyBind] AccessMapPatternMatching -> RISCV/python/_m5/param_AccessMapPatternMatching.cc
</code> <code> [     CXX] RISCV/python/_m5/param_AccessMapPatternMatching.cc -> .o
</code> <code> [SO PyBind] AddrMapper -> RISCV/python/_m5/param_AddrMapper.cc
</code> <code> [SO PARAM] AddrMapper -> RISCV/params/AddrMapper.hh
</code> <code> [SO PARAM] RangeAddrMapper -> RISCV/params/RangeAddrMapper.hh
</code> <code> [     CXX] RISCV/python/_m5/param_AddrMapper.cc -> .o
</code> <code> [SO PyBind] AtomicSimpleCPU -> RISCV/python/_m5/param_AtomicSimpleCPU.cc
</code> <code> [SO PARAM] AtomicSimpleCPU -> RISCV/params/AtomicSimpleCPU.hh
</code> <code> [ TRACING]  -> RISCV/debug/Checker.hh
</code> <code> [SO PARAM] CheckerCPU -> RISCV/params/CheckerCPU.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/decoder.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/isa.hh
</code> <code> [ TRACING]  -> RISCV/debug/CCRegs.hh
</code> <code> [ TRACING]  -> RISCV/debug/FloatRegs.hh
</code> <code> [ TRACING]  -> RISCV/debug/IntRegs.hh
</code> <code> [ TRACING]  -> RISCV/debug/VecPredRegs.hh
</code> <code> [ TRACING]  -> RISCV/debug/VecRegs.hh
</code> <code> [SO PARAM] BaseSimpleCPU -> RISCV/params/BaseSimpleCPU.hh
</code> <code> [SO PARAM] BaseCPU -> RISCV/params/BaseCPU.hh
</code> <code> [SO PARAM] BranchPredictor -> RISCV/params/BranchPredictor.hh
</code> <code> [SO PARAM] IndirectPredictor -> RISCV/params/IndirectPredictor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_AtomicSimpleCPU.cc -> .o
</code> <code> [SO PyBind] BIPRP -> RISCV/python/_m5/param_BIPRP.cc
</code> <code> [SO PARAM] BIPRP -> RISCV/params/BIPRP.hh
</code> <code> [SO PARAM] LRURP -> RISCV/params/LRURP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BIPRP.cc -> .o
</code> <code> [SO PyBind] BOPPrefetcher -> RISCV/python/_m5/param_BOPPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BOPPrefetcher.cc -> .o
</code> <code> [SO PyBind] BRRIPRP -> RISCV/python/_m5/param_BRRIPRP.cc
</code> <code> [SO PARAM] BRRIPRP -> RISCV/params/BRRIPRP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BRRIPRP.cc -> .o
</code> <code> [SO PyBind] BadDevice -> RISCV/python/_m5/param_BadDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BadDevice.cc -> .o
</code> <code> [SO PyBind] Base16Delta8 -> RISCV/python/_m5/param_Base16Delta8.cc
</code> <code> [SO PARAM] Base16Delta8 -> RISCV/params/Base16Delta8.hh
</code> <code> [SO PARAM] BaseDictionaryCompressor -> RISCV/params/BaseDictionaryCompressor.hh
</code> <code> [SO PARAM] BaseCacheCompressor -> RISCV/params/BaseCacheCompressor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Base16Delta8.cc -> .o
</code> <code> [SO PyBind] Base32Delta16 -> RISCV/python/_m5/param_Base32Delta16.cc
</code> <code> [SO PARAM] Base32Delta16 -> RISCV/params/Base32Delta16.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Base32Delta16.cc -> .o
</code> <code> [SO PyBind] Base32Delta8 -> RISCV/python/_m5/param_Base32Delta8.cc
</code> <code> [SO PARAM] Base32Delta8 -> RISCV/params/Base32Delta8.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Base32Delta8.cc -> .o
</code> <code> [SO PyBind] Base64Delta16 -> RISCV/python/_m5/param_Base64Delta16.cc
</code> <code> [SO PARAM] Base64Delta16 -> RISCV/params/Base64Delta16.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Base64Delta16.cc -> .o
</code> <code> [SO PyBind] Base64Delta32 -> RISCV/python/_m5/param_Base64Delta32.cc
</code> <code> [SO PARAM] Base64Delta32 -> RISCV/params/Base64Delta32.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Base64Delta32.cc -> .o
</code> <code> [SO PyBind] Base64Delta8 -> RISCV/python/_m5/param_Base64Delta8.cc
</code> <code> [SO PARAM] Base64Delta8 -> RISCV/params/Base64Delta8.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Base64Delta8.cc -> .o
</code> <code> [SO PyBind] BaseCPU -> RISCV/python/_m5/param_BaseCPU.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseCPU.cc -> .o
</code> <code> [SO PyBind] BaseCache -> RISCV/python/_m5/param_BaseCache.cc
</code> <code> [SO PyBind] BaseCacheCompressor -> RISCV/python/_m5/param_BaseCacheCompressor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseCacheCompressor.cc -> .o
</code> <code> [SO PARAM] BaseCache -> RISCV/params/BaseCache.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BaseCache.cc -> .o
</code> <code> [SO PyBind] BaseDictionaryCompressor -> RISCV/python/_m5/param_BaseDictionaryCompressor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseDictionaryCompressor.cc -> .o
</code> <code> [SO PyBind] BaseISA -> RISCV/python/_m5/param_BaseISA.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseISA.cc -> .o
</code> <code> [SO PyBind] BaseIndexingPolicy -> RISCV/python/_m5/param_BaseIndexingPolicy.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseIndexingPolicy.cc -> .o
</code> <code> [SO PyBind] BaseInterrupts -> RISCV/python/_m5/param_BaseInterrupts.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseInterrupts.cc -> .o
</code> <code> [SO PyBind] BaseMemProbe -> RISCV/python/_m5/param_BaseMemProbe.cc
</code> <code> [SO PARAM] BaseMemProbe -> RISCV/params/BaseMemProbe.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BaseMemProbe.cc -> .o
</code> <code> [SO PyBind] BasePrefetcher -> RISCV/python/_m5/param_BasePrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BasePrefetcher.cc -> .o
</code> <code> [SO PyBind] BaseReplacementPolicy -> RISCV/python/_m5/param_BaseReplacementPolicy.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseReplacementPolicy.cc -> .o
</code> <code> [SO PyBind] BaseSetAssoc -> RISCV/python/_m5/param_BaseSetAssoc.cc
</code> <code> [SO PARAM] BaseSetAssoc -> RISCV/params/BaseSetAssoc.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BaseSetAssoc.cc -> .o
</code> <code> [SO PyBind] BaseSimpleCPU -> RISCV/python/_m5/param_BaseSimpleCPU.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseSimpleCPU.cc -> .o
</code> <code> [SO PyBind] BaseTLB -> RISCV/python/_m5/param_BaseTLB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseTLB.cc -> .o
</code> <code> [SO PyBind] BaseTags -> RISCV/python/_m5/param_BaseTags.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseTags.cc -> .o
</code> <code> [SO PyBind] BaseTrafficGen -> RISCV/python/_m5/param_BaseTrafficGen.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BaseTrafficGen.cc -> .o
</code> <code> [SO PyBind] BaseXBar -> RISCV/python/_m5/param_BaseXBar.cc
</code> <code> [SO PARAM] BaseXBar -> RISCV/params/BaseXBar.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BaseXBar.cc -> .o
</code> <code> [SO PyBind] BasicExtLink -> RISCV/python/_m5/param_BasicExtLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BasicExtLink.cc -> .o
</code> <code> [SO PyBind] BasicIntLink -> RISCV/python/_m5/param_BasicIntLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BasicIntLink.cc -> .o
</code> <code> [SO PyBind] BasicLink -> RISCV/python/_m5/param_BasicLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BasicLink.cc -> .o
</code> <code> [SO PyBind] BasicPioDevice -> RISCV/python/_m5/param_BasicPioDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BasicPioDevice.cc -> .o
</code> <code> [SO PyBind] BasicRouter -> RISCV/python/_m5/param_BasicRouter.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BasicRouter.cc -> .o
</code> <code> [SO PyBind] BiModeBP -> RISCV/python/_m5/param_BiModeBP.cc
</code> <code> [SO PARAM] BiModeBP -> RISCV/params/BiModeBP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BiModeBP.cc -> .o
</code> <code> [SO PyBind] BloomFilterBase -> RISCV/python/_m5/param_BloomFilterBase.cc
</code> <code> [SO PARAM] BloomFilterBase -> RISCV/params/BloomFilterBase.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterBase.cc -> .o
</code> <code> [SO PyBind] BloomFilterBlock -> RISCV/python/_m5/param_BloomFilterBlock.cc
</code> <code> [SO PARAM] BloomFilterBlock -> RISCV/params/BloomFilterBlock.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterBlock.cc -> .o
</code> <code> [SO PyBind] BloomFilterBulk -> RISCV/python/_m5/param_BloomFilterBulk.cc
</code> <code> [SO PARAM] BloomFilterBulk -> RISCV/params/BloomFilterBulk.hh
</code> <code> [SO PARAM] BloomFilterMultiBitSel -> RISCV/params/BloomFilterMultiBitSel.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterBulk.cc -> .o
</code> <code> [SO PyBind] BloomFilterH3 -> RISCV/python/_m5/param_BloomFilterH3.cc
</code> <code> [SO PARAM] BloomFilterH3 -> RISCV/params/BloomFilterH3.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterH3.cc -> .o
</code> <code> [SO PyBind] BloomFilterMulti -> RISCV/python/_m5/param_BloomFilterMulti.cc
</code> <code> [SO PARAM] BloomFilterMulti -> RISCV/params/BloomFilterMulti.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterMulti.cc -> .o
</code> <code> [SO PyBind] BloomFilterMultiBitSel -> RISCV/python/_m5/param_BloomFilterMultiBitSel.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterMultiBitSel.cc -> .o
</code> <code> [SO PyBind] BloomFilterPerfect -> RISCV/python/_m5/param_BloomFilterPerfect.cc
</code> <code> [SO PARAM] BloomFilterPerfect -> RISCV/params/BloomFilterPerfect.hh
</code> <code> [     CXX] RISCV/python/_m5/param_BloomFilterPerfect.cc -> .o
</code> <code> [SO PyBind] BranchPredictor -> RISCV/python/_m5/param_BranchPredictor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_BranchPredictor.cc -> .o
</code> <code> [SO PyBind] Bridge -> RISCV/python/_m5/param_Bridge.cc
</code> <code> [SO PARAM] Bridge -> RISCV/params/Bridge.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Bridge.cc -> .o
</code> <code> [SO PyBind] CPack -> RISCV/python/_m5/param_CPack.cc
</code> <code> [SO PARAM] CPack -> RISCV/params/CPack.hh
</code> <code> [     CXX] RISCV/python/_m5/param_CPack.cc -> .o
</code> <code> [SO PyBind] Cache -> RISCV/python/_m5/param_Cache.cc
</code> <code> [SO PARAM] Cache -> RISCV/params/Cache.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Cache.cc -> .o
</code> <code> [SO PyBind] CheckerCPU -> RISCV/python/_m5/param_CheckerCPU.cc
</code> <code> [     CXX] RISCV/python/_m5/param_CheckerCPU.cc -> .o
</code> <code> [SO PyBind] ClockDomain -> RISCV/python/_m5/param_ClockDomain.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ClockDomain.cc -> .o
</code> <code> [SO PyBind] ClockedObject -> RISCV/python/_m5/param_ClockedObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ClockedObject.cc -> .o
</code> <code> [SO PyBind] CoherentXBar -> RISCV/python/_m5/param_CoherentXBar.cc
</code> <code> [SO PARAM] CoherentXBar -> RISCV/params/CoherentXBar.hh
</code> <code> [SO PARAM] SnoopFilter -> RISCV/params/SnoopFilter.hh
</code> <code> [     CXX] RISCV/python/_m5/param_CoherentXBar.cc -> .o
</code> <code> [SO PyBind] CommMonitor -> RISCV/python/_m5/param_CommMonitor.cc
</code> <code> [SO PARAM] CommMonitor -> RISCV/params/CommMonitor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_CommMonitor.cc -> .o
</code> <code> [SO PyBind] CompressedTags -> RISCV/python/_m5/param_CompressedTags.cc
</code> <code> [SO PARAM] CompressedTags -> RISCV/params/CompressedTags.hh
</code> <code> [SO PARAM] SectorTags -> RISCV/params/SectorTags.hh
</code> <code> [     CXX] RISCV/python/_m5/param_CompressedTags.cc -> .o
</code> <code> [SO PyBind] CopyEngine -> RISCV/python/_m5/param_CopyEngine.cc
</code> <code> [SO PARAM] CopyEngine -> RISCV/params/CopyEngine.hh
</code> <code> [CONFIG H] CP_ANNOTATE, 0 -> RISCV/config/cp_annotate.hh
</code> <code> [ TRACING]  -> RISCV/debug/AnnotateQ.hh
</code> <code> [     CXX] RISCV/python/_m5/param_CopyEngine.cc -> .o
</code> <code> [SO PyBind] CowDiskImage -> RISCV/python/_m5/param_CowDiskImage.cc
</code> <code> [     CXX] RISCV/python/_m5/param_CowDiskImage.cc -> .o
</code> <code> [SO PyBind] CreditLink -> RISCV/python/_m5/param_CreditLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_CreditLink.cc -> .o
</code> <code> [SO PyBind] DCPTPrefetcher -> RISCV/python/_m5/param_DCPTPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DCPTPrefetcher.cc -> .o
</code> <code> [SO PyBind] DMASequencer -> RISCV/python/_m5/param_DMASequencer.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DMASequencer.cc -> .o
</code> <code> [SO PyBind] DMA_Controller -> RISCV/python/_m5/param_DMA_Controller.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DMA_Controller.cc -> .o
</code> <code> [SO PyBind] DRAMCtrl -> RISCV/python/_m5/param_DRAMCtrl.cc
</code> <code> [SO PARAM] DRAMCtrl -> RISCV/params/DRAMCtrl.hh
</code> <code> [ TRACING]  -> RISCV/debug/QOS.hh
</code> <code> [SO PARAM] QoSMemCtrl -> RISCV/params/QoSMemCtrl.hh
</code> <code> [SO PARAM] QoSPolicy -> RISCV/params/QoSPolicy.hh
</code> <code> [SO PARAM] QoSTurnaroundPolicy -> RISCV/params/QoSTurnaroundPolicy.hh
</code> <code> [     CXX] RISCV/python/_m5/param_DRAMCtrl.cc -> .o
</code> <code> [SO PyBind] DVFSHandler -> RISCV/python/_m5/param_DVFSHandler.cc
</code> <code> [SO PARAM] DVFSHandler -> RISCV/params/DVFSHandler.hh
</code> <code> [ TRACING]  -> RISCV/debug/DVFS.hh
</code> <code> [     CXX] RISCV/python/_m5/param_DVFSHandler.cc -> .o
</code> <code> [SO PyBind] DeltaCorrelatingPredictionTables -> RISCV/python/_m5/param_DeltaCorrelatingPredictionTables.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DeltaCorrelatingPredictionTables.cc -> .o
</code> <code> [SO PyBind] DerivO3CPU -> RISCV/python/_m5/param_DerivO3CPU.cc
</code> <code> [SO PARAM] DerivO3CPU -> RISCV/params/DerivO3CPU.hh
</code> <code> [SO PARAM] FUPool -> RISCV/params/FUPool.hh
</code> <code> [ TRACING]  -> RISCV/debug/Scoreboard.hh
</code> <code> [ TRACING]  -> RISCV/debug/FreeList.hh
</code> <code> [ TRACING]  -> RISCV/debug/IEW.hh
</code> <code> [GENERATE] riscv -> RISCV/arch/locked_mem.hh
</code> <code> [ TRACING]  -> RISCV/debug/LSQUnit.hh
</code> <code> [ TRACING]  -> RISCV/debug/MemDepUnit.hh
</code> <code> [SO PARAM] FUDesc -> RISCV/params/FUDesc.hh
</code> <code> [SO PARAM] OpDesc -> RISCV/params/OpDesc.hh
</code> <code> [     CXX] RISCV/python/_m5/param_DerivO3CPU.cc -> .o
</code> <code> [SO PyBind] DerivedClockDomain -> RISCV/python/_m5/param_DerivedClockDomain.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DerivedClockDomain.cc -> .o
</code> <code> [SO PyBind] DirectedGenerator -> RISCV/python/_m5/param_DirectedGenerator.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DirectedGenerator.cc -> .o
</code> <code> [SO PyBind] Directory_Controller -> RISCV/python/_m5/param_Directory_Controller.cc
</code> <code> [     CXX] RISCV/python/_m5/param_Directory_Controller.cc -> .o
</code> <code> [SO PyBind] DiskImage -> RISCV/python/_m5/param_DiskImage.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DiskImage.cc -> .o
</code> <code> [SO PyBind] DistEtherLink -> RISCV/python/_m5/param_DistEtherLink.cc
</code> <code> [SO PARAM] DistEtherLink -> RISCV/params/DistEtherLink.hh
</code> <code> [SO PARAM] EtherDump -> RISCV/params/EtherDump.hh
</code> <code> [SO PARAM] EtherLink -> RISCV/params/EtherLink.hh
</code> <code> [     CXX] RISCV/python/_m5/param_DistEtherLink.cc -> .o
</code> <code> [SO PyBind] DmaDevice -> RISCV/python/_m5/param_DmaDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_DmaDevice.cc -> .o
</code> <code> [SO PyBind] DummyChecker -> RISCV/python/_m5/param_DummyChecker.cc
</code> <code> [SO PARAM] DummyChecker -> RISCV/params/DummyChecker.hh
</code> <code> [     CXX] RISCV/python/_m5/param_DummyChecker.cc -> .o
</code> <code> [SO PyBind] ElasticTrace -> RISCV/python/_m5/param_ElasticTrace.cc
</code> <code> [SO PARAM] ElasticTrace -> RISCV/params/ElasticTrace.hh
</code> <code> [  PROTOC] RISCV/proto/inst_dep_record.proto -> RISCV/proto/inst_dep_record.pb.cc, RISCV/proto/inst_dep_record.pb.h
</code> <code> [     CXX] RISCV/python/_m5/param_ElasticTrace.cc -> .o
</code> <code> [SO PyBind] EmulatedDriver -> RISCV/python/_m5/param_EmulatedDriver.cc
</code> <code> [     CXX] RISCV/python/_m5/param_EmulatedDriver.cc -> .o
</code> <code> [SO PyBind] EtherBus -> RISCV/python/_m5/param_EtherBus.cc
</code> <code> [SO PARAM] EtherBus -> RISCV/params/EtherBus.hh
</code> <code> [     CXX] RISCV/python/_m5/param_EtherBus.cc -> .o
</code> <code> [SO PyBind] EtherDevBase -> RISCV/python/_m5/param_EtherDevBase.cc
</code> <code> [SO PARAM] EtherDevBase -> RISCV/params/EtherDevBase.hh
</code> <code> [SO PARAM] EtherDevice -> RISCV/params/EtherDevice.hh
</code> <code> [     CXX] RISCV/python/_m5/param_EtherDevBase.cc -> .o
</code> <code> [SO PyBind] EtherDevice -> RISCV/python/_m5/param_EtherDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_EtherDevice.cc -> .o
</code> <code> [SO PyBind] EtherDump -> RISCV/python/_m5/param_EtherDump.cc
</code> <code> [     CXX] RISCV/python/_m5/param_EtherDump.cc -> .o
</code> <code> [SO PyBind] EtherLink -> RISCV/python/_m5/param_EtherLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_EtherLink.cc -> .o
</code> <code> [SO PyBind] EtherSwitch -> RISCV/python/_m5/param_EtherSwitch.cc
</code> <code> [SO PARAM] EtherSwitch -> RISCV/params/EtherSwitch.hh
</code> <code> [     CXX] RISCV/python/_m5/param_EtherSwitch.cc -> .o
</code> <code> [SO PyBind] EtherTap -> RISCV/python/_m5/param_EtherTap.cc
</code> <code> [SO PARAM] EtherTap -> RISCV/params/EtherTap.hh
</code> <code> [CONFIG H] USE_TUNTAP, 1 -> RISCV/config/use_tuntap.hh
</code> <code> [SO PARAM] EtherTapStub -> RISCV/params/EtherTapStub.hh
</code> <code> [SO PARAM] EtherTapBase -> RISCV/params/EtherTapBase.hh
</code> <code> [     CXX] RISCV/python/_m5/param_EtherTap.cc -> .o
</code> <code> [SO PyBind] EtherTapBase -> RISCV/python/_m5/param_EtherTapBase.cc
</code> <code> [     CXX] RISCV/python/_m5/param_EtherTapBase.cc -> .o
</code> <code> [SO PyBind] EtherTapStub -> RISCV/python/_m5/param_EtherTapStub.cc
</code> <code> [     CXX] RISCV/python/_m5/param_EtherTapStub.cc -> .o
</code> <code> [SO PyBind] ExeTracer -> RISCV/python/_m5/param_ExeTracer.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ExeTracer.cc -> .o
</code> <code> [SO PyBind] ExternalMaster -> RISCV/python/_m5/param_ExternalMaster.cc
</code> <code> [SO PARAM] ExternalMaster -> RISCV/params/ExternalMaster.hh
</code> <code> [     CXX] RISCV/python/_m5/param_ExternalMaster.cc -> .o
</code> <code> [SO PyBind] ExternalSlave -> RISCV/python/_m5/param_ExternalSlave.cc
</code> <code> [SO PARAM] ExternalSlave -> RISCV/params/ExternalSlave.hh
</code> <code> [     CXX] RISCV/python/_m5/param_ExternalSlave.cc -> .o
</code> <code> [SO PyBind] FALRU -> RISCV/python/_m5/param_FALRU.cc
</code> <code> [SO PARAM] FALRU -> RISCV/params/FALRU.hh
</code> <code> [     CXX] RISCV/python/_m5/param_FALRU.cc -> .o
</code> <code> [SO PyBind] FIFORP -> RISCV/python/_m5/param_FIFORP.cc
</code> <code> [SO PARAM] FIFORP -> RISCV/params/FIFORP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_FIFORP.cc -> .o
</code> <code> [SO PyBind] FPCD -> RISCV/python/_m5/param_FPCD.cc
</code> <code> [SO PARAM] FPCD -> RISCV/params/FPCD.hh
</code> <code> [     CXX] RISCV/python/_m5/param_FPCD.cc -> .o
</code> <code> [SO PyBind] FUDesc -> RISCV/python/_m5/param_FUDesc.cc
</code> <code> [     CXX] RISCV/python/_m5/param_FUDesc.cc -> .o
</code> <code> [SO PyBind] FUPool -> RISCV/python/_m5/param_FUPool.cc
</code> <code> [     CXX] RISCV/python/_m5/param_FUPool.cc -> .o
</code> <code> [SO PyBind] FaultModel -> RISCV/python/_m5/param_FaultModel.cc
</code> <code> [     CXX] RISCV/python/_m5/param_FaultModel.cc -> .o
</code> <code> [SO PyBind] GarnetExtLink -> RISCV/python/_m5/param_GarnetExtLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GarnetExtLink.cc -> .o
</code> <code> [SO PyBind] GarnetIntLink -> RISCV/python/_m5/param_GarnetIntLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GarnetIntLink.cc -> .o
</code> <code> [SO PyBind] GarnetNetwork -> RISCV/python/_m5/param_GarnetNetwork.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GarnetNetwork.cc -> .o
</code> <code> [SO PyBind] GarnetNetworkInterface -> RISCV/python/_m5/param_GarnetNetworkInterface.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GarnetNetworkInterface.cc -> .o
</code> <code> [SO PyBind] GarnetRouter -> RISCV/python/_m5/param_GarnetRouter.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GarnetRouter.cc -> .o
</code> <code> [SO PyBind] GarnetSyntheticTraffic -> RISCV/python/_m5/param_GarnetSyntheticTraffic.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GarnetSyntheticTraffic.cc -> .o
</code> <code> [SO PyBind] Gem5ToTlmBridge32 -> RISCV/python/_m5/param_Gem5ToTlmBridge32.cc
</code> <code> [SO PARAM] Gem5ToTlmBridge32 -> RISCV/params/Gem5ToTlmBridge32.hh
</code> <code> [SO PARAM] Gem5ToTlmBridgeBase -> RISCV/params/Gem5ToTlmBridgeBase.hh
</code> <code> [SO PARAM] SystemC_ScModule -> RISCV/params/SystemC_ScModule.hh
</code> <code> [SO PARAM] SystemC_ScObject -> RISCV/params/SystemC_ScObject.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge32.cc -> .o
</code> <code> [SO PyBind] Gem5ToTlmBridge64 -> RISCV/python/_m5/param_Gem5ToTlmBridge64.cc
</code> <code> [SO PARAM] Gem5ToTlmBridge64 -> RISCV/params/Gem5ToTlmBridge64.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge64.cc -> .o
</code> <code> [SO PyBind] Gem5ToTlmBridgeBase -> RISCV/python/_m5/param_Gem5ToTlmBridgeBase.cc
</code> <code> [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridgeBase.cc -> .o
</code> <code> [SO PyBind] GenericPciHost -> RISCV/python/_m5/param_GenericPciHost.cc
</code> <code> [SO PARAM] GenericPciHost -> RISCV/params/GenericPciHost.hh
</code> <code> [     CXX] RISCV/python/_m5/param_GenericPciHost.cc -> .o
</code> <code> [SO PyBind] GoodbyeObject -> RISCV/python/_m5/param_GoodbyeObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_GoodbyeObject.cc -> .o
</code> <code> [SO PyBind] HMCController -> RISCV/python/_m5/param_HMCController.cc
</code> <code> [SO PARAM] HMCController -> RISCV/params/HMCController.hh
</code> <code> [SO PARAM] NoncoherentXBar -> RISCV/params/NoncoherentXBar.hh
</code> <code> [     CXX] RISCV/python/_m5/param_HMCController.cc -> .o
</code> <code> [SO PyBind] HelloObject -> RISCV/python/_m5/param_HelloObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_HelloObject.cc -> .o
</code> <code> [SO PyBind] I2CBus -> RISCV/python/_m5/param_I2CBus.cc
</code> <code> [SO PARAM] I2CBus -> RISCV/params/I2CBus.hh
</code> <code> [SO PARAM] I2CDevice -> RISCV/params/I2CDevice.hh
</code> <code> [     CXX] RISCV/python/_m5/param_I2CBus.cc -> .o
</code> <code> [SO PyBind] I2CDevice -> RISCV/python/_m5/param_I2CDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_I2CDevice.cc -> .o
</code> <code> [SO PyBind] IGbE -> RISCV/python/_m5/param_IGbE.cc
</code> <code> [SO PARAM] IGbE -> RISCV/params/IGbE.hh
</code> <code> [ TRACING]  -> RISCV/debug/EthernetDesc.hh
</code> <code> [ TRACING]  -> RISCV/debug/EthernetIntr.hh
</code> <code> [     CXX] RISCV/python/_m5/param_IGbE.cc -> .o
</code> <code> [SO PyBind] IdeController -> RISCV/python/_m5/param_IdeController.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IdeController.cc -> .o
</code> <code> [SO PyBind] IdeDisk -> RISCV/python/_m5/param_IdeDisk.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IdeDisk.cc -> .o
</code> <code> [SO PyBind] IndirectMemoryPrefetcher -> RISCV/python/_m5/param_IndirectMemoryPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IndirectMemoryPrefetcher.cc -> .o
</code> <code> [SO PyBind] IndirectPredictor -> RISCV/python/_m5/param_IndirectPredictor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IndirectPredictor.cc -> .o
</code> <code> [SO PyBind] InstPBTrace -> RISCV/python/_m5/param_InstPBTrace.cc
</code> <code> [SO PARAM] InstPBTrace -> RISCV/params/InstPBTrace.hh
</code> <code> [     CXX] RISCV/python/_m5/param_InstPBTrace.cc -> .o
</code> <code> [SO PyBind] InstTracer -> RISCV/python/_m5/param_InstTracer.cc
</code> <code> [     CXX] RISCV/python/_m5/param_InstTracer.cc -> .o
</code> <code> [SO PyBind] IntelTrace -> RISCV/python/_m5/param_IntelTrace.cc
</code> <code> [SO PARAM] IntelTrace -> RISCV/params/IntelTrace.hh
</code> <code> [     CXX] RISCV/python/_m5/param_IntelTrace.cc -> .o
</code> <code> [SO PyBind] IntrControl -> RISCV/python/_m5/param_IntrControl.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IntrControl.cc -> .o
</code> <code> [SO PyBind] InvalidateGenerator -> RISCV/python/_m5/param_InvalidateGenerator.cc
</code> <code> [     CXX] RISCV/python/_m5/param_InvalidateGenerator.cc -> .o
</code> <code> [SO PyBind] IrregularStreamBufferPrefetcher -> RISCV/python/_m5/param_IrregularStreamBufferPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IrregularStreamBufferPrefetcher.cc -> .o
</code> <code> [SO PyBind] IsaFake -> RISCV/python/_m5/param_IsaFake.cc
</code> <code> [     CXX] RISCV/python/_m5/param_IsaFake.cc -> .o
</code> <code> [SO PyBind] KernelWorkload -> RISCV/python/_m5/param_KernelWorkload.cc
</code> <code> [SO PARAM] KernelWorkload -> RISCV/params/KernelWorkload.hh
</code> <code> [     CXX] RISCV/python/_m5/param_KernelWorkload.cc -> .o
</code> <code> [SO PyBind] L1Cache_Controller -> RISCV/python/_m5/param_L1Cache_Controller.cc
</code> <code> [     CXX] RISCV/python/_m5/param_L1Cache_Controller.cc -> .o
</code> <code> [SO PyBind] LFURP -> RISCV/python/_m5/param_LFURP.cc
</code> <code> [SO PARAM] LFURP -> RISCV/params/LFURP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_LFURP.cc -> .o
</code> <code> [SO PyBind] LRURP -> RISCV/python/_m5/param_LRURP.cc
</code> <code> [     CXX] RISCV/python/_m5/param_LRURP.cc -> .o
</code> <code> [SO PyBind] LTAGE -> RISCV/python/_m5/param_LTAGE.cc
</code> <code> [SO PARAM] LTAGE -> RISCV/params/LTAGE.hh
</code> <code> [SO PARAM] TAGE -> RISCV/params/TAGE.hh
</code> <code> [SO PARAM] TAGEBase -> RISCV/params/TAGEBase.hh
</code> <code> [SO PARAM] LoopPredictor -> RISCV/params/LoopPredictor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_LTAGE.cc -> .o
</code> <code> [SO PyBind] LocalBP -> RISCV/python/_m5/param_LocalBP.cc
</code> <code> [SO PARAM] LocalBP -> RISCV/params/LocalBP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_LocalBP.cc -> .o
</code> <code> [SO PyBind] LoopPredictor -> RISCV/python/_m5/param_LoopPredictor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_LoopPredictor.cc -> .o
</code> <code> [SO PyBind] MPP_LoopPredictor -> RISCV/python/_m5/param_MPP_LoopPredictor.cc
</code> <code> [SO PARAM] MPP_LoopPredictor -> RISCV/params/MPP_LoopPredictor.hh
</code> <code> [SO PARAM] MPP_StatisticalCorrector -> RISCV/params/MPP_StatisticalCorrector.hh
</code> <code> [SO PARAM] MPP_TAGE -> RISCV/params/MPP_TAGE.hh
</code> <code> [SO PARAM] MultiperspectivePerceptronTAGE -> RISCV/params/MultiperspectivePerceptronTAGE.hh
</code> <code> [SO PARAM] MultiperspectivePerceptron -> RISCV/params/MultiperspectivePerceptron.hh
</code> <code> [SO PARAM] StatisticalCorrector -> RISCV/params/StatisticalCorrector.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_LoopPredictor.cc -> .o
</code> <code> [SO PyBind] MPP_LoopPredictor_8KB -> RISCV/python/_m5/param_MPP_LoopPredictor_8KB.cc
</code> <code> [SO PARAM] MPP_LoopPredictor_8KB -> RISCV/params/MPP_LoopPredictor_8KB.hh
</code> <code> [SO PARAM] MPP_StatisticalCorrector_8KB -> RISCV/params/MPP_StatisticalCorrector_8KB.hh
</code> <code> [SO PARAM] MPP_TAGE_8KB -> RISCV/params/MPP_TAGE_8KB.hh
</code> <code> [SO PARAM] MultiperspectivePerceptronTAGE8KB -> RISCV/params/MultiperspectivePerceptronTAGE8KB.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_LoopPredictor_8KB.cc -> .o
</code> <code> [SO PyBind] MPP_StatisticalCorrector -> RISCV/python/_m5/param_MPP_StatisticalCorrector.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector.cc -> .o
</code> <code> [SO PyBind] MPP_StatisticalCorrector_64KB -> RISCV/python/_m5/param_MPP_StatisticalCorrector_64KB.cc
</code> <code> [SO PARAM] MPP_StatisticalCorrector_64KB -> RISCV/params/MPP_StatisticalCorrector_64KB.hh
</code> <code> [SO PARAM] MultiperspectivePerceptronTAGE64KB -> RISCV/params/MultiperspectivePerceptronTAGE64KB.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector_64KB.cc -> .o
</code> <code> [SO PyBind] MPP_StatisticalCorrector_8KB -> RISCV/python/_m5/param_MPP_StatisticalCorrector_8KB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector_8KB.cc -> .o
</code> <code> [SO PyBind] MPP_TAGE -> RISCV/python/_m5/param_MPP_TAGE.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_TAGE.cc -> .o
</code> <code> [SO PyBind] MPP_TAGE_8KB -> RISCV/python/_m5/param_MPP_TAGE_8KB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MPP_TAGE_8KB.cc -> .o
</code> <code> [SO PyBind] MRURP -> RISCV/python/_m5/param_MRURP.cc
</code> <code> [SO PARAM] MRURP -> RISCV/params/MRURP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MRURP.cc -> .o
</code> <code> [SO PyBind] MathExprPowerModel -> RISCV/python/_m5/param_MathExprPowerModel.cc
</code> <code> [SO PARAM] MathExprPowerModel -> RISCV/params/MathExprPowerModel.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MathExprPowerModel.cc -> .o
</code> <code> [SO PyBind] MemChecker -> RISCV/python/_m5/param_MemChecker.cc
</code> <code> [SO PARAM] MemChecker -> RISCV/params/MemChecker.hh
</code> <code> [ TRACING]  -> RISCV/debug/MemChecker.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemChecker.cc -> .o
</code> <code> [SO PyBind] MemCheckerMonitor -> RISCV/python/_m5/param_MemCheckerMonitor.cc
</code> <code> [SO PARAM] MemCheckerMonitor -> RISCV/params/MemCheckerMonitor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemCheckerMonitor.cc -> .o
</code> <code> [SO PyBind] MemDelay -> RISCV/python/_m5/param_MemDelay.cc
</code> <code> [SO PARAM] MemDelay -> RISCV/params/MemDelay.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemDelay.cc -> .o
</code> <code> [SO PyBind] MemFootprintProbe -> RISCV/python/_m5/param_MemFootprintProbe.cc
</code> <code> [SO PARAM] MemFootprintProbe -> RISCV/params/MemFootprintProbe.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemFootprintProbe.cc -> .o
</code> <code> [SO PyBind] MemObject -> RISCV/python/_m5/param_MemObject.cc
</code> <code> [SO PARAM] MemObject -> RISCV/params/MemObject.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemObject.cc -> .o
</code> <code> [SO PyBind] MemTest -> RISCV/python/_m5/param_MemTest.cc
</code> <code> [SO PARAM] MemTest -> RISCV/params/MemTest.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemTest.cc -> .o
</code> <code> [SO PyBind] MemTraceProbe -> RISCV/python/_m5/param_MemTraceProbe.cc
</code> <code> [SO PARAM] MemTraceProbe -> RISCV/params/MemTraceProbe.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MemTraceProbe.cc -> .o
</code> <code> [SO PyBind] MessageBuffer -> RISCV/python/_m5/param_MessageBuffer.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MessageBuffer.cc -> .o
</code> <code> [SO PyBind] MinorCPU -> RISCV/python/_m5/param_MinorCPU.cc
</code> <code> [SO PARAM] MinorCPU -> RISCV/params/MinorCPU.hh
</code> <code> [SO PARAM] MinorFU -> RISCV/params/MinorFU.hh
</code> <code> [SO PARAM] MinorFUPool -> RISCV/params/MinorFUPool.hh
</code> <code> [SO PARAM] MinorOpClass -> RISCV/params/MinorOpClass.hh
</code> <code> [SO PARAM] MinorOpClassSet -> RISCV/params/MinorOpClassSet.hh
</code> <code> [SO PARAM] TimingExpr -> RISCV/params/TimingExpr.hh
</code> <code> [SO PARAM] TimingExprBin -> RISCV/params/TimingExprBin.hh
</code> <code> [SO PARAM] TimingExprIf -> RISCV/params/TimingExprIf.hh
</code> <code> [SO PARAM] TimingExprLet -> RISCV/params/TimingExprLet.hh
</code> <code> [SO PARAM] TimingExprLiteral -> RISCV/params/TimingExprLiteral.hh
</code> <code> [SO PARAM] TimingExprReadIntReg -> RISCV/params/TimingExprReadIntReg.hh
</code> <code> [SO PARAM] TimingExprRef -> RISCV/params/TimingExprRef.hh
</code> <code> [SO PARAM] TimingExprSrcReg -> RISCV/params/TimingExprSrcReg.hh
</code> <code> [SO PARAM] TimingExprUn -> RISCV/params/TimingExprUn.hh
</code> <code> [ TRACING]  -> RISCV/debug/MinorTrace.hh
</code> <code> [SO PARAM] MinorFUTiming -> RISCV/params/MinorFUTiming.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MinorCPU.cc -> .o
</code> <code> [SO PyBind] MinorFU -> RISCV/python/_m5/param_MinorFU.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MinorFU.cc -> .o
</code> <code> [SO PyBind] MinorFUPool -> RISCV/python/_m5/param_MinorFUPool.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MinorFUPool.cc -> .o
</code> <code> [SO PyBind] MinorFUTiming -> RISCV/python/_m5/param_MinorFUTiming.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MinorFUTiming.cc -> .o
</code> <code> [SO PyBind] MinorOpClass -> RISCV/python/_m5/param_MinorOpClass.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MinorOpClass.cc -> .o
</code> <code> [SO PyBind] MinorOpClassSet -> RISCV/python/_m5/param_MinorOpClassSet.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MinorOpClassSet.cc -> .o
</code> <code> [SO PyBind] MultiCompressor -> RISCV/python/_m5/param_MultiCompressor.cc
</code> <code> [SO PARAM] MultiCompressor -> RISCV/params/MultiCompressor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MultiCompressor.cc -> .o
</code> <code> [SO PyBind] MultiPrefetcher -> RISCV/python/_m5/param_MultiPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MultiPrefetcher.cc -> .o
</code> <code> [SO PyBind] MultiperspectivePerceptron -> RISCV/python/_m5/param_MultiperspectivePerceptron.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron.cc -> .o
</code> <code> [SO PyBind] MultiperspectivePerceptron64KB -> RISCV/python/_m5/param_MultiperspectivePerceptron64KB.cc
</code> <code> [SO PARAM] MultiperspectivePerceptron64KB -> RISCV/params/MultiperspectivePerceptron64KB.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron64KB.cc -> .o
</code> <code> [SO PyBind] MultiperspectivePerceptron8KB -> RISCV/python/_m5/param_MultiperspectivePerceptron8KB.cc
</code> <code> [SO PARAM] MultiperspectivePerceptron8KB -> RISCV/params/MultiperspectivePerceptron8KB.hh
</code> <code> [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron8KB.cc -> .o
</code> <code> [SO PyBind] MultiperspectivePerceptronTAGE -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE.cc -> .o
</code> <code> [SO PyBind] MultiperspectivePerceptronTAGE64KB -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc -> .o
</code> <code> [SO PyBind] MultiperspectivePerceptronTAGE8KB -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc -> .o
</code> <code> [SO PyBind] NSGigE -> RISCV/python/_m5/param_NSGigE.cc
</code> <code> [SO PARAM] NSGigE -> RISCV/params/NSGigE.hh
</code> <code> [     CXX] RISCV/python/_m5/param_NSGigE.cc -> .o
</code> <code> [SO PyBind] NativeTrace -> RISCV/python/_m5/param_NativeTrace.cc
</code> <code> [SO PARAM] NativeTrace -> RISCV/params/NativeTrace.hh
</code> <code> [     CXX] RISCV/python/_m5/param_NativeTrace.cc -> .o
</code> <code> [SO PyBind] NetworkLink -> RISCV/python/_m5/param_NetworkLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_NetworkLink.cc -> .o
</code> <code> [SO PyBind] NonCachingSimpleCPU -> RISCV/python/_m5/param_NonCachingSimpleCPU.cc
</code> <code> [SO PARAM] NonCachingSimpleCPU -> RISCV/params/NonCachingSimpleCPU.hh
</code> <code> [     CXX] RISCV/python/_m5/param_NonCachingSimpleCPU.cc -> .o
</code> <code> [SO PyBind] NoncoherentCache -> RISCV/python/_m5/param_NoncoherentCache.cc
</code> <code> [SO PARAM] NoncoherentCache -> RISCV/params/NoncoherentCache.hh
</code> <code> [     CXX] RISCV/python/_m5/param_NoncoherentCache.cc -> .o
</code> <code> [SO PyBind] NoncoherentXBar -> RISCV/python/_m5/param_NoncoherentXBar.cc
</code> <code> [     CXX] RISCV/python/_m5/param_NoncoherentXBar.cc -> .o
</code> <code> [SO PyBind] O3Checker -> RISCV/python/_m5/param_O3Checker.cc
</code> <code> [SO PARAM] O3Checker -> RISCV/params/O3Checker.hh
</code> <code> [     CXX] RISCV/python/_m5/param_O3Checker.cc -> .o
</code> <code> [SO PyBind] OpDesc -> RISCV/python/_m5/param_OpDesc.cc
</code> <code> [     CXX] RISCV/python/_m5/param_OpDesc.cc -> .o
</code> <code> [SO PyBind] PIFPrefetcher -> RISCV/python/_m5/param_PIFPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PIFPrefetcher.cc -> .o
</code> <code> [SO PyBind] PS2Device -> RISCV/python/_m5/param_PS2Device.cc
</code> <code> [SO PARAM] PS2Device -> RISCV/params/PS2Device.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PS2Device.cc -> .o
</code> <code> [SO PyBind] PS2Keyboard -> RISCV/python/_m5/param_PS2Keyboard.cc
</code> <code> [SO PARAM] PS2Keyboard -> RISCV/params/PS2Keyboard.hh
</code> <code> [SO PARAM] VncInput -> RISCV/params/VncInput.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PS2Keyboard.cc -> .o
</code> <code> [SO PyBind] PS2Mouse -> RISCV/python/_m5/param_PS2Mouse.cc
</code> <code> [SO PARAM] PS2Mouse -> RISCV/params/PS2Mouse.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PS2Mouse.cc -> .o
</code> <code> [SO PyBind] PS2TouchKit -> RISCV/python/_m5/param_PS2TouchKit.cc
</code> <code> [SO PARAM] PS2TouchKit -> RISCV/params/PS2TouchKit.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PS2TouchKit.cc -> .o
</code> <code> [SO PyBind] PciDevice -> RISCV/python/_m5/param_PciDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PciDevice.cc -> .o
</code> <code> [SO PyBind] PciHost -> RISCV/python/_m5/param_PciHost.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PciHost.cc -> .o
</code> <code> [SO PyBind] PciVirtIO -> RISCV/python/_m5/param_PciVirtIO.cc
</code> <code> [SO PARAM] PciVirtIO -> RISCV/params/PciVirtIO.hh
</code> <code> [SO PARAM] VirtIODeviceBase -> RISCV/params/VirtIODeviceBase.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PciVirtIO.cc -> .o
</code> <code> [SO PyBind] PerfectCompressor -> RISCV/python/_m5/param_PerfectCompressor.cc
</code> <code> [SO PARAM] PerfectCompressor -> RISCV/params/PerfectCompressor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PerfectCompressor.cc -> .o
</code> <code> [SO PyBind] PioDevice -> RISCV/python/_m5/param_PioDevice.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PioDevice.cc -> .o
</code> <code> [SO PyBind] Platform -> RISCV/python/_m5/param_Platform.cc
</code> <code> [     CXX] RISCV/python/_m5/param_Platform.cc -> .o
</code> <code> [SO PyBind] PowerDomain -> RISCV/python/_m5/param_PowerDomain.cc
</code> <code> [SO PARAM] PowerDomain -> RISCV/params/PowerDomain.hh
</code> <code> [     CXX] RISCV/python/_m5/param_PowerDomain.cc -> .o
</code> <code> [SO PyBind] PowerModel -> RISCV/python/_m5/param_PowerModel.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PowerModel.cc -> .o
</code> <code> [SO PyBind] PowerModelState -> RISCV/python/_m5/param_PowerModelState.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PowerModelState.cc -> .o
</code> <code> [SO PyBind] PowerState -> RISCV/python/_m5/param_PowerState.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PowerState.cc -> .o
</code> <code> [SO PyBind] ProbeListenerObject -> RISCV/python/_m5/param_ProbeListenerObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ProbeListenerObject.cc -> .o
</code> <code> [SO PyBind] Process -> RISCV/python/_m5/param_Process.cc
</code> <code> [     CXX] RISCV/python/_m5/param_Process.cc -> .o
</code> <code> [SO PyBind] PyTrafficGen -> RISCV/python/_m5/param_PyTrafficGen.cc
</code> <code> [     CXX] RISCV/python/_m5/param_PyTrafficGen.cc -> .o
</code> <code> [SO PyBind] QoSFixedPriorityPolicy -> RISCV/python/_m5/param_QoSFixedPriorityPolicy.cc
</code> <code> [SO PARAM] QoSFixedPriorityPolicy -> RISCV/params/QoSFixedPriorityPolicy.hh
</code> <code> [     CXX] RISCV/python/_m5/param_QoSFixedPriorityPolicy.cc -> .o
</code> <code> [SO PyBind] QoSMemCtrl -> RISCV/python/_m5/param_QoSMemCtrl.cc
</code> <code> [     CXX] RISCV/python/_m5/param_QoSMemCtrl.cc -> .o
</code> <code> [SO PyBind] QoSMemSinkCtrl -> RISCV/python/_m5/param_QoSMemSinkCtrl.cc
</code> <code> [SO PARAM] QoSMemSinkCtrl -> RISCV/params/QoSMemSinkCtrl.hh
</code> <code> [     CXX] RISCV/python/_m5/param_QoSMemSinkCtrl.cc -> .o
</code> <code> [SO PyBind] QoSPolicy -> RISCV/python/_m5/param_QoSPolicy.cc
</code> <code> [     CXX] RISCV/python/_m5/param_QoSPolicy.cc -> .o
</code> <code> [SO PyBind] QoSPropFairPolicy -> RISCV/python/_m5/param_QoSPropFairPolicy.cc
</code> <code> [SO PARAM] QoSPropFairPolicy -> RISCV/params/QoSPropFairPolicy.hh
</code> <code> [     CXX] RISCV/python/_m5/param_QoSPropFairPolicy.cc -> .o
</code> <code> [SO PyBind] QoSTurnaroundPolicy -> RISCV/python/_m5/param_QoSTurnaroundPolicy.cc
</code> <code> [     CXX] RISCV/python/_m5/param_QoSTurnaroundPolicy.cc -> .o
</code> <code> [SO PyBind] QoSTurnaroundPolicyIdeal -> RISCV/python/_m5/param_QoSTurnaroundPolicyIdeal.cc
</code> <code> [SO PARAM] QoSTurnaroundPolicyIdeal -> RISCV/params/QoSTurnaroundPolicyIdeal.hh
</code> <code> [     CXX] RISCV/python/_m5/param_QoSTurnaroundPolicyIdeal.cc -> .o
</code> <code> [SO PyBind] QueuedPrefetcher -> RISCV/python/_m5/param_QueuedPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_QueuedPrefetcher.cc -> .o
</code> <code> [SO PyBind] RandomRP -> RISCV/python/_m5/param_RandomRP.cc
</code> <code> [SO PARAM] RandomRP -> RISCV/params/RandomRP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_RandomRP.cc -> .o
</code> <code> [SO PyBind] RangeAddrMapper -> RISCV/python/_m5/param_RangeAddrMapper.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RangeAddrMapper.cc -> .o
</code> <code> [SO PyBind] RawDiskImage -> RISCV/python/_m5/param_RawDiskImage.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RawDiskImage.cc -> .o
</code> <code> [SO PyBind] RedirectPath -> RISCV/python/_m5/param_RedirectPath.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RedirectPath.cc -> .o
</code> <code> [SO PyBind] RepeatedQwordsCompressor -> RISCV/python/_m5/param_RepeatedQwordsCompressor.cc
</code> <code> [SO PARAM] RepeatedQwordsCompressor -> RISCV/params/RepeatedQwordsCompressor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_RepeatedQwordsCompressor.cc -> .o
</code> <code> [SO PyBind] RiscvBareMetal -> RISCV/python/_m5/param_RiscvBareMetal.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RiscvBareMetal.cc -> .o
</code> <code> [SO PyBind] RiscvFsWorkload -> RISCV/python/_m5/param_RiscvFsWorkload.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RiscvFsWorkload.cc -> .o
</code> <code> [SO PyBind] RiscvISA -> RISCV/python/_m5/param_RiscvISA.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RiscvISA.cc -> .o
</code> <code> [SO PyBind] RiscvInterrupts -> RISCV/python/_m5/param_RiscvInterrupts.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RiscvInterrupts.cc -> .o
</code> <code> [SO PyBind] RiscvPagetableWalker -> RISCV/python/_m5/param_RiscvPagetableWalker.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RiscvPagetableWalker.cc -> .o
</code> <code> [SO PyBind] RiscvTLB -> RISCV/python/_m5/param_RiscvTLB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RiscvTLB.cc -> .o
</code> <code> [SO PyBind] Root -> RISCV/python/_m5/param_Root.cc
</code> <code> [SO PARAM] Root -> RISCV/params/Root.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Root.cc -> .o
</code> <code> [SO PyBind] RubyCache -> RISCV/python/_m5/param_RubyCache.cc
</code> <code> [SO PyBind] RubyController -> RISCV/python/_m5/param_RubyController.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyController.cc -> .o
</code> <code> [     CXX] RISCV/python/_m5/param_RubyCache.cc -> .o
</code> <code> [SO PyBind] RubyDirectedTester -> RISCV/python/_m5/param_RubyDirectedTester.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyDirectedTester.cc -> .o
</code> <code> [SO PyBind] RubyDirectoryMemory -> RISCV/python/_m5/param_RubyDirectoryMemory.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyDirectoryMemory.cc -> .o
</code> <code> [SO PyBind] RubyNetwork -> RISCV/python/_m5/param_RubyNetwork.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyNetwork.cc -> .o
</code> <code> [SO PyBind] RubyPort -> RISCV/python/_m5/param_RubyPort.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyPort.cc -> .o
</code> <code> [SO PyBind] RubyPortProxy -> RISCV/python/_m5/param_RubyPortProxy.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyPortProxy.cc -> .o
</code> <code> [SO PyBind] RubyPrefetcher -> RISCV/python/_m5/param_RubyPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyPrefetcher.cc -> .o
</code> <code> [SO PyBind] RubySequencer -> RISCV/python/_m5/param_RubySequencer.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubySequencer.cc -> .o
</code> <code> [SO PyBind] RubySystem -> RISCV/python/_m5/param_RubySystem.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubySystem.cc -> .o
</code> <code> [SO PyBind] RubyTester -> RISCV/python/_m5/param_RubyTester.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyTester.cc -> .o
</code> <code> [SO PyBind] RubyWireBuffer -> RISCV/python/_m5/param_RubyWireBuffer.cc
</code> <code> [     CXX] RISCV/python/_m5/param_RubyWireBuffer.cc -> .o
</code> <code> [SO PyBind] SBOOEPrefetcher -> RISCV/python/_m5/param_SBOOEPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SBOOEPrefetcher.cc -> .o
</code> <code> [SO PyBind] STeMSPrefetcher -> RISCV/python/_m5/param_STeMSPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_STeMSPrefetcher.cc -> .o
</code> <code> [SO PyBind] SecondChanceRP -> RISCV/python/_m5/param_SecondChanceRP.cc
</code> <code> [SO PARAM] SecondChanceRP -> RISCV/params/SecondChanceRP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SecondChanceRP.cc -> .o
</code> <code> [SO PyBind] SectorTags -> RISCV/python/_m5/param_SectorTags.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SectorTags.cc -> .o
</code> <code> [SO PyBind] SerialDevice -> RISCV/python/_m5/param_SerialDevice.cc
</code> <code> [SO PARAM] SerialDevice -> RISCV/params/SerialDevice.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SerialDevice.cc -> .o
</code> <code> [SO PyBind] SerialLink -> RISCV/python/_m5/param_SerialLink.cc
</code> <code> [SO PARAM] SerialLink -> RISCV/params/SerialLink.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SerialLink.cc -> .o
</code> <code> [SO PyBind] SerialNullDevice -> RISCV/python/_m5/param_SerialNullDevice.cc
</code> <code> [SO PARAM] SerialNullDevice -> RISCV/params/SerialNullDevice.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SerialNullDevice.cc -> .o
</code> <code> [SO PyBind] SeriesRequestGenerator -> RISCV/python/_m5/param_SeriesRequestGenerator.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SeriesRequestGenerator.cc -> .o
</code> <code> [SO PyBind] SetAssociative -> RISCV/python/_m5/param_SetAssociative.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SetAssociative.cc -> .o
</code> <code> [SO PyBind] SignaturePathPrefetcher -> RISCV/python/_m5/param_SignaturePathPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SignaturePathPrefetcher.cc -> .o
</code> <code> [SO PyBind] SignaturePathPrefetcherV2 -> RISCV/python/_m5/param_SignaturePathPrefetcherV2.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SignaturePathPrefetcherV2.cc -> .o
</code> <code> [SO PyBind] SimObject -> RISCV/python/_m5/param_SimObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimObject.cc -> .o
</code> <code> [SO PyBind] SimPoint -> RISCV/python/_m5/param_SimPoint.cc
</code> <code> [SO PARAM] SimPoint -> RISCV/params/SimPoint.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimPoint.cc -> .o
</code> <code> [SO PyBind] SimpleCache -> RISCV/python/_m5/param_SimpleCache.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleCache.cc -> .o
</code> <code> [SO PyBind] SimpleDisk -> RISCV/python/_m5/param_SimpleDisk.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleDisk.cc -> .o
</code> <code> [SO PyBind] SimpleExtLink -> RISCV/python/_m5/param_SimpleExtLink.cc
</code> <code> [SO PARAM] SimpleExtLink -> RISCV/params/SimpleExtLink.hh
</code> <code> [SO PARAM] SimpleIntLink -> RISCV/params/SimpleIntLink.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleExtLink.cc -> .o
</code> <code> [SO PyBind] SimpleIndirectPredictor -> RISCV/python/_m5/param_SimpleIndirectPredictor.cc
</code> <code> [SO PARAM] SimpleIndirectPredictor -> RISCV/params/SimpleIndirectPredictor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleIndirectPredictor.cc -> .o
</code> <code> [SO PyBind] SimpleIntLink -> RISCV/python/_m5/param_SimpleIntLink.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleIntLink.cc -> .o
</code> <code> [SO PyBind] SimpleMemDelay -> RISCV/python/_m5/param_SimpleMemDelay.cc
</code> <code> [SO PARAM] SimpleMemDelay -> RISCV/params/SimpleMemDelay.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleMemDelay.cc -> .o
</code> <code> [SO PyBind] SimpleMemobj -> RISCV/python/_m5/param_SimpleMemobj.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleMemobj.cc -> .o
</code> <code> [SO PyBind] SimpleMemory -> RISCV/python/_m5/param_SimpleMemory.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleMemory.cc -> .o
</code> <code> [SO PyBind] SimpleNetwork -> RISCV/python/_m5/param_SimpleNetwork.cc
</code> <code> [SO PARAM] SimpleNetwork -> RISCV/params/SimpleNetwork.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleNetwork.cc -> .o
</code> <code> [SO PyBind] SimpleObject -> RISCV/python/_m5/param_SimpleObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleObject.cc -> .o
</code> <code> [SO PyBind] SimpleTrace -> RISCV/python/_m5/param_SimpleTrace.cc
</code> <code> [SO PARAM] SimpleTrace -> RISCV/params/SimpleTrace.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleTrace.cc -> .o
</code> <code> [SO PyBind] SimpleUart -> RISCV/python/_m5/param_SimpleUart.cc
</code> <code> [SO PARAM] SimpleUart -> RISCV/params/SimpleUart.hh
</code> <code> [SO PARAM] Uart -> RISCV/params/Uart.hh
</code> <code> [     CXX] RISCV/python/_m5/param_SimpleUart.cc -> .o
</code> <code> [SO PyBind] Sinic -> RISCV/python/_m5/param_Sinic.cc
</code> <code> [SO PARAM] Sinic -> RISCV/params/Sinic.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Sinic.cc -> .o
</code> <code> [SO PyBind] SkewedAssociative -> RISCV/python/_m5/param_SkewedAssociative.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SkewedAssociative.cc -> .o
</code> <code> [SO PyBind] SlimAMPMPrefetcher -> RISCV/python/_m5/param_SlimAMPMPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SlimAMPMPrefetcher.cc -> .o
</code> <code> [SO PyBind] SnoopFilter -> RISCV/python/_m5/param_SnoopFilter.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SnoopFilter.cc -> .o
</code> <code> [SO PyBind] SrcClockDomain -> RISCV/python/_m5/param_SrcClockDomain.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SrcClockDomain.cc -> .o
</code> <code> [SO PyBind] StackDistProbe -> RISCV/python/_m5/param_StackDistProbe.cc
</code> <code> [SO PARAM] StackDistProbe -> RISCV/params/StackDistProbe.hh
</code> <code> [     CXX] RISCV/python/_m5/param_StackDistProbe.cc -> .o
</code> <code> [SO PyBind] StatisticalCorrector -> RISCV/python/_m5/param_StatisticalCorrector.cc
</code> <code> [     CXX] RISCV/python/_m5/param_StatisticalCorrector.cc -> .o
</code> <code> [SO PyBind] StridePrefetcher -> RISCV/python/_m5/param_StridePrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_StridePrefetcher.cc -> .o
</code> <code> [SO PyBind] StridePrefetcherHashedSetAssociative -> RISCV/python/_m5/param_StridePrefetcherHashedSetAssociative.cc
</code> <code> [     CXX] RISCV/python/_m5/param_StridePrefetcherHashedSetAssociative.cc -> .o
</code> <code> [SO PyBind] SubSystem -> RISCV/python/_m5/param_SubSystem.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SubSystem.cc -> .o
</code> <code> [SO PyBind] Switch -> RISCV/python/_m5/param_Switch.cc
</code> <code> [SO PARAM] Switch -> RISCV/params/Switch.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Switch.cc -> .o
</code> <code> [SO PyBind] System -> RISCV/python/_m5/param_System.cc
</code> <code> [SO PARAM] ThermalCapacitor -> RISCV/params/ThermalCapacitor.hh
</code> <code> [SO PARAM] ThermalReference -> RISCV/params/ThermalReference.hh
</code> <code> [SO PARAM] ThermalResistor -> RISCV/params/ThermalResistor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_System.cc -> .o
</code> <code> [SO PyBind] SystemC_Kernel -> RISCV/python/_m5/param_SystemC_Kernel.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SystemC_Kernel.cc -> .o
</code> <code> [SO PyBind] SystemC_ScModule -> RISCV/python/_m5/param_SystemC_ScModule.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SystemC_ScModule.cc -> .o
</code> <code> [SO PyBind] SystemC_ScObject -> RISCV/python/_m5/param_SystemC_ScObject.cc
</code> <code> [     CXX] RISCV/python/_m5/param_SystemC_ScObject.cc -> .o
</code> <code> [SO PyBind] TAGE -> RISCV/python/_m5/param_TAGE.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE.cc -> .o
</code> <code> [SO PyBind] TAGEBase -> RISCV/python/_m5/param_TAGEBase.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGEBase.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L -> RISCV/python/_m5/param_TAGE_SC_L.cc
</code> <code> [SO PARAM] TAGE_SC_L -> RISCV/params/TAGE_SC_L.hh
</code> <code> [SO PARAM] TAGE_SC_L_LoopPredictor -> RISCV/params/TAGE_SC_L_LoopPredictor.hh
</code> <code> [SO PARAM] TAGE_SC_L_TAGE -> RISCV/params/TAGE_SC_L_TAGE.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_64KB -> RISCV/python/_m5/param_TAGE_SC_L_64KB.cc
</code> <code> [SO PARAM] TAGE_SC_L_64KB -> RISCV/params/TAGE_SC_L_64KB.hh
</code> <code> [SO PARAM] TAGE_SC_L_64KB_StatisticalCorrector -> RISCV/params/TAGE_SC_L_64KB_StatisticalCorrector.hh
</code> <code> [SO PARAM] TAGE_SC_L_TAGE_64KB -> RISCV/params/TAGE_SC_L_TAGE_64KB.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_64KB.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_64KB_StatisticalCorrector -> RISCV/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_8KB -> RISCV/python/_m5/param_TAGE_SC_L_8KB.cc
</code> <code> [SO PARAM] TAGE_SC_L_8KB -> RISCV/params/TAGE_SC_L_8KB.hh
</code> <code> [SO PARAM] TAGE_SC_L_8KB_StatisticalCorrector -> RISCV/params/TAGE_SC_L_8KB_StatisticalCorrector.hh
</code> <code> [SO PARAM] TAGE_SC_L_TAGE_8KB -> RISCV/params/TAGE_SC_L_TAGE_8KB.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_8KB.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_8KB_StatisticalCorrector -> RISCV/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_LoopPredictor -> RISCV/python/_m5/param_TAGE_SC_L_LoopPredictor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_LoopPredictor.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_TAGE -> RISCV/python/_m5/param_TAGE_SC_L_TAGE.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_TAGE_64KB -> RISCV/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc -> .o
</code> <code> [SO PyBind] TAGE_SC_L_TAGE_8KB -> RISCV/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc -> .o
</code> <code> [SO PyBind] TaggedPrefetcher -> RISCV/python/_m5/param_TaggedPrefetcher.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TaggedPrefetcher.cc -> .o
</code> <code> [SO PyBind] Terminal -> RISCV/python/_m5/param_Terminal.cc
</code> <code> [SO PARAM] Terminal -> RISCV/params/Terminal.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Terminal.cc -> .o
</code> <code> [SO PyBind] ThermalCapacitor -> RISCV/python/_m5/param_ThermalCapacitor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ThermalCapacitor.cc -> .o
</code> <code> [SO PyBind] ThermalDomain -> RISCV/python/_m5/param_ThermalDomain.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ThermalDomain.cc -> .o
</code> <code> [SO PyBind] ThermalModel -> RISCV/python/_m5/param_ThermalModel.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ThermalModel.cc -> .o
</code> <code> [SO PyBind] ThermalNode -> RISCV/python/_m5/param_ThermalNode.cc
</code> <code> [SO PARAM] ThermalNode -> RISCV/params/ThermalNode.hh
</code> <code> [     CXX] RISCV/python/_m5/param_ThermalNode.cc -> .o
</code> <code> [SO PyBind] ThermalReference -> RISCV/python/_m5/param_ThermalReference.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ThermalReference.cc -> .o
</code> <code> [SO PyBind] ThermalResistor -> RISCV/python/_m5/param_ThermalResistor.cc
</code> <code> [     CXX] RISCV/python/_m5/param_ThermalResistor.cc -> .o
</code> <code> [SO PyBind] TickedObject -> RISCV/python/_m5/param_TickedObject.cc
</code> <code> [SO PARAM] TickedObject -> RISCV/params/TickedObject.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TickedObject.cc -> .o
</code> <code> [SO PyBind] TimingExpr -> RISCV/python/_m5/param_TimingExpr.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExpr.cc -> .o
</code> <code> [SO PyBind] TimingExprBin -> RISCV/python/_m5/param_TimingExprBin.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprBin.cc -> .o
</code> <code> [SO PyBind] TimingExprIf -> RISCV/python/_m5/param_TimingExprIf.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprIf.cc -> .o
</code> <code> [SO PyBind] TimingExprLet -> RISCV/python/_m5/param_TimingExprLet.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprLet.cc -> .o
</code> <code> [SO PyBind] TimingExprLiteral -> RISCV/python/_m5/param_TimingExprLiteral.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprLiteral.cc -> .o
</code> <code> [SO PyBind] TimingExprReadIntReg -> RISCV/python/_m5/param_TimingExprReadIntReg.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprReadIntReg.cc -> .o
</code> <code> [SO PyBind] TimingExprRef -> RISCV/python/_m5/param_TimingExprRef.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprRef.cc -> .o
</code> <code> [SO PyBind] TimingExprSrcReg -> RISCV/python/_m5/param_TimingExprSrcReg.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprSrcReg.cc -> .o
</code> <code> [SO PyBind] TimingExprUn -> RISCV/python/_m5/param_TimingExprUn.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TimingExprUn.cc -> .o
</code> <code> [SO PyBind] TimingSimpleCPU -> RISCV/python/_m5/param_TimingSimpleCPU.cc
</code> <code> [SO PARAM] TimingSimpleCPU -> RISCV/params/TimingSimpleCPU.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TimingSimpleCPU.cc -> .o
</code> <code> [SO PyBind] TlmToGem5Bridge32 -> RISCV/python/_m5/param_TlmToGem5Bridge32.cc
</code> <code> [SO PARAM] TlmToGem5Bridge32 -> RISCV/params/TlmToGem5Bridge32.hh
</code> <code> [SO PARAM] TlmToGem5BridgeBase -> RISCV/params/TlmToGem5BridgeBase.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge32.cc -> .o
</code> <code> [SO PyBind] TlmToGem5Bridge64 -> RISCV/python/_m5/param_TlmToGem5Bridge64.cc
</code> <code> [SO PARAM] TlmToGem5Bridge64 -> RISCV/params/TlmToGem5Bridge64.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge64.cc -> .o
</code> <code> [SO PyBind] TlmToGem5BridgeBase -> RISCV/python/_m5/param_TlmToGem5BridgeBase.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TlmToGem5BridgeBase.cc -> .o
</code> <code> [SO PyBind] TournamentBP -> RISCV/python/_m5/param_TournamentBP.cc
</code> <code> [SO PARAM] TournamentBP -> RISCV/params/TournamentBP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TournamentBP.cc -> .o
</code> <code> [SO PyBind] TraceCPU -> RISCV/python/_m5/param_TraceCPU.cc
</code> <code> [SO PARAM] TraceCPU -> RISCV/params/TraceCPU.hh
</code> <code> [ TRACING]  -> RISCV/debug/TraceCPUData.hh
</code> <code> [ TRACING]  -> RISCV/debug/TraceCPUInst.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TraceCPU.cc -> .o
</code> <code> [SO PyBind] TrafficGen -> RISCV/python/_m5/param_TrafficGen.cc
</code> <code> [     CXX] RISCV/python/_m5/param_TrafficGen.cc -> .o
</code> <code> [SO PyBind] TreePLRURP -> RISCV/python/_m5/param_TreePLRURP.cc
</code> <code> [SO PARAM] TreePLRURP -> RISCV/params/TreePLRURP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_TreePLRURP.cc -> .o
</code> <code> [SO PyBind] Uart -> RISCV/python/_m5/param_Uart.cc
</code> <code> [     CXX] RISCV/python/_m5/param_Uart.cc -> .o
</code> <code> [SO PyBind] Uart8250 -> RISCV/python/_m5/param_Uart8250.cc
</code> <code> [SO PARAM] Uart8250 -> RISCV/params/Uart8250.hh
</code> <code> [     CXX] RISCV/python/_m5/param_Uart8250.cc -> .o
</code> <code> [SO PyBind] VirtIO9PBase -> RISCV/python/_m5/param_VirtIO9PBase.cc
</code> <code> [SO PARAM] VirtIO9PBase -> RISCV/params/VirtIO9PBase.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIO9PBase.cc -> .o
</code> <code> [SO PyBind] VirtIO9PDiod -> RISCV/python/_m5/param_VirtIO9PDiod.cc
</code> <code> [SO PARAM] VirtIO9PDiod -> RISCV/params/VirtIO9PDiod.hh
</code> <code> [SO PARAM] VirtIO9PProxy -> RISCV/params/VirtIO9PProxy.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIO9PDiod.cc -> .o
</code> <code> [SO PyBind] VirtIO9PProxy -> RISCV/python/_m5/param_VirtIO9PProxy.cc
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIO9PProxy.cc -> .o
</code> <code> [SO PyBind] VirtIO9PSocket -> RISCV/python/_m5/param_VirtIO9PSocket.cc
</code> <code> [SO PARAM] VirtIO9PSocket -> RISCV/params/VirtIO9PSocket.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIO9PSocket.cc -> .o
</code> <code> [SO PyBind] VirtIOBlock -> RISCV/python/_m5/param_VirtIOBlock.cc
</code> <code> [SO PARAM] VirtIOBlock -> RISCV/params/VirtIOBlock.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIOBlock.cc -> .o
</code> <code> [SO PyBind] VirtIOConsole -> RISCV/python/_m5/param_VirtIOConsole.cc
</code> <code> [SO PARAM] VirtIOConsole -> RISCV/params/VirtIOConsole.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIOConsole.cc -> .o
</code> <code> [SO PyBind] VirtIODeviceBase -> RISCV/python/_m5/param_VirtIODeviceBase.cc
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIODeviceBase.cc -> .o
</code> <code> [SO PyBind] VirtIODummyDevice -> RISCV/python/_m5/param_VirtIODummyDevice.cc
</code> <code> [SO PARAM] VirtIODummyDevice -> RISCV/params/VirtIODummyDevice.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VirtIODummyDevice.cc -> .o
</code> <code> [SO PyBind] VncInput -> RISCV/python/_m5/param_VncInput.cc
</code> <code> [     CXX] RISCV/python/_m5/param_VncInput.cc -> .o
</code> <code> [SO PyBind] VncServer -> RISCV/python/_m5/param_VncServer.cc
</code> <code> [SO PARAM] VncServer -> RISCV/params/VncServer.hh
</code> <code> [     CXX] RISCV/python/_m5/param_VncServer.cc -> .o
</code> <code> [SO PyBind] VoltageDomain -> RISCV/python/_m5/param_VoltageDomain.cc
</code> <code> [     CXX] RISCV/python/_m5/param_VoltageDomain.cc -> .o
</code> <code> [SO PyBind] WeightedLRURP -> RISCV/python/_m5/param_WeightedLRURP.cc
</code> <code> [SO PARAM] WeightedLRURP -> RISCV/params/WeightedLRURP.hh
</code> <code> [     CXX] RISCV/python/_m5/param_WeightedLRURP.cc -> .o
</code> <code> [SO PyBind] Workload -> RISCV/python/_m5/param_Workload.cc
</code> <code> [     CXX] RISCV/python/_m5/param_Workload.cc -> .o
</code> <code> [SO PyBind] WriteAllocator -> RISCV/python/_m5/param_WriteAllocator.cc
</code> <code> [     CXX] RISCV/python/_m5/param_WriteAllocator.cc -> .o
</code> <code> [SO PyBind] ZeroCompressor -> RISCV/python/_m5/param_ZeroCompressor.cc
</code> <code> [SO PARAM] ZeroCompressor -> RISCV/params/ZeroCompressor.hh
</code> <code> [     CXX] RISCV/python/_m5/param_ZeroCompressor.cc -> .o
</code> <code> [     CXX] RISCV/proto/inst_dep_record.pb.cc -> .o
</code> <code> [     CXX] RISCV/proto/packet.pb.cc -> .o
</code> <code> [  PROTOC] RISCV/proto/inst.proto -> RISCV/proto/inst.pb.cc, RISCV/proto/inst.pb.h
</code> <code> [     CXX] RISCV/proto/inst.pb.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/flags.cc
</code> <code> [     CXX] RISCV/debug/flags.cc -> .o
</code> <code> [     CXX] RISCV/python/marshal.cc -> .o
</code> <code> [ DEFINES]  -> RISCV/python/m5/defines.py
</code> <code> [    INFO] COPYING, LICENSE, README -> RISCV/python/m5/info.py
</code> <code> [     CXX] RISCV/mem/cache/tags/base.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/tags/base_set_assoc.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/CacheComp.hh
</code> <code> [     CXX] RISCV/mem/cache/tags/compressed_tags.cc -> .o
</code> <code> [    LINK]  -> RISCV/marshal
</code> <code> [     CXX] RISCV/mem/cache/tags/fa_lru.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/virtio/VirtIOBlock.py -> dev/virtio/VirtIOBlock.py.cc
</code> <code> [     CXX] RISCV/dev/virtio/VirtIOBlock.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/simple/SimpleNetwork.py -> RISCV/mem/ruby/network/simple/SimpleNetwork.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/core.py -> python/m5/core.py.cc
</code> <code> [     CXX] RISCV/python/m5/core.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/memtest/MemTest.py -> cpu/testers/memtest/MemTest.py.cc
</code> <code> [     CXX] RISCV/cpu/testers/memtest/MemTest.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/defines.py -> python/m5/defines.py.cc
</code> <code> [     CXX] RISCV/python/m5/defines.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/PowerState.py -> sim/PowerState.py.cc
</code> <code> [EMBED PY] RISCV/marshal, dev/storage/DiskImage.py -> dev/storage/DiskImage.py.cc
</code> <code> [     CXX] RISCV/sim/PowerState.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/options.py -> python/m5/options.py.cc
</code> <code> [     CXX] RISCV/dev/storage/DiskImage.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/options.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/power/MathExprPowerModel.py -> sim/power/MathExprPowerModel.py.cc
</code> <code> [     CXX] RISCV/sim/power/MathExprPowerModel.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/Root.py -> sim/Root.py.cc
</code> <code> [     CXX] RISCV/sim/Root.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/o3/FUPool.py -> cpu/o3/FUPool.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/slicc_interface/Controller.py -> RISCV/mem/ruby/slicc_interface/Controller.py.cc
</code> <code> [     CXX] RISCV/cpu/o3/FUPool.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/slicc_interface/Controller.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/DVFSHandler.py -> sim/DVFSHandler.py.cc
</code> <code> [     CXX] RISCV/sim/DVFSHandler.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/Device.py -> dev/Device.py.cc
</code> <code> [     CXX] RISCV/dev/Device.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/RubyPrefetcher.py -> RISCV/mem/ruby/structures/RubyPrefetcher.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/serial/Terminal.py -> dev/serial/Terminal.py.cc
</code> <code> [     CXX] RISCV/dev/serial/Terminal.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/pred/BranchPredictor.py -> cpu/pred/BranchPredictor.py.cc
</code> <code> [     CXX] RISCV/cpu/pred/BranchPredictor.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ExternalMaster.py -> RISCV/mem/ExternalMaster.py.cc
</code> <code> [     CXX] RISCV/mem/ExternalMaster.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/StaticInstFlags.py -> cpu/StaticInstFlags.py.cc
</code> <code> [     CXX] RISCV/cpu/StaticInstFlags.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/multidict.py -> python/m5/util/multidict.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/multidict.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/trace/TraceCPU.py -> cpu/trace/TraceCPU.py.cc
</code> <code> [     CXX] RISCV/cpu/trace/TraceCPU.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/probe/Probe.py -> sim/probe/Probe.py.cc
</code> <code> [     CXX] RISCV/sim/probe/Probe.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/storage/Ide.py -> dev/storage/Ide.py.cc
</code> <code> [     CXX] RISCV/dev/storage/Ide.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/SimpleMemory.py -> RISCV/mem/SimpleMemory.py.cc
</code> <code> [     CXX] RISCV/mem/SimpleMemory.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/Process.py -> sim/Process.py.cc
</code> <code> [     CXX] RISCV/sim/Process.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/event.py -> python/m5/event.py.cc
</code> <code> [     CXX] RISCV/python/m5/event.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/fdthelper.py -> python/m5/util/fdthelper.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/fdthelper.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/power/PowerModelState.py -> sim/power/PowerModelState.py.cc
</code> <code> [     CXX] RISCV/sim/power/PowerModelState.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/traffic_gen/BaseTrafficGen.py -> cpu/testers/traffic_gen/BaseTrafficGen.py.cc
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/grammar.py -> python/m5/util/grammar.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/grammar.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/CPUTracers.py -> cpu/CPUTracers.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/trace.py -> python/m5/trace.py.cc
</code> <code> [     CXX] RISCV/cpu/CPUTracers.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/trace.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/MemChecker.py -> RISCV/mem/MemChecker.py.cc
</code> <code> [     CXX] RISCV/mem/MemChecker.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/internal/params.py -> python/m5/internal/params.py.cc
</code> <code> [     CXX] RISCV/python/m5/internal/params.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/o3/FuncUnitConfig.py -> cpu/o3/FuncUnitConfig.py.cc
</code> <code> [     CXX] RISCV/cpu/o3/FuncUnitConfig.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/o3/probe/SimpleTrace.py -> cpu/o3/probe/SimpleTrace.py.cc
</code> <code> [     CXX] RISCV/cpu/o3/probe/SimpleTrace.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/minor/MinorCPU.py -> cpu/minor/MinorCPU.py.cc
</code> <code> [     CXX] RISCV/cpu/minor/MinorCPU.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/probes/StackDistProbe.py -> RISCV/mem/probes/StackDistProbe.py.cc
</code> <code> [     CXX] RISCV/mem/probes/StackDistProbe.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/simple/NonCachingSimpleCPU.py -> cpu/simple/NonCachingSimpleCPU.py.cc
</code> <code> [     CXX] RISCV/cpu/simple/NonCachingSimpleCPU.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/generic/BaseInterrupts.py -> arch/generic/BaseInterrupts.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/pybind.py -> python/m5/util/pybind.py.cc
</code> <code> [     CXX] RISCV/arch/generic/BaseInterrupts.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/util/pybind.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/stats/__init__.py -> python/m5/stats/__init__.py.cc
</code> <code> [     CXX] RISCV/python/m5/stats/__init__.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/protocol/Directory_Controller.py -> RISCV/mem/ruby/protocol/Directory_Controller.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/rubytest/RubyTester.py -> cpu/testers/rubytest/RubyTester.py.cc
</code> <code> [EMBED PY] RISCV/marshal, cpu/CheckerCPU.py -> cpu/CheckerCPU.py.cc
</code> <code> [EMBED PY] RISCV/marshal, dev/serial/Uart.py -> dev/serial/Uart.py.cc
</code> <code> [     CXX] RISCV/cpu/testers/rubytest/RubyTester.py.cc -> .o
</code> <code> [     CXX] RISCV/cpu/CheckerCPU.py.cc -> .o
</code> <code> [     CXX] RISCV/dev/serial/Uart.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/power/ThermalDomain.py -> sim/power/ThermalDomain.py.cc
</code> <code> [     CXX] RISCV/sim/power/ThermalDomain.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/ext/pyfdt/__init__.py -> python/m5/ext/pyfdt/__init__.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/internal/__init__.py -> python/m5/internal/__init__.py.cc
</code> <code> [EMBED PY] RISCV/marshal, cpu/TimingExpr.py -> cpu/TimingExpr.py.cc
</code> <code> [     CXX] RISCV/python/m5/ext/pyfdt/__init__.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/internal/__init__.py.cc -> .o
</code> <code> [     CXX] RISCV/cpu/TimingExpr.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/proxy.py -> python/m5/proxy.py.cc
</code> <code> [     CXX] RISCV/python/m5/proxy.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/BasicLink.py -> RISCV/mem/ruby/network/BasicLink.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/attrdict.py -> python/m5/util/attrdict.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/cache/replacement_policies/ReplacementPolicies.py -> RISCV/mem/cache/replacement_policies/ReplacementPolicies.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/BasicLink.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/util/attrdict.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/sorteddict.py -> python/m5/util/sorteddict.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/sorteddict.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, learning_gem5/part2/HelloObject.py -> learning_gem5/part2/HelloObject.py.cc
</code> <code> [EMBED PY] RISCV/marshal, dev/virtio/VirtIO.py -> dev/virtio/VirtIO.py.cc
</code> <code> [     CXX] RISCV/dev/virtio/VirtIO.py.cc -> .o
</code> <code> [     CXX] RISCV/learning_gem5/part2/HelloObject.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/HMCController.py -> RISCV/mem/HMCController.py.cc
</code> <code> [     CXX] RISCV/mem/HMCController.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/ext/__init__.py -> python/m5/ext/__init__.py.cc
</code> <code> [     CXX] RISCV/python/m5/ext/__init__.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/traffic_gen/TrafficGen.py -> cpu/testers/traffic_gen/TrafficGen.py.cc
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/TrafficGen.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/cache/compressors/Compressors.py -> RISCV/mem/cache/compressors/Compressors.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/importer.py -> python/importer.py.cc
</code> <code> [     CXX] RISCV/mem/cache/compressors/Compressors.py.cc -> .o
</code> <code> [     CXX] RISCV/python/importer.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/__init__.py -> python/m5/__init__.py.cc
</code> <code> [EMBED PY] RISCV/marshal, dev/IntPin.py -> dev/IntPin.py.cc
</code> <code> [     CXX] RISCV/python/m5/__init__.py.cc -> .o
</code> <code> [     CXX] RISCV/dev/IntPin.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/pci/PciHost.py -> dev/pci/PciHost.py.cc
</code> <code> [     CXX] RISCV/dev/pci/PciHost.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/AddrMapper.py -> RISCV/mem/AddrMapper.py.cc
</code> <code> [     CXX] RISCV/mem/AddrMapper.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/info.py -> python/m5/info.py.cc
</code> <code> [     CXX] RISCV/python/m5/info.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/garnet2.0/GarnetLink.py -> RISCV/mem/ruby/network/garnet2.0/GarnetLink.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetLink.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, base/Graphics.py -> base/Graphics.py.cc
</code> <code> [     CXX] RISCV/base/Graphics.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, learning_gem5/part2/SimpleCache.py -> learning_gem5/part2/SimpleCache.py.cc
</code> <code> [     CXX] RISCV/learning_gem5/part2/SimpleCache.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/riscv/RiscvFsWorkload.py -> arch/riscv/RiscvFsWorkload.py.cc
</code> <code> [     CXX] RISCV/arch/riscv/RiscvFsWorkload.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/probes/MemTraceProbe.py -> RISCV/mem/probes/MemTraceProbe.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/MemDelay.py -> RISCV/mem/MemDelay.py.cc
</code> <code> [     CXX] RISCV/mem/probes/MemTraceProbe.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/MemDelay.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/RedirectPath.py -> sim/RedirectPath.py.cc
</code> <code> [     CXX] RISCV/sim/RedirectPath.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/MessageBuffer.py -> RISCV/mem/ruby/network/MessageBuffer.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/MessageBuffer.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/virtio/VirtIO9P.py -> dev/virtio/VirtIO9P.py.cc
</code> <code> [     CXX] RISCV/dev/virtio/VirtIO9P.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/fault_model/FaultModel.py -> RISCV/mem/ruby/network/fault_model/FaultModel.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/cache/prefetch/Prefetcher.py -> RISCV/mem/cache/prefetch/Prefetcher.py.cc
</code> <code> [     CXX] RISCV/mem/cache/prefetch/Prefetcher.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/Workload.py -> sim/Workload.py.cc
</code> <code> [     CXX] RISCV/sim/Workload.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/System.py -> sim/System.py.cc
</code> <code> [     CXX] RISCV/sim/System.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, systemc/core/SystemC.py -> systemc/core/SystemC.py.cc
</code> <code> [     CXX] RISCV/systemc/core/SystemC.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/Platform.py -> dev/Platform.py.cc
</code> <code> [EMBED PY] RISCV/marshal, dev/ps2/PS2.py -> dev/ps2/PS2.py.cc
</code> <code> [     CXX] RISCV/dev/Platform.py.cc -> .o
</code> <code> [     CXX] RISCV/dev/ps2/PS2.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/power/ThermalModel.py -> sim/power/ThermalModel.py.cc
</code> <code> [     CXX] RISCV/sim/power/ThermalModel.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/BaseCPU.py -> cpu/BaseCPU.py.cc
</code> <code> [     CXX] RISCV/cpu/BaseCPU.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/virtio/VirtIOConsole.py -> dev/virtio/VirtIOConsole.py.cc
</code> <code> [     CXX] RISCV/dev/virtio/VirtIOConsole.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/riscv/RiscvISA.py -> arch/riscv/RiscvISA.py.cc
</code> <code> [     CXX] RISCV/arch/riscv/RiscvISA.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/jobfile.py -> python/m5/util/jobfile.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/WireBuffer.py -> RISCV/mem/ruby/structures/WireBuffer.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/jobfile.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/generic/ISACommon.py -> arch/generic/ISACommon.py.cc
</code> <code> [EMBED PY] RISCV/marshal, sim/ClockDomain.py -> sim/ClockDomain.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/structures/WireBuffer.py.cc -> .o
</code> <code> [     CXX] RISCV/sim/ClockDomain.py.cc -> .o
</code> <code> [     CXX] RISCV/arch/generic/ISACommon.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/simple/SimpleLink.py -> RISCV/mem/ruby/network/simple/SimpleLink.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/system/RubySystem.py -> RISCV/mem/ruby/system/RubySystem.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/system/RubySystem.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/cache/Cache.py -> RISCV/mem/cache/Cache.py.cc
</code> <code> [     CXX] RISCV/mem/cache/Cache.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, learning_gem5/part2/SimpleObject.py -> learning_gem5/part2/SimpleObject.py.cc
</code> <code> [     CXX] RISCV/learning_gem5/part2/SimpleObject.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/directedtest/RubyDirectedTester.py -> cpu/testers/directedtest/RubyDirectedTester.py.cc
</code> <code> [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/generic/BaseTLB.py -> arch/generic/BaseTLB.py.cc
</code> <code> [     CXX] RISCV/arch/generic/BaseTLB.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/RubyCache.py -> RISCV/mem/ruby/structures/RubyCache.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/structures/RubyCache.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, base/vnc/Vnc.py -> base/vnc/Vnc.py.cc
</code> <code> [     CXX] RISCV/base/vnc/Vnc.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSPolicy.py -> RISCV/mem/qos/QoSPolicy.py.cc
</code> <code> [     CXX] RISCV/mem/qos/QoSPolicy.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/dot_writer_ruby.py -> python/m5/util/dot_writer_ruby.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/dot_writer_ruby.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/serial/Serial.py -> dev/serial/Serial.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/DirectoryMemory.py -> RISCV/mem/ruby/structures/DirectoryMemory.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.py.cc -> .o
</code> <code> [     CXX] RISCV/dev/serial/Serial.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/probes/MemFootprintProbe.py -> RISCV/mem/probes/MemFootprintProbe.py.cc
</code> <code> [     CXX] RISCV/mem/probes/MemFootprintProbe.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/PowerDomain.py -> sim/PowerDomain.py.cc
</code> <code> [     CXX] RISCV/sim/PowerDomain.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/MemObject.py -> RISCV/mem/MemObject.py.cc
</code> <code> [     CXX] RISCV/mem/MemObject.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/ticks.py -> python/m5/ticks.py.cc
</code> <code> [     CXX] RISCV/python/m5/ticks.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/config.py -> python/m5/config.py.cc
</code> <code> [     CXX] RISCV/python/m5/config.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/cache/tags/Tags.py -> RISCV/mem/cache/tags/Tags.py.cc
</code> <code> [     CXX] RISCV/mem/cache/tags/Tags.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/probes/BaseMemProbe.py -> RISCV/mem/probes/BaseMemProbe.py.cc
</code> <code> [     CXX] RISCV/mem/probes/BaseMemProbe.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, base/filters/BloomFilters.py -> base/filters/BloomFilters.py.cc
</code> <code> [     CXX] RISCV/base/filters/BloomFilters.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/simple/AtomicSimpleCPU.py -> cpu/simple/AtomicSimpleCPU.py.cc
</code> <code> [EMBED PY] RISCV/marshal, arch/riscv/RiscvTLB.py -> arch/riscv/RiscvTLB.py.cc
</code> <code> [     CXX] RISCV/cpu/simple/AtomicSimpleCPU.py.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/RiscvTLB.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/power/PowerModel.py -> sim/power/PowerModel.py.cc
</code> <code> [     CXX] RISCV/sim/power/PowerModel.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/AbstractMemory.py -> RISCV/mem/AbstractMemory.py.cc
</code> <code> [     CXX] RISCV/mem/AbstractMemory.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/protocol/L1Cache_Controller.py -> RISCV/mem/ruby/protocol/L1Cache_Controller.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/system/Sequencer.py -> RISCV/mem/ruby/system/Sequencer.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/system/Sequencer.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/IntrControl.py -> cpu/IntrControl.py.cc
</code> <code> [     CXX] RISCV/cpu/IntrControl.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/convert.py -> python/m5/util/convert.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/convert.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/InstTracer.py -> sim/InstTracer.py.cc
</code> <code> [     CXX] RISCV/sim/InstTracer.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/o3/O3CPU.py -> cpu/o3/O3CPU.py.cc
</code> <code> [     CXX] RISCV/cpu/o3/O3CPU.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, systemc/python/systemc.py -> systemc/python/systemc.py.cc
</code> <code> [     CXX] RISCV/systemc/python/systemc.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/riscv/RiscvInterrupts.py -> arch/riscv/RiscvInterrupts.py.cc
</code> <code> [     CXX] RISCV/arch/riscv/RiscvInterrupts.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/debug.py -> python/m5/debug.py.cc
</code> <code> [     CXX] RISCV/python/m5/debug.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/smartdict.py -> python/m5/util/smartdict.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/smartdict.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/DRAMCtrl.py -> RISCV/mem/DRAMCtrl.py.cc
</code> <code> [EMBED PY] RISCV/marshal, cpu/InstPBTrace.py -> cpu/InstPBTrace.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/XBar.py -> RISCV/mem/XBar.py.cc
</code> <code> [     CXX] RISCV/mem/DRAMCtrl.py.cc -> .o
</code> <code> [     CXX] RISCV/cpu/InstPBTrace.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/XBar.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/traffic_gen/PyTrafficGen.py -> cpu/testers/traffic_gen/PyTrafficGen.py.cc
</code> <code> [     CXX] RISCV/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/objects/__init__.py -> python/m5/objects/__init__.py.cc
</code> <code> [     CXX] RISCV/python/m5/objects/__init__.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, learning_gem5/part2/SimpleMemobj.py -> learning_gem5/part2/SimpleMemobj.py.cc
</code> <code> [     CXX] RISCV/learning_gem5/part2/SimpleMemobj.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/main.py -> python/m5/main.py.cc
</code> <code> [     CXX] RISCV/python/m5/main.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/terminal_formatter.py -> python/m5/util/terminal_formatter.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/terminal_formatter.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, systemc/Tlm.py -> systemc/Tlm.py.cc
</code> <code> [     CXX] RISCV/systemc/Tlm.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/ext/pyfdt/pyfdt.py -> python/m5/ext/pyfdt/pyfdt.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSMemSinkCtrl.py -> RISCV/mem/qos/QoSMemSinkCtrl.py.cc
</code> <code> [     CXX] RISCV/python/m5/ext/pyfdt/pyfdt.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/QoSMemSinkCtrl.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSMemCtrl.py -> RISCV/mem/qos/QoSMemCtrl.py.cc
</code> <code> [     CXX] RISCV/mem/qos/QoSMemCtrl.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/dot_writer.py -> python/m5/util/dot_writer.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/dot_writer.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/o3/probe/ElasticTrace.py -> cpu/o3/probe/ElasticTrace.py.cc
</code> <code> [     CXX] RISCV/cpu/o3/probe/ElasticTrace.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/FuncUnit.py -> cpu/FuncUnit.py.cc
</code> <code> [     CXX] RISCV/cpu/FuncUnit.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/Bridge.py -> RISCV/mem/Bridge.py.cc
</code> <code> [     CXX] RISCV/mem/Bridge.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/o3/O3Checker.py -> cpu/o3/O3Checker.py.cc
</code> <code> [EMBED PY] RISCV/marshal, cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py -> cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc
</code> <code> [     CXX] RISCV/cpu/o3/O3Checker.py.cc -> .o
</code> <code> [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, systemc/python/tlm.py -> systemc/python/tlm.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/__init__.py -> python/m5/util/__init__.py.cc
</code> <code> [     CXX] RISCV/systemc/python/tlm.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/util/__init__.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ExternalSlave.py -> RISCV/mem/ExternalSlave.py.cc
</code> <code> [     CXX] RISCV/mem/ExternalSlave.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/SubSystem.py -> sim/SubSystem.py.cc
</code> <code> [     CXX] RISCV/sim/SubSystem.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/BasicRouter.py -> RISCV/mem/ruby/network/BasicRouter.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/BasicRouter.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/pci/PciDevice.py -> dev/pci/PciDevice.py.cc
</code> <code> [     CXX] RISCV/dev/pci/PciDevice.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/storage/SimpleDisk.py -> dev/storage/SimpleDisk.py.cc
</code> <code> [     CXX] RISCV/dev/storage/SimpleDisk.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/protocol/DMA_Controller.py -> RISCV/mem/ruby/protocol/DMA_Controller.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/TickedObject.py -> sim/TickedObject.py.cc
</code> <code> [     CXX] RISCV/sim/TickedObject.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/VoltageDomain.py -> sim/VoltageDomain.py.cc
</code> <code> [     CXX] RISCV/sim/VoltageDomain.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/SerialLink.py -> RISCV/mem/SerialLink.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py -> RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc
</code> <code> [     CXX] RISCV/mem/SerialLink.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/simple/BaseSimpleCPU.py -> cpu/simple/BaseSimpleCPU.py.cc
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.py -> RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.py.cc
</code> <code> [     CXX] RISCV/cpu/simple/BaseSimpleCPU.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/simple/TimingSimpleCPU.py -> cpu/simple/TimingSimpleCPU.py.cc
</code> <code> [     CXX] RISCV/cpu/simple/TimingSimpleCPU.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSTurnaround.py -> RISCV/mem/qos/QoSTurnaround.py.cc
</code> <code> [     CXX] RISCV/mem/qos/QoSTurnaround.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/pci/CopyEngine.py -> dev/pci/CopyEngine.py.cc
</code> <code> [     CXX] RISCV/dev/pci/CopyEngine.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, systemc/tlm_bridge/TlmBridge.py -> systemc/tlm_bridge/TlmBridge.py.cc
</code> <code> [     CXX] RISCV/systemc/tlm_bridge/TlmBridge.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/Network.py -> RISCV/mem/ruby/network/Network.py.cc
</code> <code> [     CXX] RISCV/mem/ruby/network/Network.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/code_formatter.py -> python/m5/util/code_formatter.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/SimObject.py -> python/m5/SimObject.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/code_formatter.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/SimObject.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/simple/probes/SimPoint.py -> cpu/simple/probes/SimPoint.py.cc
</code> <code> [     CXX] RISCV/cpu/simple/probes/SimPoint.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/util/terminal.py -> python/m5/util/terminal.py.cc
</code> <code> [     CXX] RISCV/python/m5/util/terminal.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, arch/generic/BaseISA.py -> arch/generic/BaseISA.py.cc
</code> <code> [EMBED PY] RISCV/marshal, python/m5/params.py -> python/m5/params.py.cc
</code> <code> [     CXX] RISCV/arch/generic/BaseISA.py.cc -> .o
</code> <code> [     CXX] RISCV/python/m5/params.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, sim/ClockedObject.py -> sim/ClockedObject.py.cc
</code> <code> [     CXX] RISCV/sim/ClockedObject.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, RISCV/mem/CommMonitor.py -> RISCV/mem/CommMonitor.py.cc
</code> <code> [     CXX] RISCV/mem/CommMonitor.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, cpu/DummyChecker.py -> cpu/DummyChecker.py.cc
</code> <code> [EMBED PY] RISCV/marshal, dev/i2c/I2C.py -> dev/i2c/I2C.py.cc
</code> <code> [     CXX] RISCV/cpu/DummyChecker.py.cc -> .o
</code> <code> [     CXX] RISCV/dev/i2c/I2C.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, python/m5/simulate.py -> python/m5/simulate.py.cc
</code> <code> [     CXX] RISCV/python/m5/simulate.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/BadDevice.py -> dev/BadDevice.py.cc
</code> <code> [     CXX] RISCV/dev/BadDevice.py.cc -> .o
</code> <code> [EMBED PY] RISCV/marshal, dev/net/Ethernet.py -> dev/net/Ethernet.py.cc
</code> <code> [     CXX] RISCV/dev/net/Ethernet.py.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/tags/sector_blk.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/tags/sector_tags.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/tags/super_blk.cc -> .o
</code> <code> [     CXX] RISCV/mem/probes/base.cc -> .o
</code> <code> [     CXX] RISCV/mem/probes/stack_dist.cc -> .o
</code> <code> [     CXX] RISCV/mem/probes/mem_footprint.cc -> .o
</code> <code> [     CXX] RISCV/mem/probes/mem_trace.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/messages.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_clock.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_event_queue.cc -> .o
</code> <code> [    LINK]  -> RISCV/sim/probe/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/channel/sc_in_resolved.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_inout_resolved.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_out_resolved.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_mutex.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_semaphore.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_signal.cc -> .o
</code> <code> [     CXX] RISCV/systemc/channel/sc_signal_resolved.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/messages.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_int_base.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_int_mask.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_length_param.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_nbexterns.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/channel/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_nbutils.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_signed.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_uint_base.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/cache/tags/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/dt/int/sc_unsigned.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Branch.hh
</code> <code> [     CXX] RISCV/cpu/pred/bpred_unit.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Fetch.hh
</code> <code> [     CXX] RISCV/cpu/pred/2bit_local.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/probes/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/pred/btb.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Indirect.hh
</code> <code> [     CXX] RISCV/cpu/pred/indirect.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/ras.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/simple_indirect.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/tournament.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/bi_mode.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Tage.hh
</code> <code> [     CXX] RISCV/cpu/pred/tage_base.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/tage.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/LTage.hh
</code> <code> [     CXX] RISCV/cpu/pred/loop_predictor.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/ltage.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/dt/int/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/pred/multiperspective_perceptron.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/multiperspective_perceptron_8KB.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/multiperspective_perceptron_64KB.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage_8KB.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage_64KB.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/statistical_corrector.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/TageSCL.hh
</code> <code> [     CXX] RISCV/cpu/pred/tage_sc_l.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/tage_sc_l_8KB.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pred/tage_sc_l_64KB.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ExecFaulting.hh
</code> <code> [ TRACING]  -> RISCV/debug/SimpleCPU.hh
</code> <code> [     CXX] RISCV/cpu/simple/atomic.cc -> .o
</code> <code> [     CXX] RISCV/cpu/simple/noncaching.cc -> .o
</code> <code> [     CXX] RISCV/cpu/simple/timing.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Quiesce.hh
</code> <code> [     CXX] RISCV/cpu/simple/base.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MemTest.hh
</code> <code> [     CXX] RISCV/cpu/testers/memtest/memtest.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/network/fault_model/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/dt/misc/sc_concatref.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/misc/sc_value_base.cc -> .o
</code> <code> [     CXX] RISCV/mem/protocol/atomic.cc -> .o
</code> <code> [     CXX] RISCV/mem/protocol/functional.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/pred/lib.o.partial
</code> <code> [    LINK]  -> RISCV/systemc/dt/misc/lib.o.partial
</code> <code> [     CXX] RISCV/mem/protocol/timing.cc -> .o
</code> <code> [     CXX] RISCV/base/filters/block_bloom_filter.cc -> .o
</code> <code> [     CXX] RISCV/base/filters/bulk_bloom_filter.cc -> .o
</code> <code> [     CXX] RISCV/base/filters/h3_bloom_filter.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/protocol/lib.o.partial
</code> <code> [     CXX] RISCV/base/filters/multi_bit_sel_bloom_filter.cc -> .o
</code> <code> [     CXX] RISCV/base/filters/multi_bloom_filter.cc -> .o
</code> <code> [     CXX] RISCV/base/filters/perfect_bloom_filter.cc -> .o
</code> <code> [     CXX] RISCV/sim/power/power_model.cc -> .o
</code> <code> [     CXX] RISCV/sim/power/mathexpr_powermodel.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ThermalDomain.hh
</code> <code> [     CXX] RISCV/sim/power/thermal_domain.cc -> .o
</code> <code> [     CXX] RISCV/sim/power/thermal_model.cc -> .o
</code> <code> [    LINK]  -> RISCV/base/filters/lib.o.partial
</code> <code> [     CXX] RISCV/sim/power/thermal_node.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Ethernet.hh
</code> <code> [ TRACING]  -> RISCV/debug/EthernetData.hh
</code> <code> [     CXX] RISCV/dev/net/etherbus.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/EthernetAll.hh
</code> <code> [     CXX] RISCV/dev/net/etherswitch.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/etherdevice.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/etherdump.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/etherint.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/etherlink.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/testers/memtest/lib.o.partial
</code> <code> [     CXX] RISCV/dev/net/etherpkt.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/ethertap.cc -> .o
</code> <code> [    LINK]  -> RISCV/sim/power/lib.o.partial
</code> <code> [     CXX] RISCV/dev/net/pktfifo.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/DistEthernet.hh
</code> <code> [ TRACING]  -> RISCV/debug/DistEthernetPkt.hh
</code> <code> [     CXX] RISCV/dev/net/dist_iface.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/dist_etherlink.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/DistEthernetCmd.hh
</code> <code> [     CXX] RISCV/dev/net/tcp_iface.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/simple/lib.o.partial
</code> <code> [     CXX] RISCV/dev/net/i8254xGBe.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/ns_gige.cc -> .o
</code> <code> [     CXX] RISCV/dev/net/sinic.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/DynInst.hh
</code> <code> [ TRACING]  -> RISCV/debug/IQ.hh
</code> <code> [     CXX] RISCV/cpu/o3/base_dyn_inst.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Activity.hh
</code> <code> [ TRACING]  -> RISCV/debug/Commit.hh
</code> <code> [ TRACING]  -> RISCV/debug/CommitRate.hh
</code> <code> [ TRACING]  -> RISCV/debug/O3PipeView.hh
</code> <code> [     CXX] RISCV/cpu/o3/commit.cc -> .o
</code> <code> [GENERATE] riscv -> RISCV/arch/kernel_stats.hh
</code> <code> [ TRACING]  -> RISCV/debug/O3CPU.hh
</code> <code> [     CXX] RISCV/cpu/o3/cpu.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/deriv.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/decode.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/dyn_inst.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/fetch.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/free_list.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/fu_pool.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/iew.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/inst_queue.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/LSQ.hh
</code> <code> [ TRACING]  -> RISCV/debug/Writeback.hh
</code> <code> [     CXX] RISCV/cpu/o3/lsq.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/lsq_unit.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/net/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/o3/mem_dep_unit.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/regfile.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Rename.hh
</code> <code> [     CXX] RISCV/cpu/o3/rename.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/rename_map.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ROB.hh
</code> <code> [     CXX] RISCV/cpu/o3/rob.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/scoreboard.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/StoreSet.hh
</code> <code> [     CXX] RISCV/cpu/o3/store_set.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/thread_context.cc -> .o
</code> <code> [     CXX] RISCV/cpu/o3/checker.cc -> .o
</code> <code> [     CXX] RISCV/dev/serial/serial.cc -> .o
</code> <code> [     CXX] RISCV/dev/serial/simple.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Terminal.hh
</code> <code> [ TRACING]  -> RISCV/debug/TerminalVerbose.hh
</code> <code> [     CXX] RISCV/dev/serial/terminal.cc -> .o
</code> <code> [     CXX] RISCV/dev/serial/uart.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Uart.hh
</code> <code> [     CXX] RISCV/dev/serial/uart8250.cc -> .o
</code> <code> [     CXX] RISCV/base/atomicio.cc -> .o
</code> <code> [     CXX] RISCV/base/bitfield.cc -> .o
</code> <code> [CONFIG H] USE_PNG, 0 -> RISCV/config/use_png.hh
</code> <code> [     CXX] RISCV/base/imgwriter.cc -> .o
</code> <code> [     CXX] RISCV/base/bmpwriter.cc -> .o
</code> <code> [     CXX] RISCV/base/callback.cc -> .o
</code> <code> [     CXX] RISCV/base/channel_addr.cc -> .o
</code> <code> [     CXX] RISCV/base/cprintf.cc -> .o
</code> <code> [     CXX] RISCV/base/debug.cc -> .o
</code> <code> [      CC] RISCV/base/fenv.c -> .o
</code> <code> [     CXX] RISCV/base/fiber.cc -> .o
</code> <code> [     CXX] RISCV/base/framebuffer.cc -> .o
</code> <code> [     CXX] RISCV/base/hostinfo.cc -> .o
</code> <code> [     CXX] RISCV/base/inet.cc -> .o
</code> <code> [     CXX] RISCV/base/inifile.cc -> .o
</code> <code> [     CXX] RISCV/base/logging.cc -> .o
</code> <code> [     CXX] RISCV/base/match.cc -> .o
</code> <code> [     CXX] RISCV/base/output.cc -> .o
</code> <code> [     CXX] RISCV/base/pixel.cc -> .o
</code> <code> [     CXX] RISCV/base/pollevent.cc -> .o
</code> <code> [     CXX] RISCV/base/random.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/GDBAll.hh
</code> <code> [     CXX] RISCV/base/socket.cc -> .o
</code> <code> [     CXX] RISCV/base/remote_gdb.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/serial/lib.o.partial
</code> <code> [     CXX] RISCV/base/statistics.cc -> .o
</code> <code> [     CXX] RISCV/base/str.cc -> .o
</code> <code> [CONFIG H] USE_POSIX_CLOCK, 1 -> RISCV/config/use_posix_clock.hh
</code> <code> [     CXX] RISCV/base/time.cc -> .o
</code> <code> [     CXX] RISCV/base/version.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/FmtFlag.hh
</code> <code> [ TRACING]  -> RISCV/debug/FmtStackTrace.hh
</code> <code> [ TRACING]  -> RISCV/debug/FmtTicksOff.hh
</code> <code> [     CXX] RISCV/base/trace.cc -> .o
</code> <code> [     CXX] RISCV/base/types.cc -> .o
</code> <code> [     CXX] RISCV/base/loader/dtb_file.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Loader.hh
</code> <code> [     CXX] RISCV/base/loader/elf_object.cc -> .o
</code> <code> [     CXX] RISCV/base/loader/image_file_data.cc -> .o
</code> <code> [     CXX] RISCV/base/loader/memory_image.cc -> .o
</code> <code> [     CXX] RISCV/base/loader/object_file.cc -> .o
</code> <code> [     CXX] RISCV/base/loader/symtab.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Stats.hh
</code> <code> [     CXX] RISCV/base/stats/group.cc -> .o
</code> <code> [     CXX] RISCV/base/stats/text.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/policy.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/policy_fixed_prio.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/policy_pf.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/turnaround_policy_ideal.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/o3/lib.o.partial
</code> <code> [     CXX] RISCV/mem/qos/q_policy.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/mem_ctrl.cc -> .o
</code> <code> [     CXX] RISCV/mem/qos/mem_sink.cc -> .o
</code> <code> [     CXX] RISCV/arch/generic/decode_cache.cc -> .o
</code> <code> [    LINK]  -> RISCV/base/lib.o.partial
</code> <code> [     CXX] RISCV/arch/generic/pseudo_inst.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/VNC.hh
</code> <code> [     CXX] RISCV/base/vnc/vncinput.cc -> .o
</code> <code> [     CXX] RISCV/base/vnc/vncserver.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PS2.hh
</code> <code> [     CXX] RISCV/dev/ps2/device.cc -> .o
</code> <code> [     CXX] RISCV/dev/ps2/keyboard.cc -> .o
</code> <code> [     CXX] RISCV/dev/ps2/mouse.cc -> .o
</code> <code> [     CXX] RISCV/dev/ps2/touchkit.cc -> .o
</code> <code> [    LINK]  -> RISCV/arch/generic/lib.o.partial
</code> <code> [     CXX] RISCV/dev/ps2/types.cc -> .o
</code> <code> [    LINK]  -> RISCV/base/vnc/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/common/Address.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/BoolVec.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/Consumer.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/DataBlock.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/Histogram.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/IntVec.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/NetDest.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/SubBlock.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/common/WriteMask.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/insts/amo.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/insts/compressed.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/insts/mem.cc -> .o
</code> <code> [     CXX] RISCV/arch/riscv/insts/standard.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/qos/lib.o.partial
</code> <code> [    LINK]  -> RISCV/dev/ps2/lib.o.partial
</code> <code> [     CXX] RISCV/arch/riscv/insts/static_inst.cc -> .o
</code> <code> [     CXX] RISCV/cpu/trace/trace_cpu.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/VIO.hh
</code> <code> [     CXX] RISCV/dev/virtio/base.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/VIOIface.hh
</code> <code> [     CXX] RISCV/dev/virtio/pci.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/common/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/VIOConsole.hh
</code> <code> [     CXX] RISCV/dev/virtio/console.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/VIOBlock.hh
</code> <code> [     CXX] RISCV/dev/virtio/block.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/VIO9P.hh
</code> <code> [ TRACING]  -> RISCV/debug/VIO9PData.hh
</code> <code> [     CXX] RISCV/dev/virtio/fs9p.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_core/2/generic_payload/gp.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_core/2/generic_payload/phase.cc -> .o
</code> <code> [    LINK]  -> RISCV/arch/riscv/insts/lib.o.partial
</code> <code> [     CXX] RISCV/dev/i2c/bus.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/CommMonitor.hh
</code> <code> [     CXX] RISCV/mem/comm_monitor.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/tlm_core/2/generic_payload/lib.o.partial
</code> <code> [     CXX] RISCV/mem/abstract_mem.cc -> .o
</code> <code> [     CXX] RISCV/mem/addr_mapper.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Bridge.hh
</code> <code> [     CXX] RISCV/mem/bridge.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/CoherentXBar.hh
</code> <code> [     CXX] RISCV/mem/coherent_xbar.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/i2c/lib.o.partial
</code> <code> [     CXX] RISCV/mem/drampower.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/DRAM.hh
</code> <code> [ TRACING]  -> RISCV/debug/DRAMPower.hh
</code> <code> [ TRACING]  -> RISCV/debug/DRAMState.hh
</code> <code> [     CXX] RISCV/mem/dram_ctrl.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ExternalPort.hh
</code> <code> [     CXX] RISCV/mem/external_master.cc -> .o
</code> <code> [     CXX] RISCV/mem/external_slave.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/trace/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/NoncoherentXBar.hh
</code> <code> [ TRACING]  -> RISCV/debug/XBar.hh
</code> <code> [     CXX] RISCV/mem/noncoherent_xbar.cc -> .o
</code> <code> [     CXX] RISCV/mem/packet.cc -> .o
</code> <code> [     CXX] RISCV/mem/port.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PacketQueue.hh
</code> <code> [     CXX] RISCV/mem/packet_queue.cc -> .o
</code> <code> [     CXX] RISCV/mem/port_proxy.cc -> .o
</code> <code> [     CXX] RISCV/mem/physical.cc -> .o
</code> <code> [     CXX] RISCV/mem/simple_mem.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SnoopFilter.hh
</code> <code> [     CXX] RISCV/mem/snoop_filter.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/StackDist.hh
</code> <code> [     CXX] RISCV/mem/stack_dist_calc.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/TokenPort.hh
</code> <code> [     CXX] RISCV/mem/token_port.cc -> .o
</code> <code> [     CXX] RISCV/mem/tport.cc -> .o
</code> <code> [     CXX] RISCV/mem/xbar.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/HMCController.hh
</code> <code> [     CXX] RISCV/mem/hmc_controller.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SerialLink.hh
</code> <code> [     CXX] RISCV/mem/serial_link.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/virtio/lib.o.partial
</code> <code> [     CXX] RISCV/mem/mem_delay.cc -> .o
</code> <code> [     CXX] RISCV/mem/translating_port_proxy.cc -> .o
</code> <code> [     CXX] RISCV/mem/se_translating_port_proxy.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MMU.hh
</code> <code> [     CXX] RISCV/mem/page_table.cc -> .o
</code> <code> [     CXX] RISCV/mem/mem_checker.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MemCheckerMonitor.hh
</code> <code> [     CXX] RISCV/mem/mem_checker_monitor.cc -> .o
</code> <code> [     CXX] RISCV/cpu/simple/probes/simpoint.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_core/2/quantum/global_quantum.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_core/2/quantum/global_quantum_python.cc -> .o
</code> <code> [     CXX] RISCV/cpu/pc_event.cc -> .o
</code> <code> [     CXX] RISCV/cpu/inst_pb_trace.cc -> .o
</code> <code> [     CXX] RISCV/cpu/activity.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Thread.hh
</code> <code> [     CXX] RISCV/cpu/base.cc -> .o
</code> <code> [     CXX] RISCV/cpu/cpuevent.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ExecAll.hh
</code> <code> [     CXX] RISCV/cpu/exetrace.cc -> .o
</code> <code> [     CXX] RISCV/cpu/exec_context.cc -> .o
</code> <code> [     CXX] RISCV/cpu/func_unit.cc -> .o
</code> <code> [     CXX] RISCV/cpu/inteltrace.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/lib.o.partial
</code> <code> [    LINK]  -> RISCV/systemc/tlm_core/2/quantum/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/IntrControl.hh
</code> <code> [     CXX] RISCV/cpu/intr_control.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/GDBMisc.hh
</code> <code> [     CXX] RISCV/cpu/nativetrace.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/simple/probes/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/profile.cc -> .o
</code> <code> [     CXX] RISCV/cpu/quiesce_event.cc -> .o
</code> <code> [     CXX] RISCV/cpu/reg_class.cc -> .o
</code> <code> [     CXX] RISCV/cpu/static_inst.cc -> .o
</code> <code> [     CXX] RISCV/cpu/simple_thread.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/Context.hh
</code> <code> [     CXX] RISCV/cpu/thread_context.cc -> .o
</code> <code> [     CXX] RISCV/cpu/thread_state.cc -> .o
</code> <code> [     CXX] RISCV/cpu/timing_expr.cc -> .o
</code> <code> [     CXX] RISCV/cpu/checker/cpu.cc -> .o
</code> <code> [     CXX] RISCV/cpu/dummy_checker.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_bridge/gem5_to_tlm.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_bridge/sc_ext.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_bridge/sc_mm.cc -> .o
</code> <code> [     CXX] RISCV/systemc/tlm_bridge/tlm_to_gem5.cc -> .o
</code> <code> [     CXX] RISCV/sim/async.cc -> .o
</code> <code> [     CXX] RISCV/sim/backtrace_glibc.cc -> .o
</code> <code> [     CXX] RISCV/sim/core.cc -> .o
</code> <code> [VER TAGS]  -> RISCV/sim/tags.cc
</code> <code> [     CXX] RISCV/sim/tags.cc -> .o
</code> <code> [     CXX] RISCV/sim/cxx_config.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/CxxConfig.hh
</code> <code> [     CXX] RISCV/sim/cxx_manager.cc -> .o
</code> <code> [     CXX] RISCV/sim/cxx_config_ini.cc -> .o
</code> <code> [     CXX] RISCV/sim/debug.cc -> .o
</code> <code> [     CXX] RISCV/sim/py_interact.cc -> .o
</code> <code> [     CXX] RISCV/sim/eventq.cc -> .o
</code> <code> [     CXX] RISCV/sim/global_event.cc -> .o
</code> <code> [     CXX] RISCV/sim/init.cc -> .o
</code> <code> [     CXX] RISCV/sim/init_signals.cc -> .o
</code> <code> [     CXX] RISCV/sim/kernel_workload.cc -> .o
</code> <code> [     CXX] RISCV/sim/port.cc -> .o
</code> <code> [     CXX] RISCV/sim/python.cc -> .o
</code> <code> [     CXX] RISCV/sim/redirect_path.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/TimeSync.hh
</code> <code> [     CXX] RISCV/sim/root.cc -> .o
</code> <code> [     CXX] RISCV/sim/serialize.cc -> .o
</code> <code> [     CXX] RISCV/sim/drain.cc -> .o
</code> <code> [     CXX] RISCV/sim/sim_events.cc -> .o
</code> <code> [     CXX] RISCV/sim/sim_object.cc -> .o
</code> <code> [     CXX] RISCV/sim/sub_system.cc -> .o
</code> <code> [     CXX] RISCV/sim/ticked_object.cc -> .o
</code> <code> [     CXX] RISCV/sim/simulate.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/tlm_bridge/lib.o.partial
</code> <code> [     CXX] RISCV/sim/stat_control.cc -> .o
</code> <code> [     CXX] RISCV/sim/stat_register.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ClockDomain.hh
</code> <code> [     CXX] RISCV/sim/clock_domain.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/VoltageDomain.hh
</code> <code> [     CXX] RISCV/sim/voltage_domain.cc -> .o
</code> <code> [     CXX] RISCV/sim/se_signal.cc -> .o
</code> <code> [     CXX] RISCV/sim/linear_solver.cc -> .o
</code> <code> [GENERATE] riscv -> RISCV/arch/remote_gdb.hh
</code> <code> [CONFIG H] USE_KVM, 0 -> RISCV/config/use_kvm.hh
</code> <code> [ TRACING]  -> RISCV/debug/WorkItems.hh
</code> <code> [CONFIG H] HAVE_PERF_ATTR_EXCLUDE_HOST, 1 -> RISCV/config/have_perf_attr_exclude_host.hh
</code> <code> [     CXX] RISCV/sim/dvfs_handler.cc -> .o
</code> <code> [     CXX] RISCV/sim/system.cc -> .o
</code> <code> [     CXX] RISCV/sim/clocked_object.cc -> .o
</code> <code> [     CXX] RISCV/sim/mathexpr.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PowerDomain.hh
</code> <code> [     CXX] RISCV/sim/power_state.cc -> .o
</code> <code> [     CXX] RISCV/sim/power_domain.cc -> .o
</code> <code> [     CXX] RISCV/sim/faults.cc -> .o
</code> <code> [     CXX] RISCV/sim/process.cc -> .o
</code> <code> [     CXX] RISCV/sim/fd_array.cc -> .o
</code> <code> [     CXX] RISCV/sim/fd_entry.cc -> .o
</code> <code> [     CXX] RISCV/sim/mem_state.cc -> .o
</code> <code> [     CXX] RISCV/sim/pseudo_inst.cc -> .o
</code> <code> [     CXX] RISCV/sim/syscall_emul.cc -> .o
</code> <code> [     CXX] RISCV/sim/syscall_desc.cc -> .o
</code> <code> [     CXX] RISCV/sim/vma.cc -> .o
</code> <code> [     CXX] RISCV/sim/microcode_rom.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/SimpleTrace.hh
</code> <code> [     CXX] RISCV/cpu/o3/probe/simple_trace.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/ElasticTrace.hh
</code> <code> [     CXX] RISCV/cpu/o3/probe/elastic_trace.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/BasicLink.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/BasicRouter.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/MessageBuffer.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/Network.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/Topology.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/base.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/base_dictionary_compressor.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/base_delta.cc -> .o
</code> <code> [    LINK]  -> RISCV/sim/lib.o.partial
</code> <code> [     CXX] RISCV/mem/cache/compressors/cpack.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/fpcd.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/multi.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/perfect.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/compressors/repeated_qwords.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/network/lib.o.partial
</code> <code> [     CXX] RISCV/mem/cache/compressors/zero.cc -> .o
</code> <code> [     CXX] RISCV/python/pybind11/core.cc -> .o
</code> <code> [     CXX] RISCV/python/pybind11/debug.cc -> .o
</code> <code> [     CXX] RISCV/python/pybind11/event.cc -> .o
</code> <code> [CONFIG H] USE_HDF5, 0 -> RISCV/config/use_hdf5.hh
</code> <code> [     CXX] RISCV/python/pybind11/stats.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PciDevice.hh
</code> <code> [     CXX] RISCV/dev/pci/device.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/PciHost.hh
</code> <code> [     CXX] RISCV/dev/pci/host.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/DMACopyEngine.hh
</code> <code> [     CXX] RISCV/dev/pci/copy_engine.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/cache/compressors/lib.o.partial
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/bip_rp.cc -> .o
</code> <code> [    LINK]  -> RISCV/cpu/o3/probe/lib.o.partial
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/brrip_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/fifo_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/lfu_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/lru_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/mru_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/random_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/second_chance_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/tree_plru_rp.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/replacement_policies/weighted_lru_rp.cc -> .o
</code> <code> [     CXX] RISCV/unittest/unittest.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/cache/replacement_policies/lib.o.partial
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/PerfectSwitch.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/Switch.cc -> .o
</code> <code> [     CXX] RISCV/mem/ruby/network/simple/Throttle.cc -> .o
</code> <code> [    LINK]  -> RISCV/unittest/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/CacheRepl.hh
</code> <code> [ TRACING]  -> RISCV/debug/CacheVerbose.hh
</code> <code> [     CXX] RISCV/mem/cache/base.cc -> .o
</code> <code> [    LINK]  -> RISCV/dev/pci/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/CacheTags.hh
</code> <code> [     CXX] RISCV/mem/cache/cache.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/cache_blk.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/mshr.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/mshr_queue.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/noncoherent_cache.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/write_queue.cc -> .o
</code> <code> [     CXX] RISCV/mem/cache/write_queue_entry.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/ruby/network/simple/lib.o.partial
</code> <code> [     CXX] RISCV/systemc/dt/bit/messages.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/bit/sc_bit.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/bit/sc_bv_base.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/bit/sc_logic.cc -> .o
</code> <code> [     CXX] RISCV/systemc/dt/bit/sc_lv_base.cc -> .o
</code> <code> [     CXX] RISCV/cpu/minor/activity.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MinorCPU.hh
</code> <code> [     CXX] RISCV/cpu/minor/cpu.cc -> .o
</code> <code> [     CXX] RISCV/cpu/minor/decode.cc -> .o
</code> <code> [    LINK]  -> RISCV/systemc/dt/bit/lib.o.partial
</code> <code> [ TRACING]  -> RISCV/debug/MinorExecute.hh
</code> <code> [     CXX] RISCV/cpu/minor/dyn_inst.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MinorInterrupt.hh
</code> <code> [ TRACING]  -> RISCV/debug/MinorMem.hh
</code> <code> [     CXX] RISCV/cpu/minor/execute.cc -> .o
</code> <code> [    LINK]  -> RISCV/python/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/minor/fetch1.cc -> .o
</code> <code> [     CXX] RISCV/cpu/minor/fetch2.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MinorTiming.hh
</code> <code> [     CXX] RISCV/cpu/minor/func_unit.cc -> .o
</code> <code> [     CXX] RISCV/cpu/minor/lsq.cc -> .o
</code> <code> [    LINK]  -> RISCV/mem/cache/lib.o.partial
</code> <code> [     CXX] RISCV/cpu/minor/pipe_data.cc -> .o
</code> <code> [     CXX] RISCV/cpu/minor/pipeline.cc -> .o
</code> <code> [ TRACING]  -> RISCV/debug/MinorScoreboard.hh
</code> <code> [     CXX] RISCV/cpu/minor/scoreboard.cc -> .o
</code> <code> [     CXX] RISCV/cpu/minor/stats.cc -> .o
</code> <code> [    SHCC] libelf/elf_begin.c -> .os
</code> <code> [    SHCC] libelf/elf_cntl.c -> .os
</code> <code> [    SHCC] libelf/elf_data.c -> .os
</code> <code> [    SHCC] libelf/elf_end.c -> .os
</code> <code> [    SHCC] libelf/elf_errmsg.c -> .os
</code> <code> [    SHCC] libelf/elf_errno.c -> .os
</code> <code> [    SHCC] libelf/elf_fill.c -> .os
</code> <code> [    SHCC] libelf/elf_flag.c -> .os
</code> <code> [    SHCC] libelf/elf_getarhdr.c -> .os
</code> <code> [    SHCC] libelf/elf_getarsym.c -> .os
</code> <code> [    SHCC] libelf/elf_getbase.c -> .os
</code> <code> [    SHCC] libelf/elf_getident.c -> .os
</code> <code> [    SHCC] libelf/elf_hash.c -> .os
</code> <code> [    SHCC] libelf/elf_kind.c -> .os
</code> <code> [    SHCC] libelf/elf_memory.c -> .os
</code> <code> [    SHCC] libelf/elf_next.c -> .os
</code> <code> [    SHCC] libelf/elf_phnum.c -> .os
</code> <code> [    SHCC] libelf/elf_rand.c -> .os
</code> <code> [    SHCC] libelf/elf_rawfile.c -> .os
</code> <code> [    SHCC] libelf/elf_scn.c -> .os
</code> <code> [    SHCC] libelf/elf_shnum.c -> .os
</code> <code> [    SHCC] libelf/elf_shstrndx.c -> .os
</code> <code> [    SHCC] libelf/elf_strptr.c -> .os
</code> <code> [    SHCC] libelf/elf_update.c -> .os
</code> <code> [    SHCC] libelf/elf_version.c -> .os
</code> <code> [    SHCC] libelf/gelf_checksum.c -> .os
</code> <code> [    SHCC] libelf/gelf_dyn.c -> .os
</code> <code> [    SHCC] libelf/gelf_ehdr.c -> .os
</code> <code> [    SHCC] libelf/gelf_fsize.c -> .os
</code> <code> [    SHCC] libelf/gelf_getclass.c -> .os
</code> <code> [    SHCC] libelf/gelf_phdr.c -> .os
</code> <code> [    SHCC] libelf/gelf_rel.c -> .os
</code> <code> [    SHCC] libelf/gelf_rela.c -> .os
</code> <code> [    SHCC] libelf/gelf_shdr.c -> .os
</code> <code> [    SHCC] libelf/gelf_sym.c -> .os
</code> <code> [    SHCC] libelf/gelf_symshndx.c -> .os
</code> <code> [    SHCC] libelf/gelf_xlate.c -> .os
</code> <code> [    SHCC] libelf/libelf.c -> .os
</code> <code> [    SHCC] libelf/libelf_align.c -> .os
</code> <code> [    SHCC] libelf/libelf_allocate.c -> .os
</code> <code> [    SHCC] libelf/libelf_ar.c -> .os
</code> <code> [    SHCC] libelf/libelf_checksum.c -> .os
</code> <code> [    SHCC] libelf/libelf_data.c -> .os
</code> <code> [    SHCC] libelf/libelf_ehdr.c -> .os
</code> <code> [    SHCC] libelf/libelf_extended.c -> .os
</code> <code> [    SHCC] libelf/libelf_phdr.c -> .os
</code> <code> [    SHCC] libelf/libelf_shdr.c -> .os
</code> <code> [    SHCC] libelf/libelf_xlate.c -> .os
</code> <code> [      M4] libelf/elf_types.m4, libelf_convert.m4 -> libelf_convert.c
</code> <code> [    SHCC] libelf/libelf_convert.c -> .os
</code> <code> [      M4] libelf/elf_types.m4, libelf_fsize.m4 -> libelf_fsize.c
</code> <code> [    SHCC] libelf/libelf_fsize.c -> .os
</code> <code> [      M4] libelf/elf_types.m4, libelf_msize.m4 -> libelf_msize.c
</code> <code> [    SHCC] libelf/libelf_msize.c -> .os
</code> <code> [    SHCC] fputils/fp64.c -> .os
</code> <code> [      AR]  -> libelf/libelf.a
</code> <code> [    SHCC] fputils/fp80.c -> .os
</code> <code> [   SHCXX] iostream3/zfstream.cc -> .os
</code> <code> [  RANLIB]  -> libelf/libelf.a
</code> <code> [      AR]  -> fputils/libfputils.a
</code> <code> [  RANLIB]  -> fputils/libfputils.a
</code> <code> [   SHCXX] nomali/lib/gpu.cc -> .os
</code> <code> [   SHCXX] nomali/lib/gpublock.cc -> .os
</code> <code> [   SHCXX] nomali/lib/gpucontrol.cc -> .os
</code> <code> [   SHCXX] nomali/lib/jobcontrol.cc -> .os
</code> <code> [      AR]  -> iostream3/libiostream3.a
</code> <code> [  RANLIB]  -> iostream3/libiostream3.a
</code> <code> [   SHCXX] nomali/lib/jobslot.cc -> .os
</code> <code> [   SHCXX] nomali/lib/mali_midgard.cc -> .os
</code> <code> [   SHCXX] nomali/lib/mali_t6xx.cc -> .os
</code> <code> [   SHCXX] nomali/lib/mali_t7xx.cc -> .os
</code> <code> [   SHCXX] nomali/lib/addrspace.cc -> .os
</code> <code> [   SHCXX] nomali/lib/mmu.cc -> .os
</code> <code> [   SHCXX] nomali/lib/nomali_api.cc -> .os
</code> <code> [   SHCXX] drampower/src/CommandAnalysis.cc -> .os
</code> <code> [   SHCXX] drampower/src/MemArchitectureSpec.cc -> .os
</code> <code> [      AR]  -> nomali/libnomali.a
</code> <code> [  RANLIB]  -> nomali/libnomali.a
</code> <code> [   SHCXX] drampower/src/MemCommand.cc -> .os
</code> <code> [   SHCXX] drampower/src/MemPowerSpec.cc -> .os
</code> <code> [   SHCXX] drampower/src/MemTimingSpec.cc -> .os
</code> <code> [   SHCXX] drampower/src/MemoryPowerModel.cc -> .os
</code> <code> [   SHCXX] drampower/src/MemorySpecification.cc -> .os
</code> <code> [   SHCXX] drampower/src/Parameter.cc -> .os
</code> <code> [   SHCXX] drampower/src/Parametrisable.cc -> .os
</code> <code> [   SHCXX] drampower/src/libdrampower/LibDRAMPower.cc -> .os
</code> <code> [   SHCXX] drampower/src/CAHelpers.cc -> .os
</code> <code> [   SHCXX] drampower/src/CmdHandlers.cc -> .os
</code> <code> [   SHCXX] drampower/src/MemBankWiseParams.cc -> .os
</code> <code> [    SHCC] libfdt/fdt.c -> .os
</code> <code> [    SHCC] libfdt/fdt_ro.c -> .os
</code> <code> [    SHCC] libfdt/fdt_rw.c -> .os
</code> <code> [    SHCC] libfdt/fdt_sw.c -> .os
</code> <code> [    SHCC] libfdt/fdt_wip.c -> .os
</code> <code> [    SHCC] libfdt/fdt_empty_tree.c -> .os
</code> <code> [    SHCC] libfdt/fdt_strerror.c -> .os
</code> <code> [      AR]  -> drampower/libdrampower.a
</code> <code> [      AR]  -> libfdt/libfdt.a
</code> <code> [  RANLIB]  -> drampower/libdrampower.a
</code> <code> [  RANLIB]  -> libfdt/libfdt.a
</code> <code> [    LINK]  -> RISCV/cpu/minor/lib.o.partial
</code> <code> [     CXX] RISCV/base/date.cc -> .o
</code> <code> [    LINK]  -> RISCV/gem5.opt
</code> <code>scons: done building targets.
</code> <code>*** Summary of Warnings ***
</code> <code>Warning: Your compiler doesn't support
</code> <code>         incremental linking and lto at the same
</code> <code>         time, so lto is being disabled. To force
</code> <code>         lto on anyway, use the --force-lto
</code> <code>         option. That will disable partial
</code> <code>         linking.
</code> <code>Warning: Header file <png.h> not found.
</code> <code>         This host has no libpng library.
</code> <code>         Disabling support for PNG framebuffers.
</code> </div></pre><div class="content"><h2>Subject 2.  Building a gem5 configuration script
</h2></div></pre><div class="description"><p1> gem5 consists of various simobjects such as Clock, Interrupt controller, Cache etc, which can be used to create a system. This simobjects are written in C++ 
</p1></div></pre><div class="description"><p1> To create a System we need to build a configuration script in python. So gem5 uses python to call the simObject and simObjects are written in C++ which makes its operational faster and customizable.
</p1></div></pre><div class="description"><p1> We will build a configuration system like this:
</p1></div></pre><div class="image"><img src= "./simpleconfig.png"
></div></pre><div class="subtopic"><h3>1.  Create a configuration script
</h3></div></pre><div class="description"><p1> Create a new file with py extension Ex. simple.py. I have created a new directory named myScripts under configs folder
</p1></div></pre><div class="description"><p1> Type in terminal 
</p1></div></pre><pre class="code"><code> mkdir configs/myScripts
</code> <code>gedit configs/myScripts/simple.py
</code> </div></pre><div class="step"><h4>Step 1.  Import m5 library
</h4></div></pre><pre class="code"><code> import m5
</code> <code>from m5.objects import *
</code> </div></pre><div class="step"><h4>Step 2.  Create a system object
</h4></div></pre><div class="description"><p1> We are selecting riscv system object
</p1></div></pre><pre class="code"><code> system = System()
</code> </div></pre><div class="step"><h4>Step 3.  Setup a clock domain
</h4></div></pre><div class="description"><p1> We will create a clock_domain system object and give default voltage with frequency of 1GHz 
</p1></div></pre><pre class="code"><code> system.clk_domain=SrcClockDomain()
</code> <code>system.clk_domain.clock = '1GHz'
</code> <code>system.clk_domain.voltage_domain=VoltageDomain()
</code> </div></pre><div class="step"><h4>Step 4.  Setup memory mode
</h4></div></pre><div class="description"><p1> We will memory of 512Mb operating in timing mode
</p1></div></pre><pre class="code"><code> system.mem_mode='timing'
</code> <code>system.mem_ranges= [AddrRange('512MB')]
</code> </div></pre><div class="step"><h4>Step 5.  Create a CPU
</h4></div></pre><div class="description"><p1> We are using the TimingSimpleCPU simObject. There are other CPU objects too such as AtomicSimple, O3, In-Order
</p1></div></pre><pre class="code"><code> system.cpu= TimingSimpleCPU()
</code> </div></pre><div class="step"><h4>Step 6.  Create a memory bus
</h4></div></pre><div class="description"><p1> create a memory bus for connection between CPU and memory controller
</p1></div></pre><pre class="code"><code> system.membus = SystemXBar()
</code> </div></pre><div class="step"><h4>Step 7.  Connect membus to CPU
</h4></div></pre><div class="description"><p1> We are connecting CPU to membus using icache and dcache port which will be used later to install cache simObject between them
</p1></div></pre><pre class="code"><code> system.cpu.icache_port=system.membus.slave
</code> <code>system.cpu.dcache_port=system.membus.slave 
</code> </div></pre><div class="step"><h4>Step 8.  Create an Interrupt controller
</h4></div></pre><pre class="code"><code> system.cpu.createInterruptController()
</code> <code>system.system_port=system.membus.slave
</code> </div></pre><div class="step"><h4>Step 9.  Create a memory controller
</h4></div></pre><pre class="code"><code> system.mem_ctrl = DDR3_1600_8x8()
</code> <code>system.mem_ctrl.range=system.mem_ranges[0]
</code> <code>system.mem_ctrl.port=system.membus.master
</code> </div></pre><div class="step"><h4>Step 10.  Create a process
</h4></div></pre><div class="description"><p1> Create a process and give command to process to denote which object file to run. Currently for 
</p1><p1>this case we will be using test-progs named hello world. Add this process as workload to the system and create threads
</p1></div></pre><pre class="code"><code> process =Process() 
</code> <code>process.cmd=['tests/test-progs/hello/bin/riscv/linux/hello']
</code> <code>system.cpu.workload= process 
</code> <code>system.cpu.createThreads()
</code> </div></pre><div class="step"><h4>Step 11.  Create a root object and instantiate m5 object to run the simulation
</h4></div></pre><pre class="code"><code> root=Root(full_system=False, system=system)
</code> <code>m5.instantiate()
</code> <code>print("Beginning Simulation...")
</code> <code>exit_event=m5.simulate()
</code> <code>print("Exiting @ tick {} because {}".format(m5.curTick(),exit_event.getCause()))
</code> </div></pre><div class="subtopic"><h3>2.  Run the script
</h3></div></pre><div class="description"><p1> To run the python script type this in command line in the gem5 directory
</p1></div></pre><pre class="code"><code> build/RISCV/gem5.opt configs/myScripts/simple.py
</code> </div></pre><div class="subtopic"><h3>3.  Output
</h3></div></pre><pre class="code"><code> gem5 Simulator System.  http://gem5.org
</code> <code>gem5 is copyrighted software; use the --copyright option for details.
</code> <code>gem5 version 20.0.0.2
</code> <code>gem5 compiled Jul 13 2020 00:13:37
</code> <code>gem5 started Jul 13 2020 03:46:35
</code> <code>gem5 executing on bthakar-PC, pid 30541
</code> <code>command line: build/RISCV/gem5.opt configs/pythonscripts/simple.py
</code> <code><orphan System>
</code> <code>Global frequency set at 1000000000000 ticks per second
</code> <code>warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
</code> <code>0: system.remote_gdb: listening for remote gdb on port 7000
</code> <code>Beginning Simulation...
</code> <code>info: Entering event queue @ 0.  Starting simulation...
</code> <code>warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
</code> <code>      Returning '/home/bthakar/MyWork/gem5/tests/test-progs/hello/bin/riscv/linux/hello'
</code> <code>info: Increasing stack size by one page.
</code> <code>Hello world!
</code> <code>Exiting @ tick 446784000 because exiting with last active thread context
</code> </div></pre><div class="description"><p1> To download the code click 
</p1></div></pre><div class="link"><a href= "./simple.py">here
</a></div></pre><div class="description"><p1> Go to m5out folder in to view the stats file of the process. It describes the readings of all the parameters used
</p1></div></pre><pre class="scrollcode"><code> 
</code> <code>---------- Begin Simulation Statistics ----------
</code> <code>final_tick                                  446784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
</code> <code>host_inst_rate                                 323053                       # Simulator instruction rate (inst/s)
</code> <code>host_mem_usage                                 673296                       # Number of bytes of host memory used
</code> <code>host_op_rate                                   323284                       # Simulator op (including micro ops) rate (op/s)
</code> <code>host_seconds                                     0.02                       # Real time elapsed on the host
</code> <code>host_tick_rate                            24519996202                       # Simulator tick rate (ticks/s)
</code> <code>sim_freq                                 1000000000000                       # Frequency of simulated ticks
</code> <code>sim_insts                                        5862                       # Number of instructions simulated
</code> <code>sim_ops                                          5886                       # Number of ops (including micro ops) simulated
</code> <code>sim_seconds                                  0.000447                       # Number of seconds simulated
</code> <code>sim_ticks                                   446784000                       # Number of ticks simulated
</code> <code>system.cpu.Branches                              1298                       # Number of branches fetched
</code> <code>system.cpu.committedInsts                        5862                       # Number of instructions committed
</code> <code>system.cpu.committedOps                          5886                       # Number of ops (including micro ops) committed
</code> <code>system.cpu.dtb.accesses                             0                       # DTB accesses
</code> <code>system.cpu.dtb.hits                                 0                       # DTB hits
</code> <code>system.cpu.dtb.misses                               0                       # DTB misses
</code> <code>system.cpu.dtb.read_accesses                        0                       # DTB read accesses
</code> <code>system.cpu.dtb.read_hits                            0                       # DTB read hits
</code> <code>system.cpu.dtb.read_misses                          0                       # DTB read misses
</code> <code>system.cpu.dtb.write_accesses                       0                       # DTB write accesses
</code> <code>system.cpu.dtb.write_hits                           0                       # DTB write hits
</code> <code>system.cpu.dtb.write_misses                         0                       # DTB write misses
</code> <code>system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
</code> <code>system.cpu.itb.accesses                             0                       # DTB accesses
</code> <code>system.cpu.itb.hits                                 0                       # DTB hits
</code> <code>system.cpu.itb.misses                               0                       # DTB misses
</code> <code>system.cpu.itb.read_accesses                        0                       # DTB read accesses
</code> <code>system.cpu.itb.read_hits                            0                       # DTB read hits
</code> <code>system.cpu.itb.read_misses                          0                       # DTB read misses
</code> <code>system.cpu.itb.write_accesses                       0                       # DTB write accesses
</code> <code>system.cpu.itb.write_hits                           0                       # DTB write hits
</code> <code>system.cpu.itb.write_misses                         0                       # DTB write misses
</code> <code>system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
</code> <code>system.cpu.numCycles                           446784                       # number of cpu cycles simulated
</code> <code>system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
</code> <code>system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
</code> <code>system.cpu.num_busy_cycles               446783.999000                       # Number of busy cycles
</code> <code>system.cpu.num_conditional_control_insts         1003                       # number of instructions that are conditional controls
</code> <code>system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
</code> <code>system.cpu.num_fp_insts                            12                       # number of float instructions
</code> <code>system.cpu.num_fp_register_reads                   12                       # number of times the floating registers were read
</code> <code>system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
</code> <code>system.cpu.num_func_calls                         232                       # number of times a function call or return occured
</code> <code>system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
</code> <code>system.cpu.num_int_alu_accesses                  5801                       # Number of integer alu accesses
</code> <code>system.cpu.num_int_insts                         5801                       # number of integer instructions
</code> <code>system.cpu.num_int_register_reads                7410                       # number of times the integer registers were read
</code> <code>system.cpu.num_int_register_writes               3624                       # number of times the integer registers were written
</code> <code>system.cpu.num_load_insts                        1112                       # Number of load instructions
</code> <code>system.cpu.num_mem_refs                          2190                       # number of memory refs
</code> <code>system.cpu.num_store_insts                       1078                       # Number of store instructions
</code> <code>system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
</code> <code>system.cpu.num_vec_insts                            0                       # number of vector instructions
</code> <code>system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
</code> <code>system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
</code> <code>system.cpu.op_class::No_OpClass                    34      0.58%      0.58% # Class of executed instruction
</code> <code>system.cpu.op_class::IntAlu                      3668     62.19%     62.77% # Class of executed instruction
</code> <code>system.cpu.op_class::IntMult                        2      0.03%     62.80% # Class of executed instruction
</code> <code>system.cpu.op_class::IntDiv                         4      0.07%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatAdd                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatCmp                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatCvt                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatMult                      0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatMultAcc                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatDiv                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatMisc                      0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatSqrt                      0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdAdd                        0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdAddAcc                     0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdAlu                        0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdCmp                        0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdCvt                        0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdMisc                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdMult                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdMultAcc                    0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdShift                      0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdDiv                        0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdSqrt                       0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatMult                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdAes                        0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdAesMix                     0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::SimdPredAlu                    0      0.00%     62.87% # Class of executed instruction
</code> <code>system.cpu.op_class::MemRead                     1121     19.01%     81.88% # Class of executed instruction
</code> <code>system.cpu.op_class::MemWrite                    1057     17.92%     99.80% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatMemRead                   0      0.00%     99.80% # Class of executed instruction
</code> <code>system.cpu.op_class::FloatMemWrite                 12      0.20%    100.00% # Class of executed instruction
</code> <code>system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
</code> <code>system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
</code> <code>system.cpu.op_class::total                       5898                       # Class of executed instruction
</code> <code>system.cpu.workload.numSyscalls                     9                       # Number of system calls
</code> <code>system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
</code> <code>system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
</code> <code>system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
</code> <code>system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
</code> <code>system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
</code> <code>system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
</code> <code>system.membus.trans_dist::ReadReq                8133                       # Transaction distribution
</code> <code>system.membus.trans_dist::ReadResp               8141                       # Transaction distribution
</code> <code>system.membus.trans_dist::WriteReq               1058                       # Transaction distribution
</code> <code>system.membus.trans_dist::WriteResp              1058                       # Transaction distribution
</code> <code>system.membus.trans_dist::LoadLockedReq             8                       # Transaction distribution
</code> <code>system.membus.trans_dist::StoreCondReq              8                       # Transaction distribution
</code> <code>system.membus.trans_dist::StoreCondResp             8                       # Transaction distribution
</code> <code>system.membus.trans_dist::SwapReq                   9                       # Transaction distribution
</code> <code>system.membus.trans_dist::SwapResp                  9                       # Transaction distribution
</code> <code>system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        14058                       # Packet count per connected master and slave (bytes)
</code> <code>system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         4374                       # Packet count per connected master and slave (bytes)
</code> <code>system.membus.pkt_count::total                  18432                       # Packet count per connected master and slave (bytes)
</code> <code>system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port        28116                       # Cumulative packet size per connected master and slave (bytes)
</code> <code>system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        15635                       # Cumulative packet size per connected master and slave (bytes)
</code> <code>system.membus.pkt_size::total                   43751                       # Cumulative packet size per connected master and slave (bytes)
</code> <code>system.membus.snoops                                0                       # Total snoops (count)
</code> <code>system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
</code> <code>system.membus.snoop_fanout::samples              9216                       # Request fanout histogram
</code> <code>system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
</code> <code>system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
</code> <code>system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
</code> <code>system.membus.snoop_fanout::0                    9216    100.00%    100.00% # Request fanout histogram
</code> <code>system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
</code> <code>system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
</code> <code>system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
</code> <code>system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
</code> <code>system.membus.snoop_fanout::total                9216                       # Request fanout histogram
</code> <code>system.membus.reqLayer0.occupancy            10291000                       # Layer occupancy (ticks)
</code> <code>system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
</code> <code>system.membus.respLayer1.occupancy            3642750                       # Layer occupancy (ticks)
</code> <code>system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
</code> <code>system.membus.respLayer0.occupancy           15977500                       # Layer occupancy (ticks)
</code> <code>system.membus.respLayer0.utilization              3.6                       # Layer utilization (%)
</code> <code>system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
</code> <code>system.mem_ctrl.bytes_read::.cpu.inst           28116                       # Number of bytes read from this memory
</code> <code>system.mem_ctrl.bytes_read::.cpu.data            7342                       # Number of bytes read from this memory
</code> <code>system.mem_ctrl.bytes_read::total               35458                       # Number of bytes read from this memory
</code> <code>system.mem_ctrl.bytes_inst_read::.cpu.inst        28116                       # Number of instructions bytes read from this memory
</code> <code>system.mem_ctrl.bytes_inst_read::total          28116                       # Number of instructions bytes read from this memory
</code> <code>system.mem_ctrl.bytes_written::.cpu.data         8221                       # Number of bytes written to this memory
</code> <code>system.mem_ctrl.bytes_written::total             8221                       # Number of bytes written to this memory
</code> <code>system.mem_ctrl.num_reads::.cpu.inst             7029                       # Number of read requests responded to by this memory
</code> <code>system.mem_ctrl.num_reads::.cpu.data             1112                       # Number of read requests responded to by this memory
</code> <code>system.mem_ctrl.num_reads::total                 8141                       # Number of read requests responded to by this memory
</code> <code>system.mem_ctrl.num_writes::.cpu.data            1066                       # Number of write requests responded to by this memory
</code> <code>system.mem_ctrl.num_writes::total                1066                       # Number of write requests responded to by this memory
</code> <code>system.mem_ctrl.bw_read::.cpu.inst           62929738                       # Total read bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_read::.cpu.data           16432997                       # Total read bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_read::total               79362735                       # Total read bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_inst_read::.cpu.inst      62929738                       # Instruction read bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_inst_read::total          62929738                       # Instruction read bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_write::.cpu.data          18400390                       # Write bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_write::total              18400390                       # Write bandwidth from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_total::.cpu.inst          62929738                       # Total bandwidth to/from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_total::.cpu.data          34833387                       # Total bandwidth to/from this memory (bytes/s)
</code> <code>system.mem_ctrl.bw_total::total              97763125                       # Total bandwidth to/from this memory (bytes/s)
</code> <code>system.mem_ctrl.avgPriority_.cpu.inst::samples      7029.00                       # Average QoS priority value for accepted requests
</code> <code>system.mem_ctrl.avgPriority_.cpu.data::samples      1108.00                       # Average QoS priority value for accepted requests
</code> <code>system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
</code> <code>system.mem_ctrl.priorityMaxLatency       0.000399982500                       # per QoS priority maximum request to response latency (s)
</code> <code>system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
</code> <code>system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
</code> <code>system.mem_ctrl.numStayReadState                17170                       # Number of times bus staying in READ state
</code> <code>system.mem_ctrl.numStayWriteState                 105                       # Number of times bus staying in WRITE state
</code> <code>system.mem_ctrl.readReqs                         8141                       # Number of read requests accepted
</code> <code>system.mem_ctrl.writeReqs                        1075                       # Number of write requests accepted
</code> <code>system.mem_ctrl.readBursts                       8141                       # Number of DRAM read bursts, including those serviced by the write queue
</code> <code>system.mem_ctrl.writeBursts                      1075                       # Number of DRAM write bursts, including those merged in the write queue
</code> <code>system.mem_ctrl.servicedByWrQ                     147                       # Number of DRAM read bursts serviced by the write queue
</code> <code>system.mem_ctrl.mergedWrBursts                    932                       # Number of DRAM write bursts merged with an existing one
</code> <code>system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
</code> <code>system.mem_ctrl.perBankRdBursts::0                562                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::1                  0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::2                628                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::3                219                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::4               1429                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::5                970                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::6               1525                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::7               1615                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::8                599                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::9                419                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::10                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::12                19                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::13                 4                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::14                 3                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankRdBursts::15                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::4                  2                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::5                 60                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::6                 14                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::7                 22                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::8                 14                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
</code> <code>system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
</code> <code>system.mem_ctrl.avgWrQLen                       23.85                       # Average write queue length when enqueuing
</code> <code>system.mem_ctrl.totQLat                      29307250                       # Total ticks spent queuing
</code> <code>system.mem_ctrl.totBusLat                    39970000                       # Total ticks spent in databus transfers
</code> <code>system.mem_ctrl.totMemAccLat                179194750                       # Total ticks spent from burst creation until serviced by the DRAM
</code> <code>system.mem_ctrl.avgQLat                       3666.16                       # Average queueing delay per DRAM burst
</code> <code>system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
</code> <code>system.mem_ctrl.avgMemAccLat                 22416.16                       # Average memory access latency per DRAM burst
</code> <code>system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
</code> <code>system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
</code> <code>system.mem_ctrl.readRowHits                      7162                       # Number of row buffer hits during reads
</code> <code>system.mem_ctrl.writeRowHits                       99                       # Number of row buffer hits during writes
</code> <code>system.mem_ctrl.readRowHitRate                  89.59                       # Row buffer hit rate for reads
</code> <code>system.mem_ctrl.writeRowHitRate                 69.23                       # Row buffer hit rate for writes
</code> <code>system.mem_ctrl.readPktSize::0                    140                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.readPktSize::1                      1                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.readPktSize::2                   7171                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.readPktSize::3                    829                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::0                    19                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::1                     1                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::2                    51                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::3                  1004                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
</code> <code>system.mem_ctrl.rdQLenPdf::0                     7994                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::17                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::18                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::22                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::23                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::24                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::25                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::27                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::28                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::29                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::30                       8                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
</code> <code>system.mem_ctrl.bytesPerActivate::samples          840                       # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::mean     614.857143                       # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::gmean    415.454878                       # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::stdev    399.052499                       # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::0-127           141     16.79%     16.79% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::128-255           96     11.43%     28.21% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::256-383           51      6.07%     34.29% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::384-511           65      7.74%     42.02% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::512-639           59      7.02%     49.05% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::640-767           33      3.93%     52.98% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::768-895           23      2.74%     55.71% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::896-1023           21      2.50%     58.21% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::1024-1151          351     41.79%    100.00% # Bytes accessed per row activation
</code> <code>system.mem_ctrl.bytesPerActivate::total           840                       # Bytes accessed per row activation
</code> <code>system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::mean      860.571429                       # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::gmean     697.800484                       # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::stdev     517.616286                       # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::192-255            1     14.29%     14.29% # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::256-319            1     14.29%     28.57% # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::640-703            1     14.29%     42.86% # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::768-831            1     14.29%     57.14% # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::1216-1279            2     28.57%     85.71% # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::1536-1599            1     14.29%    100.00% # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
</code> <code>system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
</code> <code>system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
</code> <code>system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
</code> <code>system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
</code> <code>system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
</code> <code>system.mem_ctrl.bytesReadDRAM                  511616                       # Total number of bytes read from DRAM
</code> <code>system.mem_ctrl.bytesReadWrQ                     9408                       # Total number of bytes read from write queue
</code> <code>system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
</code> <code>system.mem_ctrl.bytesReadSys                    35458                       # Total read bytes from the system interface side
</code> <code>system.mem_ctrl.bytesWrittenSys                  8257                       # Total written bytes from the system interface side
</code> <code>system.mem_ctrl.avgRdBW                       1145.11                       # Average DRAM read bandwidth in MiByte/s
</code> <code>system.mem_ctrl.avgWrBW                         16.04                       # Average achieved write bandwidth in MiByte/s
</code> <code>system.mem_ctrl.avgRdBWSys                      79.36                       # Average system read bandwidth in MiByte/s
</code> <code>system.mem_ctrl.avgWrBWSys                      18.48                       # Average system write bandwidth in MiByte/s
</code> <code>system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
</code> <code>system.mem_ctrl.busUtil                          9.07                       # Data bus utilization in percentage
</code> <code>system.mem_ctrl.busUtilRead                      8.95                       # Data bus utilization in percentage for reads
</code> <code>system.mem_ctrl.busUtilWrite                     0.13                       # Data bus utilization in percentage for writes
</code> <code>system.mem_ctrl.totGap                      446658000                       # Total gap between requests
</code> <code>system.mem_ctrl.avgGap                       48465.49                       # Average gap between requests
</code> <code>system.mem_ctrl.masterReadBytes::.cpu.inst        28116                       # Per-master bytes read from memory
</code> <code>system.mem_ctrl.masterReadBytes::.cpu.data         6334                       # Per-master bytes read from memory
</code> <code>system.mem_ctrl.masterWriteBytes::.cpu.data          852                       # Per-master bytes write to memory
</code> <code>system.mem_ctrl.masterReadRate::.cpu.inst 62929737.859905458987                       # Per-master bytes read from memory rate (Bytes/sec)
</code> <code>system.mem_ctrl.masterReadRate::.cpu.data 14176872.940839421004                       # Per-master bytes read from memory rate (Bytes/sec)
</code> <code>system.mem_ctrl.masterWriteRate::.cpu.data 1906961.753330468433                       # Per-master bytes write to memory rate (Bytes/sec)
</code> <code>system.mem_ctrl.masterReadAccesses::.cpu.inst         7029                       # Per-master read serviced memory accesses
</code> <code>system.mem_ctrl.masterReadAccesses::.cpu.data         1112                       # Per-master read serviced memory accesses
</code> <code>system.mem_ctrl.masterWriteAccesses::.cpu.data         1075                       # Per-master write serviced memory accesses
</code> <code>system.mem_ctrl.masterReadTotalLat::.cpu.inst    154384500                       # Per-master read total memory access latency
</code> <code>system.mem_ctrl.masterReadTotalLat::.cpu.data     24810250                       # Per-master read total memory access latency
</code> <code>system.mem_ctrl.masterWriteTotalLat::.cpu.data   7351178000                       # Per-master write total memory access latency
</code> <code>system.mem_ctrl.masterReadAvgLat::.cpu.inst     21963.94                       # Per-master read average memory access latency
</code> <code>system.mem_ctrl.masterReadAvgLat::.cpu.data     22311.38                       # Per-master read average memory access latency
</code> <code>system.mem_ctrl.masterWriteAvgLat::.cpu.data   6838305.12                       # Per-master write average memory access latency
</code> <code>system.mem_ctrl.pageHitRate                     89.23                       # Row buffer hit rate, read and write combined
</code> <code>system.mem_ctrl.rank1.actEnergy                763980                       # Energy for activate commands per rank (pJ)
</code> <code>system.mem_ctrl.rank1.preEnergy                402270                       # Energy for precharge commands per rank (pJ)
</code> <code>system.mem_ctrl.rank1.readEnergy              7468440                       # Energy for read commands per rank (pJ)
</code> <code>system.mem_ctrl.rank1.writeEnergy               73080                       # Energy for write commands per rank (pJ)
</code> <code>system.mem_ctrl.rank1.refreshEnergy      35034480.000000                       # Energy for refresh commands per rank (pJ)
</code> <code>system.mem_ctrl.rank1.actBackEnergy          89008920                       # Energy for active background per rank (pJ)
</code> <code>system.mem_ctrl.rank1.preBackEnergy          96610560                       # Energy for precharge background per rank (pJ)
</code> <code>system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
</code> <code>system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
</code> <code>system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
</code> <code>system.mem_ctrl.rank1.totalEnergy           229361730                       # Total energy per rank (pJ)
</code> <code>system.mem_ctrl.rank1.averagePower         513.361557                       # Core power per rank (mW)
</code> <code>system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
</code> <code>system.mem_ctrl.rank1.memoryStateTime::IDLE    249754750                       # Time in different power states
</code> <code>system.mem_ctrl.rank1.memoryStateTime::REF     14820000                       # Time in different power states
</code> <code>system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
</code> <code>system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
</code> <code>system.mem_ctrl.rank1.memoryStateTime::ACT    182209250                       # Time in different power states
</code> <code>system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
</code> <code>system.mem_ctrl.rank0.actEnergy               5269320                       # Energy for activate commands per rank (pJ)
</code> <code>system.mem_ctrl.rank0.preEnergy               2785530                       # Energy for precharge commands per rank (pJ)
</code> <code>system.mem_ctrl.rank0.readEnergy             49608720                       # Energy for read commands per rank (pJ)
</code> <code>system.mem_ctrl.rank0.writeEnergy              511560                       # Energy for write commands per rank (pJ)
</code> <code>system.mem_ctrl.rank0.refreshEnergy      35034480.000000                       # Energy for refresh commands per rank (pJ)
</code> <code>system.mem_ctrl.rank0.actBackEnergy         200264940                       # Energy for active background per rank (pJ)
</code> <code>system.mem_ctrl.rank0.preBackEnergy           2921280                       # Energy for precharge background per rank (pJ)
</code> <code>system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
</code> <code>system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
</code> <code>system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
</code> <code>system.mem_ctrl.rank0.totalEnergy           296395830                       # Total energy per rank (pJ)
</code> <code>system.mem_ctrl.rank0.averagePower         663.398488                       # Core power per rank (mW)
</code> <code>system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
</code> <code>system.mem_ctrl.rank0.memoryStateTime::IDLE      5305750                       # Time in different power states
</code> <code>system.mem_ctrl.rank0.memoryStateTime::REF     14820000                       # Time in different power states
</code> <code>system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
</code> <code>system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
</code> <code>system.mem_ctrl.rank0.memoryStateTime::ACT    426658250                       # Time in different power states
</code> <code>system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
</code> <code>system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
</code> <code>system.clk_domain.clock                          1000                       # Clock period in ticks
</code> <code>system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
</code> <code>system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
</code> <code>system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
</code> <code>system.cpu.power_state.numTransitions               1                       # Number of power state transitions
</code> <code>system.cpu.power_state.pwrStateResidencyTicks::ON    446784000                       # Cumulative time (in ticks) in various power states
</code> <code>---------- End Simulation Statistics   ----------
</code> </div></pre><div class="description"><p1> view config.ini or config.json to view and verify the desired configuration
</p1></div></pre><pre class="scrollcode"><code> {
</code> <code>    "name": null, 
</code> <code>    "sim_quantum": 0, 
</code> <code>    "system": {
</code> <code>        "membus": {
</code> <code>            "point_of_coherency": true, 
</code> <code>            "system": "system", 
</code> <code>            "response_latency": 2, 
</code> <code>            "cxx_class": "CoherentXBar", 
</code> <code>            "max_routing_table_size": 512, 
</code> <code>            "forward_latency": 4, 
</code> <code>            "clk_domain": "system.clk_domain", 
</code> <code>            "max_outstanding_snoops": 512, 
</code> <code>            "point_of_unification": true, 
</code> <code>            "width": 16, 
</code> <code>            "master": {
</code> <code>                "peer": [
</code> <code>                    "system.mem_ctrl.port"
</code> <code>                ], 
</code> <code>                "is_source": "True", 
</code> <code>                "role": "GEM5 REQUESTER"
</code> <code>            }, 
</code> <code>            "power_state": {
</code> <code>                "default_state": "UNDEFINED", 
</code> <code>                "name": "power_state", 
</code> <code>                "possible_states": [], 
</code> <code>                "clk_gate_min": 1000, 
</code> <code>                "clk_gate_bins": 20, 
</code> <code>                "eventq_index": 0, 
</code> <code>                "clk_gate_max": 1000000000000, 
</code> <code>                "cxx_class": "PowerState", 
</code> <code>                "path": "system.membus.power_state", 
</code> <code>                "type": "PowerState", 
</code> <code>                "leaders": []
</code> <code>            }, 
</code> <code>            "eventq_index": 0, 
</code> <code>            "type": "CoherentXBar", 
</code> <code>            "frontend_latency": 3, 
</code> <code>            "slave": {
</code> <code>                "peer": [
</code> <code>                    "system.cpu.icache_port", 
</code> <code>                    "system.cpu.dcache_port", 
</code> <code>                    "system.system_port"
</code> <code>                ], 
</code> <code>                "is_source": "False", 
</code> <code>                "role": "GEM5 RESPONDER"
</code> <code>            }, 
</code> <code>            "snoop_filter": {
</code> <code>                "name": "snoop_filter", 
</code> <code>                "system": "system", 
</code> <code>                "max_capacity": 8388608, 
</code> <code>                "eventq_index": 0, 
</code> <code>                "cxx_class": "SnoopFilter", 
</code> <code>                "path": "system.membus.snoop_filter", 
</code> <code>                "type": "SnoopFilter", 
</code> <code>                "lookup_latency": 1
</code> <code>            }, 
</code> <code>            "power_model": [], 
</code> <code>            "path": "system.membus", 
</code> <code>            "snoop_response_latency": 4, 
</code> <code>            "name": "membus", 
</code> <code>            "use_default_range": false
</code> <code>        }, 
</code> <code>        "mmap_using_noreserve": false, 
</code> <code>        "redirect_paths": [], 
</code> <code>        "symbolfile": "", 
</code> <code>        "thermal_components": [], 
</code> <code>        "thermal_model": null, 
</code> <code>        "cxx_class": "System", 
</code> <code>        "work_begin_exit_count": 0, 
</code> <code>        "work_end_ckpt_count": 0, 
</code> <code>        "memories": [
</code> <code>            "system.mem_ctrl"
</code> <code>        ], 
</code> <code>        "work_begin_ckpt_count": 0, 
</code> <code>        "clk_domain": {
</code> <code>            "name": "clk_domain", 
</code> <code>            "clock": [
</code> <code>                1000
</code> <code>            ], 
</code> <code>            "init_perf_level": 0, 
</code> <code>            "voltage_domain": {
</code> <code>                "name": "voltage_domain", 
</code> <code>                "eventq_index": 0, 
</code> <code>                "voltage": [
</code> <code>                    1.0
</code> <code>                ], 
</code> <code>                "cxx_class": "VoltageDomain", 
</code> <code>                "path": "system.clk_domain.voltage_domain", 
</code> <code>                "type": "VoltageDomain"
</code> <code>            }, 
</code> <code>            "eventq_index": 0, 
</code> <code>            "cxx_class": "SrcClockDomain", 
</code> <code>            "path": "system.clk_domain", 
</code> <code>            "type": "SrcClockDomain", 
</code> <code>            "domain_id": -1
</code> <code>        }, 
</code> <code>        "mem_ranges": [
</code> <code>            "0:536870912"
</code> <code>        ], 
</code> <code>        "exit_on_work_items": false, 
</code> <code>        "eventq_index": 0, 
</code> <code>        "m5ops_base": 0, 
</code> <code>        "dvfs_handler": {
</code> <code>            "enable": false, 
</code> <code>            "name": "dvfs_handler", 
</code> <code>            "sys_clk_domain": "system.clk_domain", 
</code> <code>            "transition_latency": 100000000, 
</code> <code>            "eventq_index": 0, 
</code> <code>            "cxx_class": "DVFSHandler", 
</code> <code>            "domains": [], 
</code> <code>            "path": "system.dvfs_handler", 
</code> <code>            "type": "DVFSHandler"
</code> <code>        }, 
</code> <code>        "work_end_exit_count": 0, 
</code> <code>        "type": "System", 
</code> <code>        "cache_line_size": 64, 
</code> <code>        "mem_ctrl": {
</code> <code>            "tBURST_MAX": 5000, 
</code> <code>            "dll": true, 
</code> <code>            "tBURST_MIN": 5000, 
</code> <code>            "max_accesses_per_row": 16, 
</code> <code>            "power_state": {
</code> <code>                "default_state": "UNDEFINED", 
</code> <code>                "name": "power_state", 
</code> <code>                "possible_states": [], 
</code> <code>                "clk_gate_min": 1000, 
</code> <code>                "clk_gate_bins": 20, 
</code> <code>                "eventq_index": 0, 
</code> <code>                "clk_gate_max": 1000000000000, 
</code> <code>                "cxx_class": "PowerState", 
</code> <code>                "path": "system.mem_ctrl.power_state", 
</code> <code>                "type": "PowerState", 
</code> <code>                "leaders": []
</code> <code>            }, 
</code> <code>            "IDD62": 0.0, 
</code> <code>            "tCCD_L": 0, 
</code> <code>            "IDD2P1": 0.032, 
</code> <code>            "IDD2P0": 0.0, 
</code> <code>            "IDD4W2": 0.0, 
</code> <code>            "tCS": 2500, 
</code> <code>            "power_model": [], 
</code> <code>            "qos_priority_escalation": false, 
</code> <code>            "tCL": 13750, 
</code> <code>            "tCK": 1250, 
</code> <code>            "tBURST": 5000, 
</code> <code>            "image_file": "", 
</code> <code>            "IDD3P0": 0.0, 
</code> <code>            "IDD3P1": 0.038, 
</code> <code>            "name": "mem_ctrl", 
</code> <code>            "device_size": 536870912, 
</code> <code>            "tREFI": 7800000, 
</code> <code>            "qos_policy": null, 
</code> <code>            "tXPDLL": 0, 
</code> <code>            "tRFC": 260000, 
</code> <code>            "qos_priorities": 1, 
</code> <code>            "IDD52": 0.0, 
</code> <code>            "write_low_thresh_perc": 50, 
</code> <code>            "write_buffer_size": 64, 
</code> <code>            "VDD": 1.5, 
</code> <code>            "write_high_thresh_perc": 85, 
</code> <code>            "IDD2N2": 0.0, 
</code> <code>            "port": {
</code> <code>                "peer": "system.membus.master[0]", 
</code> <code>                "is_source": "False", 
</code> <code>                "role": "GEM5 RESPONDER"
</code> <code>            }, 
</code> <code>            "IDD4R": 0.157, 
</code> <code>            "IDD4W": 0.125, 
</code> <code>            "tWR": 15000, 
</code> <code>            "banks_per_rank": 8, 
</code> <code>            "tXAW": 30000, 
</code> <code>            "qos_masters": [
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                "", 
</code> <code>                ""
</code> <code>            ], 
</code> <code>            "ranks_per_channel": 2, 
</code> <code>            "qos_q_policy": "fifo", 
</code> <code>            "tRAS": 35000, 
</code> <code>            "static_frontend_latency": 10000, 
</code> <code>            "devices_per_rank": 8, 
</code> <code>            "tWTR_L": 7500, 
</code> <code>            "range": "0:536870912", 
</code> <code>            "mem_sched_policy": "frfcfs", 
</code> <code>            "IDD2P12": 0.0, 
</code> <code>            "device_rowbuffer_size": 1024, 
</code> <code>            "activation_limit": 4, 
</code> <code>            "tWTR": 7500, 
</code> <code>            "enable_dram_powerdown": false, 
</code> <code>            "qos_syncro_scheduler": false, 
</code> <code>            "path": "system.mem_ctrl", 
</code> <code>            "bank_groups_per_rank": 0, 
</code> <code>            "tPPD": 0, 
</code> <code>            "IDD2N": 0.032, 
</code> <code>            "qos_turnaround_policy": null, 
</code> <code>            "in_addr_map": true, 
</code> <code>            "tRTW": 2500, 
</code> <code>            "burst_length": 8, 
</code> <code>            "tRTP": 7500, 
</code> <code>            "eventq_index": 0, 
</code> <code>            "IDD2P02": 0.0, 
</code> <code>            "addr_mapping": "RoRaBaCoCh", 
</code> <code>            "type": "DRAMCtrl", 
</code> <code>            "IDD3P02": 0.0, 
</code> <code>            "tAAD": 1250, 
</code> <code>            "static_backend_latency": 10000, 
</code> <code>            "beats_per_clock": 2, 
</code> <code>            "conf_table_reported": true, 
</code> <code>            "tXS": 270000, 
</code> <code>            "tXP": 6000, 
</code> <code>            "IDD3N": 0.038, 
</code> <code>            "tCCD_L_WR": 0, 
</code> <code>            "kvm_map": true, 
</code> <code>            "VDD2": 0.0, 
</code> <code>            "data_clock_sync": false, 
</code> <code>            "IDD3P12": 0.0, 
</code> <code>            "IDD3N2": 0.0, 
</code> <code>            "two_cycle_activate": false, 
</code> <code>            "device_bus_width": 8, 
</code> <code>            "cxx_class": "DRAMCtrl", 
</code> <code>            "null": false, 
</code> <code>            "tRRD_L": 0, 
</code> <code>            "tRRD": 6000, 
</code> <code>            "clk_domain": "system.clk_domain", 
</code> <code>            "IDD6": 0.02, 
</code> <code>            "IDD5": 0.23500000000000001, 
</code> <code>            "tRCD": 13750, 
</code> <code>            "IDD0": 0.055, 
</code> <code>            "min_writes_per_switch": 16, 
</code> <code>            "IDD02": 0.0, 
</code> <code>            "page_policy": "open_adaptive", 
</code> <code>            "read_buffer_size": 32, 
</code> <code>            "IDD4R2": 0.0, 
</code> <code>            "tXSDLL": 0, 
</code> <code>            "tRP": 13750
</code> <code>        }, 
</code> <code>        "workload": null, 
</code> <code>        "work_cpus_ckpt_count": 0, 
</code> <code>        "readfile": "", 
</code> <code>        "path": "system", 
</code> <code>        "mem_mode": "timing", 
</code> <code>        "name": "system", 
</code> <code>        "init_param": 0, 
</code> <code>        "system_port": {
</code> <code>            "peer": "system.membus.slave[2]", 
</code> <code>            "is_source": "True", 
</code> <code>            "role": "GEM5 REQUESTER"
</code> <code>        }, 
</code> <code>        "cpu": {
</code> <code>            "do_statistics_insts": true, 
</code> <code>            "numThreads": 1, 
</code> <code>            "itb": {
</code> <code>                "name": "itb", 
</code> <code>                "eventq_index": 0, 
</code> <code>                "cxx_class": "RiscvISA::TLB", 
</code> <code>                "walker": {
</code> <code>                    "name": "walker", 
</code> <code>                    "clk_domain": "system.clk_domain", 
</code> <code>                    "power_model": [], 
</code> <code>                    "system": "system", 
</code> <code>                    "eventq_index": 0, 
</code> <code>                    "power_state": {
</code> <code>                        "default_state": "UNDEFINED", 
</code> <code>                        "name": "power_state", 
</code> <code>                        "possible_states": [], 
</code> <code>                        "clk_gate_min": 1000, 
</code> <code>                        "clk_gate_bins": 20, 
</code> <code>                        "eventq_index": 0, 
</code> <code>                        "clk_gate_max": 1000000000000, 
</code> <code>                        "cxx_class": "PowerState", 
</code> <code>                        "path": "system.cpu.itb.walker.power_state", 
</code> <code>                        "type": "PowerState", 
</code> <code>                        "leaders": []
</code> <code>                    }, 
</code> <code>                    "cxx_class": "RiscvISA::Walker", 
</code> <code>                    "path": "system.cpu.itb.walker", 
</code> <code>                    "type": "RiscvPagetableWalker", 
</code> <code>                    "num_squash_per_cycle": 4
</code> <code>                }, 
</code> <code>                "path": "system.cpu.itb", 
</code> <code>                "type": "RiscvTLB", 
</code> <code>                "size": 64
</code> <code>            }, 
</code> <code>            "power_gating_on_idle": false, 
</code> <code>            "function_trace": false, 
</code> <code>            "do_checkpoint_insts": true, 
</code> <code>            "cxx_class": "TimingSimpleCPU", 
</code> <code>            "system": "system", 
</code> <code>            "clk_domain": "system.clk_domain", 
</code> <code>            "function_trace_start": 0, 
</code> <code>            "cpu_id": -1, 
</code> <code>            "checker": null, 
</code> <code>            "eventq_index": 0, 
</code> <code>            "power_state": {
</code> <code>                "default_state": "UNDEFINED", 
</code> <code>                "name": "power_state", 
</code> <code>                "possible_states": [
</code> <code>                    "ON", 
</code> <code>                    "CLK_GATED", 
</code> <code>                    "OFF"
</code> <code>                ], 
</code> <code>                "clk_gate_min": 1000, 
</code> <code>                "clk_gate_bins": 20, 
</code> <code>                "eventq_index": 0, 
</code> <code>                "clk_gate_max": 1000000000000, 
</code> <code>                "cxx_class": "PowerState", 
</code> <code>                "path": "system.cpu.power_state", 
</code> <code>                "type": "PowerState", 
</code> <code>                "leaders": []
</code> <code>            }, 
</code> <code>            "do_quiesce": true, 
</code> <code>            "type": "TimingSimpleCPU", 
</code> <code>            "profile": 0, 
</code> <code>            "icache_port": {
</code> <code>                "peer": "system.membus.slave[0]", 
</code> <code>                "is_source": "True", 
</code> <code>                "role": "GEM5 REQUESTER"
</code> <code>            }, 
</code> <code>            "syscallRetryLatency": 10000, 
</code> <code>            "interrupts": [
</code> <code>                {
</code> <code>                    "eventq_index": 0, 
</code> <code>                    "path": "system.cpu.interrupts", 
</code> <code>                    "type": "RiscvInterrupts", 
</code> <code>                    "name": "interrupts", 
</code> <code>                    "cxx_class": "RiscvISA::Interrupts"
</code> <code>                }
</code> <code>            ], 
</code> <code>            "dcache_port": {
</code> <code>                "peer": "system.membus.slave[1]", 
</code> <code>                "is_source": "True", 
</code> <code>                "role": "GEM5 REQUESTER"
</code> <code>            }, 
</code> <code>            "socket_id": 0, 
</code> <code>            "power_model": [], 
</code> <code>            "max_insts_all_threads": 0, 
</code> <code>            "path": "system.cpu", 
</code> <code>            "pwr_gating_latency": 300, 
</code> <code>            "switched_out": false, 
</code> <code>            "workload": [
</code> <code>                {
</code> <code>                    "uid": 100, 
</code> <code>                    "pid": 100, 
</code> <code>                    "kvmInSE": false, 
</code> <code>                    "cxx_class": "Process", 
</code> <code>                    "executable": "", 
</code> <code>                    "drivers": [], 
</code> <code>                    "system": "system", 
</code> <code>                    "gid": 100, 
</code> <code>                    "eventq_index": 0, 
</code> <code>                    "env": [], 
</code> <code>                    "maxStackSize": 67108864, 
</code> <code>                    "ppid": 0, 
</code> <code>                    "type": "Process", 
</code> <code>                    "cwd": "/home/bthakar/MyWork/gem5", 
</code> <code>                    "pgid": 100, 
</code> <code>                    "simpoint": 0, 
</code> <code>                    "euid": 100, 
</code> <code>                    "input": "cin", 
</code> <code>                    "path": "system.cpu.workload", 
</code> <code>                    "name": "workload", 
</code> <code>                    "cmd": [
</code> <code>                        "tests/test-progs/hello/bin/riscv/linux/hello"
</code> <code>                    ], 
</code> <code>                    "errout": "cerr", 
</code> <code>                    "useArchPT": false, 
</code> <code>                    "egid": 100, 
</code> <code>                    "release": "5.1.0", 
</code> <code>                    "output": "cout"
</code> <code>                }
</code> <code>            ], 
</code> <code>            "name": "cpu", 
</code> <code>            "wait_for_remote_gdb": false, 
</code> <code>            "dtb": {
</code> <code>                "name": "dtb", 
</code> <code>                "eventq_index": 0, 
</code> <code>                "cxx_class": "RiscvISA::TLB", 
</code> <code>                "walker": {
</code> <code>                    "name": "walker", 
</code> <code>                    "clk_domain": "system.clk_domain", 
</code> <code>                    "power_model": [], 
</code> <code>                    "system": "system", 
</code> <code>                    "eventq_index": 0, 
</code> <code>                    "power_state": {
</code> <code>                        "default_state": "UNDEFINED", 
</code> <code>                        "name": "power_state", 
</code> <code>                        "possible_states": [], 
</code> <code>                        "clk_gate_min": 1000, 
</code> <code>                        "clk_gate_bins": 20, 
</code> <code>                        "eventq_index": 0, 
</code> <code>                        "clk_gate_max": 1000000000000, 
</code> <code>                        "cxx_class": "PowerState", 
</code> <code>                        "path": "system.cpu.dtb.walker.power_state", 
</code> <code>                        "type": "PowerState", 
</code> <code>                        "leaders": []
</code> <code>                    }, 
</code> <code>                    "cxx_class": "RiscvISA::Walker", 
</code> <code>                    "path": "system.cpu.dtb.walker", 
</code> <code>                    "type": "RiscvPagetableWalker", 
</code> <code>                    "num_squash_per_cycle": 4
</code> <code>                }, 
</code> <code>                "path": "system.cpu.dtb", 
</code> <code>                "type": "RiscvTLB", 
</code> <code>                "size": 64
</code> <code>            }, 
</code> <code>            "simpoint_start_insts": [], 
</code> <code>            "max_insts_any_thread": 0, 
</code> <code>            "progress_interval": 0, 
</code> <code>            "branchPred": null, 
</code> <code>            "isa": [
</code> <code>                {
</code> <code>                    "eventq_index": 0, 
</code> <code>                    "path": "system.cpu.isa", 
</code> <code>                    "type": "RiscvISA", 
</code> <code>                    "name": "isa", 
</code> <code>                    "cxx_class": "RiscvISA::ISA"
</code> <code>                }
</code> <code>            ], 
</code> <code>            "tracer": {
</code> <code>                "eventq_index": 0, 
</code> <code>                "path": "system.cpu.tracer", 
</code> <code>                "type": "ExeTracer", 
</code> <code>                "name": "tracer", 
</code> <code>                "cxx_class": "Trace::ExeTracer"
</code> <code>            }
</code> <code>        }, 
</code> <code>        "multi_thread": false, 
</code> <code>        "num_work_ids": 16, 
</code> <code>        "work_item_id": -1, 
</code> <code>        "work_begin_cpu_id_exit": -1
</code> <code>    }, 
</code> <code>    "time_sync_period": 100000000000, 
</code> <code>    "eventq_index": 0, 
</code> <code>    "time_sync_spin_threshold": 100000000, 
</code> <code>    "cxx_class": "Root", 
</code> <code>    "path": "root", 
</code> <code>    "time_sync_enable": false, 
</code> <code>    "type": "Root", 
</code> <code>    "full_system": false
</code> <code>}
</code> </div></pre><div class="content"><h2>Subject 3.  Run Custom source code in gem5
</h2></div></pre><div class="description"><p1> In this tutorial we will import a custom source code and use it as simulation for gem5. We are using a C source code to print the arguments one by one
</p1></div></pre><div class="step"><h4>Step 1.  prepare C or C++ code
</h4></div></pre><pre class="code"><code> #include &lt;stdio.h&gt;
</code> <code>int main(int argc, char **argv) {
</code> <code>    size_t i;
</code> <code>    for (i = 1; i < (size_t)argc; ++i)
</code> <code>        printf("%s\n", argv[i]);
</code> <code>    return 0;
</code> <code>}
</code> </div></pre><div class="step"><h4>Step 2.  Compile the code using gcc with static linking
</h4></div></pre><pre class="code"><code> gcc -O0 -ggdb3 -std=c99 -static -o wordPrint wordPrint.c
</code> </div></pre><div class="step"><h4>Step 3.  Point the process workload in the configuration with the location of custom source code
</h4></div></pre><div class="step"><h4>Step 4.  Run the configuration script
</h4></div></pre><pre class="code"><code> build/RISCV/gem5.opt \
</code> <code>  configs/myScripts/simple.py \
</code> <code>  -o 'asdf qwer' 
</code> </div></pre><div class="description"><p1> here arguments are given using -o flag
</p1></div></pre><div class="step"><h4>Step 5.  Output
</h4></div></pre><pre class="code"><code> gem5 version 20.0.0.2
</code> <code>gem5 compiled June 19 2020 00:13:37
</code> <code>gem5 started June 19 2020 01:11:43
</code> <code>gem5 executing on bthakar-PC, pid 24941
</code> <code>command line: build/RISCV/gem5.opt configs/pythonscripts/simple.py
</code> <code><orphan System>
</code> <code>Global frequency set at 1000000000000 ticks per second
</code> <code>warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
</code> <code>Beginning Simulation...
</code> <code>info: Entering event queue @ 0.  Starting simulation...
</code> <code>warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
</code> <code>      Returning '/home/bthakar/MyWork/gem5/configs/myPrograms/wordPrint'
</code> <code>info: Increasing stack size by one page.
</code> <code>asdf
</code> <code>qwer
</code> <code>Exiting @ tick 446784000 because exiting with last active thread context
</code> <code>Memory Usage: 670884 KBytes
</code> </div></pre><div class="content"><h2>Subject 4.  Visualize gem5 configuration
</h2></div></pre><div class="description"><p1> This tutorial is for converting your configuration script into image to develop a visualization and verification
</p1><p1>of desired model. We will create the pictorial model of the configuration script we prepared in the last time. To watch the previous tutorial and script. Click
</p1></div></pre><div class="link"><a href= ./gemconfig.html>here
</a></div></pre><div class="step"><h4>Step 1.  Download pydot python package and graphviz software
</h4></div></pre><div class="description"><p1> To download pydot package
</p1></div></pre><pre class="code"><code> sudo apt-get install python-pip
</code> <code>pip install pydot
</code> </div></pre><div class="description"><p1> To download graphviz package
</p1></div></pre><pre class="code"><code> sudo apt-get install graphviz
</code> </div></pre><div class="step"><h4>Step 2.  Rebuild the system
</h4></div></pre><pre class="code"><code> scons build/RISCV/gem5.opt -j 9
</code> </div></pre><div class="step"><h4>Step 3.  Run the configuration script
</h4></div></pre><pre class="code"><code> build/RISCV/gem5.opt configs/myScripts/simple.py
</code> </div></pre><div class="step"><h4>Step 4.  Output
</h4><h4>description goto m5out folder you will see a config.dot file. Convert dot file into png file
</h4></div></pre><pre class="code"><code> cd m5out
</code> <code>dot -Tpng -o config.png config.dot
</code> </div></pre><div class="description"><p1> image file will be generated for configuration script
</p1></div></pre><div class="image"><img src= "./simpleconfig.png"></div></pre>    </body>
</html>