{"vcs1":{"timestamp_begin":1729256310.586962783, "rt":1.27, "ut":0.26, "st":0.20}}
{"vcselab":{"timestamp_begin":1729256311.921849181, "rt":0.92, "ut":0.19, "st":0.04}}
{"link":{"timestamp_begin":1729256312.905321229, "rt":0.32, "ut":0.19, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729256310.050596686}
{"VCS_COMP_START_TIME": 1729256310.050596686}
{"VCS_COMP_END_TIME": 1729256314.544729660}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330040}}
{"stitch_vcselab": {"peak_mem": 215124}}
