#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-132-g41c6a0e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f853c616190 .scope module, "PowerALU_tb" "PowerALU_tb" 2 3;
 .timescale -12 -12;
v0x7f853c642720_0 .var/s "a", 7 0;
v0x7f853c642830_0 .net/s "b", 7 0, v0x7f853c63abb0_0;  1 drivers
v0x7f853c6428c0_0 .var "clk", 0 0;
v0x7f853c642950_0 .var "i", 32 0;
v0x7f853c6429e0_0 .var "opcode", 3 0;
S_0x7f853c614b40 .scope module, "DUT" "PowerALU" 2 156, 3 2 0, S_0x7f853c616190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 4 "opcode"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 1 "clk"
v0x7f853c641ca0_0 .net "a", 7 0, v0x7f853c642720_0;  1 drivers
v0x7f853c641d50_0 .net "addsub2mux", 7 0, L_0x7f853c6471b0;  1 drivers
v0x7f853c641e30_0 .net "addsub_ctrl", 0 0, v0x7f853c641050_0;  1 drivers
v0x7f853c641ec0_0 .net "andornot2mux", 7 0, v0x7f853c6405f0_0;  1 drivers
v0x7f853c641f90_0 .net "andornot_ctrl", 1 0, v0x7f853c641130_0;  1 drivers
v0x7f853c6420a0_0 .net "b", 7 0, v0x7f853c63abb0_0;  alias, 1 drivers
v0x7f853c6421b0_0 .net "clk", 0 0, v0x7f853c6428c0_0;  1 drivers
v0x7f853c642240_0 .net "compare2mux", 7 0, v0x7f853c640c40_0;  1 drivers
v0x7f853c642310_0 .net "compare_ctrl", 3 0, v0x7f853c641290_0;  1 drivers
v0x7f853c642420_0 .net "mux2accu", 7 0, v0x7f853c641b90_0;  1 drivers
v0x7f853c6424f0_0 .net "mux_ctrl", 1 0, v0x7f853c641320_0;  1 drivers
v0x7f853c6425c0_0 .net "opcode", 3 0, v0x7f853c6429e0_0;  1 drivers
v0x7f853c642650_0 .net "overflow", 0 0, L_0x7f853c646df0;  1 drivers
S_0x7f853c613840 .scope module, "alu_accu" "accumulator" 3 31, 4 3 0, S_0x7f853c614b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 1 "clk"
v0x7f853c615ed0_0 .net "a", 7 0, v0x7f853c641b90_0;  alias, 1 drivers
v0x7f853c63ab10_0 .net "clk", 0 0, v0x7f853c6428c0_0;  alias, 1 drivers
v0x7f853c63abb0_0 .var "s", 7 0;
E_0x7f853c618d80 .event negedge, v0x7f853c63ab10_0;
S_0x7f853c63acc0 .scope module, "alu_addsub" "adder_subtractor" 3 27, 5 3 0, S_0x7f853c614b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /INPUT 1 "op"
L_0x7f853c642ab0 .functor XOR 1, L_0x7f853c642ba0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c642c40 .functor XOR 1, L_0x7f853c642cf0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c642dd0 .functor XOR 1, L_0x7f853c642ea0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c642130 .functor XOR 1, L_0x7f853c6430e0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c6431c0 .functor XOR 1, L_0x7f853c6433a0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c643440 .functor XOR 1, L_0x7f853c6434b0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c643590 .functor XOR 1, L_0x7f853c643680, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c643a10 .functor XOR 1, L_0x7f853c643ac0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c646df0 .functor XOR 1, L_0x7f853c6478f0, L_0x7f853c646ee0, C4<0>, C4<0>;
v0x7f853c63ef10_0 .net *"_s1", 0 0, L_0x7f853c642ab0;  1 drivers
v0x7f853c63efb0_0 .net *"_s11", 0 0, L_0x7f853c642dd0;  1 drivers
v0x7f853c63f050_0 .net *"_s121", 0 0, L_0x7f853c6478f0;  1 drivers
v0x7f853c63f0f0_0 .net *"_s14", 0 0, L_0x7f853c642ea0;  1 drivers
v0x7f853c63f1a0_0 .net *"_s16", 0 0, L_0x7f853c642130;  1 drivers
v0x7f853c63f290_0 .net *"_s19", 0 0, L_0x7f853c6430e0;  1 drivers
v0x7f853c63f340_0 .net *"_s21", 0 0, L_0x7f853c6431c0;  1 drivers
v0x7f853c63f3f0_0 .net *"_s24", 0 0, L_0x7f853c6433a0;  1 drivers
v0x7f853c63f4a0_0 .net *"_s26", 0 0, L_0x7f853c643440;  1 drivers
v0x7f853c63f5b0_0 .net *"_s29", 0 0, L_0x7f853c6434b0;  1 drivers
v0x7f853c63f660_0 .net *"_s31", 0 0, L_0x7f853c643590;  1 drivers
v0x7f853c63f710_0 .net *"_s34", 0 0, L_0x7f853c643680;  1 drivers
v0x7f853c63f7c0_0 .net *"_s36", 0 0, L_0x7f853c643a10;  1 drivers
v0x7f853c63f870_0 .net *"_s4", 0 0, L_0x7f853c642ba0;  1 drivers
v0x7f853c63f920_0 .net *"_s40", 0 0, L_0x7f853c643ac0;  1 drivers
v0x7f853c63f9d0_0 .net *"_s6", 0 0, L_0x7f853c642c40;  1 drivers
v0x7f853c63fa80_0 .net *"_s9", 0 0, L_0x7f853c642cf0;  1 drivers
v0x7f853c63fc10_0 .net/s "a", 7 0, v0x7f853c642720_0;  alias, 1 drivers
v0x7f853c63fca0_0 .net/s "b", 7 0, v0x7f853c63abb0_0;  alias, 1 drivers
v0x7f853c63fd60_0 .net "bxor", 7 0, L_0x7f853c643760;  1 drivers
v0x7f853c63fdf0_0 .net "carry", 6 0, L_0x7f853c646830;  1 drivers
v0x7f853c63fe80_0 .net "last_cout", 0 0, L_0x7f853c646ee0;  1 drivers
v0x7f853c63ff10_0 .net "op", 0 0, v0x7f853c641050_0;  alias, 1 drivers
v0x7f853c63ffa0_0 .net "overflow", 0 0, L_0x7f853c646df0;  alias, 1 drivers
v0x7f853c640030_0 .net/s "s", 7 0, L_0x7f853c6471b0;  alias, 1 drivers
L_0x7f853c642ba0 .part v0x7f853c63abb0_0, 0, 1;
L_0x7f853c642cf0 .part v0x7f853c63abb0_0, 1, 1;
L_0x7f853c642ea0 .part v0x7f853c63abb0_0, 2, 1;
L_0x7f853c6430e0 .part v0x7f853c63abb0_0, 3, 1;
L_0x7f853c6433a0 .part v0x7f853c63abb0_0, 4, 1;
L_0x7f853c6434b0 .part v0x7f853c63abb0_0, 5, 1;
L_0x7f853c643680 .part v0x7f853c63abb0_0, 6, 1;
LS_0x7f853c643760_0_0 .concat8 [ 1 1 1 1], L_0x7f853c642ab0, L_0x7f853c642c40, L_0x7f853c642dd0, L_0x7f853c642130;
LS_0x7f853c643760_0_4 .concat8 [ 1 1 1 1], L_0x7f853c6431c0, L_0x7f853c643440, L_0x7f853c643590, L_0x7f853c643a10;
L_0x7f853c643760 .concat8 [ 4 4 0 0], LS_0x7f853c643760_0_0, LS_0x7f853c643760_0_4;
L_0x7f853c643ac0 .part v0x7f853c63abb0_0, 7, 1;
L_0x7f853c643fb0 .part v0x7f853c642720_0, 0, 1;
L_0x7f853c644050 .part L_0x7f853c643760, 0, 1;
L_0x7f853c6445d0 .part v0x7f853c642720_0, 1, 1;
L_0x7f853c644670 .part L_0x7f853c643760, 1, 1;
L_0x7f853c644780 .part L_0x7f853c646830, 0, 1;
L_0x7f853c644c80 .part v0x7f853c642720_0, 2, 1;
L_0x7f853c644da0 .part L_0x7f853c643760, 2, 1;
L_0x7f853c644ec0 .part L_0x7f853c646830, 1, 1;
L_0x7f853c645390 .part v0x7f853c642720_0, 3, 1;
L_0x7f853c645530 .part L_0x7f853c643760, 3, 1;
L_0x7f853c645670 .part L_0x7f853c646830, 2, 1;
L_0x7f853c645ab0 .part v0x7f853c642720_0, 4, 1;
L_0x7f853c6455d0 .part L_0x7f853c643760, 4, 1;
L_0x7f853c645c00 .part L_0x7f853c646830, 3, 1;
L_0x7f853c646190 .part v0x7f853c642720_0, 5, 1;
L_0x7f853c646230 .part L_0x7f853c643760, 5, 1;
L_0x7f853c6463a0 .part L_0x7f853c646830, 4, 1;
LS_0x7f853c646830_0_0 .concat8 [ 1 1 1 1], L_0x7f853c643cd0, L_0x7f853c6442b0, L_0x7f853c644960, L_0x7f853c645070;
LS_0x7f853c646830_0_4 .concat8 [ 1 1 1 0], L_0x7f853c645790, L_0x7f853c645e90, L_0x7f853c646510;
L_0x7f853c646830 .concat8 [ 4 3 0 0], LS_0x7f853c646830_0_0, LS_0x7f853c646830_0_4;
L_0x7f853c646bb0 .part v0x7f853c642720_0, 6, 1;
L_0x7f853c646c50 .part L_0x7f853c643760, 6, 1;
L_0x7f853c6462d0 .part L_0x7f853c646830, 5, 1;
LS_0x7f853c6471b0_0_0 .concat8 [ 1 1 1 1], L_0x7f853c643c60, L_0x7f853c644200, L_0x7f853c644890, L_0x7f853c644d20;
LS_0x7f853c6471b0_0_4 .concat8 [ 1 1 1 1], L_0x7f853c644f80, L_0x7f853c645b50, L_0x7f853c645d40, L_0x7f853c646ad0;
L_0x7f853c6471b0 .concat8 [ 4 4 0 0], LS_0x7f853c6471b0_0_0, LS_0x7f853c6471b0_0_4;
L_0x7f853c6475a0 .part v0x7f853c642720_0, 7, 1;
L_0x7f853c647640 .part L_0x7f853c643760, 7, 1;
L_0x7f853c6474a0 .part L_0x7f853c646830, 6, 1;
L_0x7f853c6478f0 .part L_0x7f853c646830, 6, 1;
S_0x7f853c63af30 .scope module, "a0" "full_adder" 5 26, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c643bf0 .functor XOR 1, L_0x7f853c643fb0, L_0x7f853c644050, C4<0>, C4<0>;
L_0x7f853c643c60 .functor XOR 1, L_0x7f853c643bf0, v0x7f853c641050_0, C4<0>, C4<0>;
L_0x7f853c643cd0 .functor OR 1, L_0x7f853c643d80, L_0x7f853c643e50, C4<0>, C4<0>;
L_0x7f853c643d80 .functor AND 1, L_0x7f853c643bf0, v0x7f853c641050_0, C4<1>, C4<1>;
L_0x7f853c643e50 .functor AND 1, L_0x7f853c643fb0, L_0x7f853c644050, C4<1>, C4<1>;
v0x7f853c63b190_0 .net "a", 0 0, L_0x7f853c643fb0;  1 drivers
v0x7f853c63b220_0 .net "b", 0 0, L_0x7f853c644050;  1 drivers
v0x7f853c63b2c0_0 .net "cin", 0 0, v0x7f853c641050_0;  alias, 1 drivers
v0x7f853c63b370_0 .net "cout", 0 0, L_0x7f853c643cd0;  1 drivers
v0x7f853c63b410_0 .net "s", 0 0, L_0x7f853c643c60;  1 drivers
v0x7f853c63b4f0_0 .net "w1", 0 0, L_0x7f853c643bf0;  1 drivers
v0x7f853c63b590_0 .net "w2", 0 0, L_0x7f853c643d80;  1 drivers
v0x7f853c63b630_0 .net "w3", 0 0, L_0x7f853c643e50;  1 drivers
S_0x7f853c63b750 .scope module, "a1" "full_adder" 5 27, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c644190 .functor XOR 1, L_0x7f853c6445d0, L_0x7f853c644670, C4<0>, C4<0>;
L_0x7f853c644200 .functor XOR 1, L_0x7f853c644190, L_0x7f853c644780, C4<0>, C4<0>;
L_0x7f853c6442b0 .functor OR 1, L_0x7f853c6443a0, L_0x7f853c6444b0, C4<0>, C4<0>;
L_0x7f853c6443a0 .functor AND 1, L_0x7f853c644190, L_0x7f853c644780, C4<1>, C4<1>;
L_0x7f853c6444b0 .functor AND 1, L_0x7f853c6445d0, L_0x7f853c644670, C4<1>, C4<1>;
v0x7f853c63b980_0 .net "a", 0 0, L_0x7f853c6445d0;  1 drivers
v0x7f853c63ba10_0 .net "b", 0 0, L_0x7f853c644670;  1 drivers
v0x7f853c63bab0_0 .net "cin", 0 0, L_0x7f853c644780;  1 drivers
v0x7f853c63bb60_0 .net "cout", 0 0, L_0x7f853c6442b0;  1 drivers
v0x7f853c63bc00_0 .net "s", 0 0, L_0x7f853c644200;  1 drivers
v0x7f853c63bce0_0 .net "w1", 0 0, L_0x7f853c644190;  1 drivers
v0x7f853c63bd80_0 .net "w2", 0 0, L_0x7f853c6443a0;  1 drivers
v0x7f853c63be20_0 .net "w3", 0 0, L_0x7f853c6444b0;  1 drivers
S_0x7f853c63bf40 .scope module, "a2" "full_adder" 5 28, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c644820 .functor XOR 1, L_0x7f853c644c80, L_0x7f853c644da0, C4<0>, C4<0>;
L_0x7f853c644890 .functor XOR 1, L_0x7f853c644820, L_0x7f853c644ec0, C4<0>, C4<0>;
L_0x7f853c644960 .functor OR 1, L_0x7f853c644a50, L_0x7f853c644b60, C4<0>, C4<0>;
L_0x7f853c644a50 .functor AND 1, L_0x7f853c644820, L_0x7f853c644ec0, C4<1>, C4<1>;
L_0x7f853c644b60 .functor AND 1, L_0x7f853c644c80, L_0x7f853c644da0, C4<1>, C4<1>;
v0x7f853c63c170_0 .net "a", 0 0, L_0x7f853c644c80;  1 drivers
v0x7f853c63c210_0 .net "b", 0 0, L_0x7f853c644da0;  1 drivers
v0x7f853c63c2b0_0 .net "cin", 0 0, L_0x7f853c644ec0;  1 drivers
v0x7f853c63c360_0 .net "cout", 0 0, L_0x7f853c644960;  1 drivers
v0x7f853c63c400_0 .net "s", 0 0, L_0x7f853c644890;  1 drivers
v0x7f853c63c4e0_0 .net "w1", 0 0, L_0x7f853c644820;  1 drivers
v0x7f853c63c580_0 .net "w2", 0 0, L_0x7f853c644a50;  1 drivers
v0x7f853c63c620_0 .net "w3", 0 0, L_0x7f853c644b60;  1 drivers
S_0x7f853c63c740 .scope module, "a3" "full_adder" 5 29, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c644710 .functor XOR 1, L_0x7f853c645390, L_0x7f853c645530, C4<0>, C4<0>;
L_0x7f853c644d20 .functor XOR 1, L_0x7f853c644710, L_0x7f853c645670, C4<0>, C4<0>;
L_0x7f853c645070 .functor OR 1, L_0x7f853c645160, L_0x7f853c645270, C4<0>, C4<0>;
L_0x7f853c645160 .functor AND 1, L_0x7f853c644710, L_0x7f853c645670, C4<1>, C4<1>;
L_0x7f853c645270 .functor AND 1, L_0x7f853c645390, L_0x7f853c645530, C4<1>, C4<1>;
v0x7f853c63c970_0 .net "a", 0 0, L_0x7f853c645390;  1 drivers
v0x7f853c63ca00_0 .net "b", 0 0, L_0x7f853c645530;  1 drivers
v0x7f853c63caa0_0 .net "cin", 0 0, L_0x7f853c645670;  1 drivers
v0x7f853c63cb50_0 .net "cout", 0 0, L_0x7f853c645070;  1 drivers
v0x7f853c63cbf0_0 .net "s", 0 0, L_0x7f853c644d20;  1 drivers
v0x7f853c63ccd0_0 .net "w1", 0 0, L_0x7f853c644710;  1 drivers
v0x7f853c63cd70_0 .net "w2", 0 0, L_0x7f853c645160;  1 drivers
v0x7f853c63ce10_0 .net "w3", 0 0, L_0x7f853c645270;  1 drivers
S_0x7f853c63cf30 .scope module, "a4" "full_adder" 5 30, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c6427b0 .functor XOR 1, L_0x7f853c645ab0, L_0x7f853c6455d0, C4<0>, C4<0>;
L_0x7f853c644f80 .functor XOR 1, L_0x7f853c6427b0, L_0x7f853c645c00, C4<0>, C4<0>;
L_0x7f853c645790 .functor OR 1, L_0x7f853c645880, L_0x7f853c645990, C4<0>, C4<0>;
L_0x7f853c645880 .functor AND 1, L_0x7f853c6427b0, L_0x7f853c645c00, C4<1>, C4<1>;
L_0x7f853c645990 .functor AND 1, L_0x7f853c645ab0, L_0x7f853c6455d0, C4<1>, C4<1>;
v0x7f853c63d1a0_0 .net "a", 0 0, L_0x7f853c645ab0;  1 drivers
v0x7f853c63d230_0 .net "b", 0 0, L_0x7f853c6455d0;  1 drivers
v0x7f853c63d2d0_0 .net "cin", 0 0, L_0x7f853c645c00;  1 drivers
v0x7f853c63d360_0 .net "cout", 0 0, L_0x7f853c645790;  1 drivers
v0x7f853c63d400_0 .net "s", 0 0, L_0x7f853c644f80;  1 drivers
v0x7f853c63d4e0_0 .net "w1", 0 0, L_0x7f853c6427b0;  1 drivers
v0x7f853c63d580_0 .net "w2", 0 0, L_0x7f853c645880;  1 drivers
v0x7f853c63d620_0 .net "w3", 0 0, L_0x7f853c645990;  1 drivers
S_0x7f853c63d740 .scope module, "a5" "full_adder" 5 31, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c645de0 .functor XOR 1, L_0x7f853c646190, L_0x7f853c646230, C4<0>, C4<0>;
L_0x7f853c645b50 .functor XOR 1, L_0x7f853c645de0, L_0x7f853c6463a0, C4<0>, C4<0>;
L_0x7f853c645e90 .functor OR 1, L_0x7f853c645f60, L_0x7f853c646070, C4<0>, C4<0>;
L_0x7f853c645f60 .functor AND 1, L_0x7f853c645de0, L_0x7f853c6463a0, C4<1>, C4<1>;
L_0x7f853c646070 .functor AND 1, L_0x7f853c646190, L_0x7f853c646230, C4<1>, C4<1>;
v0x7f853c63d970_0 .net "a", 0 0, L_0x7f853c646190;  1 drivers
v0x7f853c63da00_0 .net "b", 0 0, L_0x7f853c646230;  1 drivers
v0x7f853c63daa0_0 .net "cin", 0 0, L_0x7f853c6463a0;  1 drivers
v0x7f853c63db50_0 .net "cout", 0 0, L_0x7f853c645e90;  1 drivers
v0x7f853c63dbf0_0 .net "s", 0 0, L_0x7f853c645b50;  1 drivers
v0x7f853c63dcd0_0 .net "w1", 0 0, L_0x7f853c645de0;  1 drivers
v0x7f853c63dd70_0 .net "w2", 0 0, L_0x7f853c645f60;  1 drivers
v0x7f853c63de10_0 .net "w3", 0 0, L_0x7f853c646070;  1 drivers
S_0x7f853c63df30 .scope module, "a6" "full_adder" 5 32, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c646440 .functor XOR 1, L_0x7f853c646bb0, L_0x7f853c646c50, C4<0>, C4<0>;
L_0x7f853c645d40 .functor XOR 1, L_0x7f853c646440, L_0x7f853c6462d0, C4<0>, C4<0>;
L_0x7f853c646510 .functor OR 1, L_0x7f853c646600, L_0x7f853c646710, C4<0>, C4<0>;
L_0x7f853c646600 .functor AND 1, L_0x7f853c646440, L_0x7f853c6462d0, C4<1>, C4<1>;
L_0x7f853c646710 .functor AND 1, L_0x7f853c646bb0, L_0x7f853c646c50, C4<1>, C4<1>;
v0x7f853c63e160_0 .net "a", 0 0, L_0x7f853c646bb0;  1 drivers
v0x7f853c63e1f0_0 .net "b", 0 0, L_0x7f853c646c50;  1 drivers
v0x7f853c63e290_0 .net "cin", 0 0, L_0x7f853c6462d0;  1 drivers
v0x7f853c63e340_0 .net "cout", 0 0, L_0x7f853c646510;  1 drivers
v0x7f853c63e3e0_0 .net "s", 0 0, L_0x7f853c645d40;  1 drivers
v0x7f853c63e4c0_0 .net "w1", 0 0, L_0x7f853c646440;  1 drivers
v0x7f853c63e560_0 .net "w2", 0 0, L_0x7f853c646600;  1 drivers
v0x7f853c63e600_0 .net "w3", 0 0, L_0x7f853c646710;  1 drivers
S_0x7f853c63e720 .scope module, "a7" "full_adder" 5 33, 6 1 0, S_0x7f853c63acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f853c644e40 .functor XOR 1, L_0x7f853c6475a0, L_0x7f853c647640, C4<0>, C4<0>;
L_0x7f853c646ad0 .functor XOR 1, L_0x7f853c644e40, L_0x7f853c6474a0, C4<0>, C4<0>;
L_0x7f853c646ee0 .functor OR 1, L_0x7f853c646f90, L_0x7f853c647080, C4<0>, C4<0>;
L_0x7f853c646f90 .functor AND 1, L_0x7f853c644e40, L_0x7f853c6474a0, C4<1>, C4<1>;
L_0x7f853c647080 .functor AND 1, L_0x7f853c6475a0, L_0x7f853c647640, C4<1>, C4<1>;
v0x7f853c63e950_0 .net "a", 0 0, L_0x7f853c6475a0;  1 drivers
v0x7f853c63e9e0_0 .net "b", 0 0, L_0x7f853c647640;  1 drivers
v0x7f853c63ea80_0 .net "cin", 0 0, L_0x7f853c6474a0;  1 drivers
v0x7f853c63eb30_0 .net "cout", 0 0, L_0x7f853c646ee0;  alias, 1 drivers
v0x7f853c63ebd0_0 .net "s", 0 0, L_0x7f853c646ad0;  1 drivers
v0x7f853c63ecb0_0 .net "w1", 0 0, L_0x7f853c644e40;  1 drivers
v0x7f853c63ed50_0 .net "w2", 0 0, L_0x7f853c646f90;  1 drivers
v0x7f853c63edf0_0 .net "w3", 0 0, L_0x7f853c647080;  1 drivers
S_0x7f853c640140 .scope module, "alu_andornot" "andornot" 3 26, 7 13 0, S_0x7f853c614b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 2 "ctrl"
v0x7f853c6403c0_0 .net "a", 7 0, v0x7f853c642720_0;  alias, 1 drivers
v0x7f853c640480_0 .net "b", 7 0, v0x7f853c63abb0_0;  alias, 1 drivers
v0x7f853c640550_0 .net "ctrl", 1 0, v0x7f853c641130_0;  alias, 1 drivers
v0x7f853c6405f0_0 .var "s", 7 0;
E_0x7f853c640370 .event edge, v0x7f853c63abb0_0, v0x7f853c63fc10_0, v0x7f853c640550_0;
S_0x7f853c640700 .scope module, "alu_compare" "compare" 3 25, 8 17 0, S_0x7f853c614b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 4 "ctrl"
v0x7f853c640970_0 .net/s "a", 7 0, v0x7f853c642720_0;  alias, 1 drivers
v0x7f853c640a60_0 .net/s "b", 7 0, v0x7f853c63abb0_0;  alias, 1 drivers
v0x7f853c640b00_0 .net "ctrl", 3 0, v0x7f853c641290_0;  alias, 1 drivers
o0x10a3dbb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f853c640ba0_0 .net "overflow", 0 0, o0x10a3dbb08;  0 drivers
v0x7f853c640c40_0 .var "s", 7 0;
E_0x7f853c640910 .event edge, v0x7f853c63abb0_0, v0x7f853c63fc10_0, v0x7f853c640b00_0;
S_0x7f853c640d70 .scope module, "alu_control" "control" 3 29, 9 2 0, S_0x7f853c614b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "compare_ctrl"
    .port_info 2 /OUTPUT 2 "andornot_ctrl"
    .port_info 3 /OUTPUT 1 "addsub_ctrl"
    .port_info 4 /OUTPUT 2 "mux_ctrl"
    .port_info 5 /INPUT 1 "clk"
v0x7f853c641050_0 .var "addsub_ctrl", 0 0;
v0x7f853c641130_0 .var "andornot_ctrl", 1 0;
v0x7f853c6411c0_0 .net "clk", 0 0, v0x7f853c6428c0_0;  alias, 1 drivers
v0x7f853c641290_0 .var "compare_ctrl", 3 0;
v0x7f853c641320_0 .var "mux_ctrl", 1 0;
v0x7f853c6413f0_0 .net "opcode", 3 0, v0x7f853c6429e0_0;  alias, 1 drivers
E_0x7f853c641020 .event edge, v0x7f853c63ab10_0;
S_0x7f853c641530 .scope module, "alu_mux" "mux" 3 30, 10 11 0, S_0x7f853c614b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 2 "ctrl"
    .port_info 2 /INPUT 8 "compare_in"
    .port_info 3 /INPUT 8 "andornot_in"
    .port_info 4 /INPUT 8 "addsub_in"
    .port_info 5 /INPUT 1 "overflow"
v0x7f853c6417d0_0 .net "addsub_in", 7 0, L_0x7f853c6471b0;  alias, 1 drivers
v0x7f853c641890_0 .net "andornot_in", 7 0, v0x7f853c6405f0_0;  alias, 1 drivers
v0x7f853c641940_0 .net "compare_in", 7 0, v0x7f853c640c40_0;  alias, 1 drivers
v0x7f853c641a10_0 .net "ctrl", 1 0, v0x7f853c641320_0;  alias, 1 drivers
v0x7f853c641ac0_0 .net "overflow", 0 0, L_0x7f853c646df0;  alias, 1 drivers
v0x7f853c641b90_0 .var "s", 7 0;
E_0x7f853c641770/0 .event edge, v0x7f853c63ffa0_0, v0x7f853c640030_0, v0x7f853c6405f0_0, v0x7f853c640c40_0;
E_0x7f853c641770/1 .event edge, v0x7f853c641320_0;
E_0x7f853c641770 .event/or E_0x7f853c641770/0, E_0x7f853c641770/1;
    .scope S_0x7f853c640700;
T_0 ;
    %wait E_0x7f853c640910;
    %load/vec4 v0x7f853c640b00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7f853c640970_0;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7f853c640970_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7f853c640970_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7f853c640970_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7f853c640970_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f853c640970_0;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7f853c640970_0;
    %load/vec4 v0x7f853c640a60_0;
    %or;
    %inv;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7f853c640970_0;
    %load/vec4 v0x7f853c640a60_0;
    %xor;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7f853c640970_0;
    %load/vec4 v0x7f853c640a60_0;
    %xnor;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7f853c640a60_0;
    %load/vec4 v0x7f853c640970_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7f853c640970_0;
    %load/vec4 v0x7f853c640a60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7f853c640970_0;
    %load/vec4 v0x7f853c640a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7f853c640c40_0, 0, 8;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f853c640140;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f853c6405f0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7f853c640140;
T_2 ;
    %wait E_0x7f853c640370;
    %load/vec4 v0x7f853c640550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f853c6405f0_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7f853c6403c0_0;
    %load/vec4 v0x7f853c640480_0;
    %and;
    %store/vec4 v0x7f853c6405f0_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7f853c6403c0_0;
    %load/vec4 v0x7f853c640480_0;
    %or;
    %store/vec4 v0x7f853c6405f0_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7f853c6403c0_0;
    %inv;
    %store/vec4 v0x7f853c6405f0_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7f853c6403c0_0;
    %load/vec4 v0x7f853c640480_0;
    %and;
    %inv;
    %store/vec4 v0x7f853c6405f0_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f853c640d70;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f853c641290_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f853c641130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f853c641050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f853c641320_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7f853c640d70;
T_4 ;
    %wait E_0x7f853c641020;
    %load/vec4 v0x7f853c6413f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f853c641050_0, 0;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f853c641050_0, 0;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641130_0, 0;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f853c641130_0, 0;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f853c641130_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f853c641290_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f853c641130_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7f853c6413f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f853c641320_0, 0;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f853c641530;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f853c641b90_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7f853c641530;
T_6 ;
    %wait E_0x7f853c641770;
    %load/vec4 v0x7f853c641a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f853c641b90_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7f853c641940_0;
    %assign/vec4 v0x7f853c641b90_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7f853c641890_0;
    %assign/vec4 v0x7f853c641b90_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f853c6417d0_0;
    %assign/vec4 v0x7f853c641b90_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f853c613840;
T_7 ;
    %wait E_0x7f853c618d80;
    %load/vec4 v0x7f853c615ed0_0;
    %assign/vec4 v0x7f853c63abb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f853c616190;
T_8 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7f853c642950_0, 0, 33;
T_8.0 ;
    %load/vec4 v0x7f853c642950_0;
    %cmpi/u 270, 0, 33;
    %jmp/0xz T_8.1, 5;
    %delay 25, 0;
    %load/vec4 v0x7f853c6428c0_0;
    %inv;
    %store/vec4 v0x7f853c6428c0_0, 0, 1;
    %load/vec4 v0x7f853c642950_0;
    %pushi/vec4 1, 0, 33;
    %add;
    %store/vec4 v0x7f853c642950_0, 0, 33;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f853c616190;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "PowerALU.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f853c614b40 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7f853c642950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f853c6428c0_0, 0;
    %delay 13, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 252, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 144, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 200, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f853c6429e0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f853c642720_0, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "PowerALU_Ryan_Thompson_tb.v";
    "PowerALU_Ryan_Thompson.v";
    "accumulator.v";
    "adder_subtractor.v";
    "full_adder.v";
    "andornot.v";
    "compare.v";
    "control.v";
    "mux.v";
