// Seed: 3071833205
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_5,
      id_2,
      id_4,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output tri   id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_4;
endmodule
module module_2 (
    input tri1 id_0,
    output wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11,
    input uwire id_12,
    output wor id_13,
    input tri id_14,
    input wand id_15,
    input tri0 id_16,
    input tri id_17,
    output tri id_18,
    input tri1 id_19,
    input tri id_20,
    output uwire id_21,
    output supply0 id_22,
    input supply0 id_23,
    input supply1 id_24,
    input supply1 id_25
);
  assign id_2 = 1'd0;
endmodule
