#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dd20ede710 .scope module, "tb_link_top" "tb_link_top" 2 3;
 .timescale -9 -12;
L_000001dd20eefde0 .functor BUFZ 1, v000001dd20e965f0_0, C4<0>, C4<0>, C4<0>;
L_000001dd20eeffa0 .functor BUFZ 1, v000001dd20edeb10_0, C4<0>, C4<0>, C4<0>;
L_000001dd20ef0080 .functor BUFZ 8, v000001dd20ee4520_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001dd20f4c570_0 .net "ack", 0 0, L_000001dd20eeffa0;  1 drivers
v000001dd20f4c110_0 .var/i "ack_hold", 31 0;
v000001dd20f4c070_0 .var "ack_prev", 0 0;
v000001dd20f4c610_0 .var "clk", 0 0;
v000001dd20f4b8f0_0 .net "data", 7 0, L_000001dd20ef0080;  1 drivers
v000001dd20f4c6b0_0 .net "done", 0 0, v000001dd20e96550_0;  1 drivers
v000001dd20f4bad0_0 .var/i "n_bytes", 31 0;
v000001dd20f4bd50_0 .net "req", 0 0, L_000001dd20eefde0;  1 drivers
v000001dd20f4bb70_0 .var "rst", 0 0;
E_000001dd20ed9910 .event anyedge, v000001dd20e96550_0;
S_000001dd20eead10 .scope module, "dut" "link_top" 2 7, 3 3 0, S_000001dd20ede710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v000001dd20f4c2f0_0 .net "ack", 0 0, v000001dd20edeb10_0;  1 drivers
v000001dd20f4bcb0_0 .net "clk", 0 0, v000001dd20f4c610_0;  1 drivers
v000001dd20f4c430_0 .net "data_bus", 7 0, v000001dd20ee4520_0;  1 drivers
v000001dd20f4b990_0 .net "done", 0 0, v000001dd20e96550_0;  alias, 1 drivers
v000001dd20f4c4d0_0 .net "req", 0 0, v000001dd20e965f0_0;  1 drivers
v000001dd20f4c7f0_0 .net "rst", 0 0, v000001dd20f4bb70_0;  1 drivers
v000001dd20f4bfd0_0 .net "slv_last_byte", 7 0, v000001dd20f4c750_0;  1 drivers
S_000001dd20eeaea0 .scope module, "u_master" "master_fsm" 3 12, 4 2 0, S_000001dd20eead10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_000001dd20eeb030 .param/l "S_DONE" 1 4 20, C4<101>;
P_000001dd20eeb068 .param/l "S_DROP_REQ" 1 4 18, C4<011>;
P_000001dd20eeb0a0 .param/l "S_IDLE" 1 4 15, C4<000>;
P_000001dd20eeb0d8 .param/l "S_REQ" 1 4 16, C4<001>;
P_000001dd20eeb110 .param/l "S_WAIT_ACK" 1 4 17, C4<010>;
P_000001dd20eeb148 .param/l "S_WAIT_ACK0" 1 4 19, C4<100>;
v000001dd20edcac0_0 .net "ack", 0 0, v000001dd20edeb10_0;  alias, 1 drivers
v000001dd20edcb60_0 .var "byte_idx", 1 0;
v000001dd20ee4480_0 .net "clk", 0 0, v000001dd20f4c610_0;  alias, 1 drivers
v000001dd20ee4520_0 .var "data", 7 0;
v000001dd20e96550_0 .var "done", 0 0;
v000001dd20e965f0_0 .var "req", 0 0;
v000001dd20e96690_0 .net "rst", 0 0, v000001dd20f4bb70_0;  alias, 1 drivers
v000001dd20e96730_0 .var "state", 2 0;
E_000001dd20ed9e50 .event posedge, v000001dd20ee4480_0;
S_000001dd20e967d0 .scope module, "u_slave" "slave_fsm" 3 21, 5 3 0, S_000001dd20eead10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
P_000001dd20e96960 .param/l "R_ACK_HOLD" 1 5 17, C4<01>;
P_000001dd20e96998 .param/l "R_IDLE" 1 5 16, C4<00>;
P_000001dd20e969d0 .param/l "R_WAIT_REQ0" 1 5 18, C4<10>;
L_000001dd20ef0400 .functor NOT 1, v000001dd20f4ba30_0, C4<0>, C4<0>, C4<0>;
L_000001dd20eefd00 .functor AND 1, v000001dd20e965f0_0, L_000001dd20ef0400, C4<1>, C4<1>;
v000001dd20edea70_0 .net *"_ivl_0", 0 0, L_000001dd20ef0400;  1 drivers
v000001dd20edeb10_0 .var "ack", 0 0;
v000001dd20edebb0_0 .net "clk", 0 0, v000001dd20f4c610_0;  alias, 1 drivers
v000001dd20edec50_0 .net "data_in", 7 0, v000001dd20ee4520_0;  alias, 1 drivers
v000001dd20edecf0_0 .var "hold_cnt", 1 0;
v000001dd20f4c750_0 .var "last_byte", 7 0;
v000001dd20f4c250_0 .net "req", 0 0, v000001dd20e965f0_0;  alias, 1 drivers
v000001dd20f4ba30_0 .var "req_d", 0 0;
v000001dd20f4bf30_0 .net "req_rise", 0 0, L_000001dd20eefd00;  1 drivers
v000001dd20f4c1b0_0 .net "rst", 0 0, v000001dd20f4bb70_0;  alias, 1 drivers
v000001dd20f4c390_0 .var "state", 1 0;
    .scope S_000001dd20eeaea0;
T_0 ;
    %wait E_000001dd20ed9e50;
    %load/vec4 v000001dd20e96690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20e965f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd20ee4520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20e96550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd20edcb60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20e96550_0, 0;
    %load/vec4 v000001dd20e96730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 160, 0, 8;
    %assign/vec4 v000001dd20ee4520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd20e965f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001dd20edcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20e965f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001dd20edcac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v000001dd20edcb60_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd20e96550_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001dd20edcb60_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dd20edcb60_0, 0;
    %pushi/vec4 160, 0, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v000001dd20edcb60_0;
    %addi 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000001dd20ee4520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd20e965f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
T_0.14 ;
T_0.11 ;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dd20e96730_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dd20e967d0;
T_1 ;
    %wait E_000001dd20ed9e50;
    %load/vec4 v000001dd20f4c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd20f4c390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20f4ba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20edeb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dd20f4c750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd20edecf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd20f4c250_0;
    %assign/vec4 v000001dd20f4ba30_0, 0;
    %load/vec4 v000001dd20f4c390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001dd20f4bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001dd20edec50_0;
    %assign/vec4 v000001dd20f4c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd20edeb10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd20edecf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd20f4c390_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001dd20edecf0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001dd20edecf0_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001dd20edecf0_0, 0;
T_1.8 ;
    %load/vec4 v000001dd20edecf0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd20f4c390_0, 0;
T_1.10 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001dd20f4c250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd20edeb10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd20f4c390_0, 0;
T_1.12 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd20ede710;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd20f4bad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd20f4c110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd20f4c070_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001dd20ede710;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd20f4c610_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001dd20ede710;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001dd20f4c610_0;
    %inv;
    %store/vec4 v000001dd20f4c610_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dd20ede710;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd20f4bb70_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dd20ed9e50;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd20f4bb70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001dd20ede710;
T_6 ;
    %wait E_000001dd20ed9e50;
    %load/vec4 v000001dd20f4c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001dd20f4c110_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd20f4c110_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd20f4c110_0, 0, 32;
T_6.1 ;
    %load/vec4 v000001dd20f4c570_0;
    %assign/vec4 v000001dd20f4c070_0, 0;
    %load/vec4 v000001dd20f4c070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001dd20f4c570_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001dd20f4bad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd20f4bad0_0, 0, 32;
    %vpi_call 2 36 "$display", "[%0t] Byte %0d done, data=0x%0h (ack_hold=%0d)", $time, v000001dd20f4bad0_0, v000001dd20f4b8f0_0, v000001dd20f4c110_0 {0 0 0};
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001dd20ede710;
T_7 ;
    %vpi_call 2 41 "$dumpfile", "link_wave.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dd20ede710 {0 0 0};
T_7.0 ;
    %load/vec4 v000001dd20f4c6b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_000001dd20ed9910;
    %jmp T_7.0;
T_7.1 ;
    %wait E_000001dd20ed9e50;
    %vpi_call 2 45 "$display", "DONE pulse seen. Bytes transferred=%0d", v000001dd20f4bad0_0 {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
