# 5G
@article{9319703,
  author = {Shahabuddin, Shahriar and Mämmelä, Aarne and Juntti, Markku and
            Silvén, Olli},
  journal = {IEEE Transactions on Circuits and Systems II: Express Briefs},
  title = {ASIP for 5G and Beyond: Opportunities and Vision},
  year = {2021},
  volume = {68},
  number = {3},
  pages = {851-857},
  doi = {10.1109/TCSII.2021.3050785},
}
@inproceedings{8920308,
  author = {Fettweis, Gerhard P. and Matus, Emil and Wittig, Robert and Hasler,
            Mattis and Damjancevic, Stefan and Nam, Seungseok and Haas, Sebastian
            },
  booktitle = {2019 IFIP/IEEE 27th International Conference on Very Large Scale
               Integration (VLSI-SoC)},
  title = {5G-and-Beyond Scalable Machines},
  year = {2019},
  volume = {},
  number = {},
  pages = {105-109},
  doi = {10.1109/VLSI-SoC.2019.8920308},
}
@inproceedings{9048785,
  author = {Fettweis, Gerhard and Hassler, Mattis and Wittig, Robert and Matus,
            Emil and Damjancevic, Stefan and Haas, Sebastian and Pauls, Friedrich
            and Nam, Seungseok and Grigoryan, Nairuhi},
  booktitle = {2019 53rd Asilomar Conference on Signals, Systems, and Computers},
  title = {A Low-Power Scalable Signal Processing Chip Platform for 5G and
           Beyond - Kachel},
  year = {2019},
  volume = {},
  number = {},
  pages = {896-900},
  doi = {10.1109/IEEECONF44664.2019.9048785},
}
@article{9336351,
  author = {Damjancevic, Stefan A. and Matus, Emil and Utyansky, Dmitry and van
            der Wolf, Pieter and Fettweis, Gerhard P.},
  journal = {IEEE Open Journal of Circuits and Systems},
  title = {Channel Estimation for Advanced 5G/6G Use Cases on a Vector Digital
           Signal Processor},
  year = {2021},
  volume = {2},
  number = {},
  pages = {265-277},
  doi = {10.1109/OJCAS.2020.3047007},
}
# IF Stage
@mastersthesis{1022693926.nh,
  author = {毛斌杰},
  title = {用于计量的嵌入式RISC-V处理器设计及MCU实现},
  school = {浙江大学},
  year = {2022},
}
@article{tabanelli2022optimizing,
  title = {Optimizing Random Forest-Based Inference on RISC-V MCUs at the
           Extreme Edge},
  author = {Tabanelli, Enrico and Tagliavini, Giuseppe and Benini, Luca},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits
             and Systems},
  volume = {41},
  number = {11},
  pages = {4516--4526},
  year = {2022},
  publisher = {IEEE},
}
@inproceedings{balas2021risc,
  title = {RISC-V for real-time MCUs-software optimization and
           microarchitectural gap analysis},
  author = {Balas, Robert and Benini, Luca},
  booktitle = {2021 Design, Automation \& Test in Europe Conference \&
               Exhibition (DATE)},
  pages = {874--877},
  year = {2021},
  organization = {IEEE},
}

@inproceedings{kim2020flexible,
  title = {A Flexible Control and Calibration Architecture Using RISC-V MCU for
           5G Millimeter-wave Mobile RF Transceivers},
  author = {Kim, Jungwoo and Kim, Jae Min and Han, Sangwook and Vora, Pritesh
            and Dayal, Pranav and Kim, Hyunggi and Lee, Jonghwan and Yoon,
            Daeyoung and Lee, Jeiyoung and Chang, Tienyu and others},
  booktitle = {2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)},
  pages = {203--206},
  year = {2020},
  organization = {IEEE},
}
@inproceedings{duran2020energy,
  title = {An energy-efficient RISC-V RV32IMAC microcontroller for
           periodical-driven sensing applications},
  author = {Duran, Ckristian and Wachs, Megan and Huntington, Albert and Ardila,
            Javier and Kang, Jack and Amaya, Andres and Gomez, Hector and Romero,
            Juan and Fernandez, Laude and Flechas, Felipe and others},
  booktitle = {2020 IEEE Custom Integrated Circuits Conference (CICC)},
  pages = {1--4},
  year = {2020},
  organization = {IEEE},
}
@inproceedings{scheipel2022moremcu,
  title = {moreMCU: A Runtime-reconfigurable RISC-V Platform for Sustainable
           Embedded Systems},
  author = {Scheipel, Tobias and Angermair, Florian and Baunach, Marcel},
  booktitle = {2022 25th Euromicro Conference on Digital System Design (DSD)},
  pages = {24--31},
  year = {2022},
  organization = {IEEE},
}
# Branch Prediction
@article{al2020hybrid,
  title = {Hybrid branch prediction for pipelined MIPS processor},
  author = {Al-Khalid, Ali S and Omran, Safaa S},
  journal = {International Journal of Electrical and Computer Engineering},
  volume = {10},
  number = {4},
  pages = {3476},
  year = {2020},
  publisher = {IAES Institute of Advanced Engineering and Science},
}
@article{arul2020design,
  title = {Design and development of an efficient branch predictor for an
           in-order RISC-V processor},
  author = {Arul, RC and Rajakumar, G and Ananth, KT and Arun, STS},
  year = {2020},
  publisher = {Sumy State University},
}
@inproceedings{benila2022plan,
  title = {Plan and development of efficient branch predictor for in-order
           RISC-V processor},
  author = {Benila, A and Priyadharshini, R Indra and Slacer, Priscilla Packia
            and Jacob, J Joyce and Theresa, M Mercy},
  booktitle = {AIP Conference Proceedings},
  volume = {2393},
  number = {1},
  year = {2022},
  organization = {AIP Publishing},
}
@inproceedings{choudhury2022optimized,
  title = {An optimized RISC-V processor with five stage pipelining using
           Tournament Branch Predictor for efficient performance},
  author = {Choudhury, Ananya and Siddamal, Saroja V and Mallidue, Jayashree},
  booktitle = {2022 International Conference on Distributed Computing, VLSI,
               Electrical Circuits and Robotics (DISCOVER)},
  pages = {57--60},
  year = {2022},
  organization = {IEEE},
}
@article{miyazaki2020rvcorep,
  title = {RVCoreP: An optimized RISC-V soft processor of five-stage pipelining},
  author = {Miyazaki, Hiromu and Kanamori, Takuto and Islam, Md Ashraful and
            Kise, Kenji},
  journal = {IEICE TRANSACTIONS on Information and Systems},
  volume = {103},
  number = {12},
  pages = {2494--2503},
  year = {2020},
  publisher = {The Institute of Electronics, Information and Communication
               Engineers},
}
@inproceedings{park2019branch,
  title = {A Branch Predictor Design to Improve Prediction Rate by Reducing
           Index Aliasing in Application Processors},
  author = {Park, Je Won and Eun, Chang Min and Cho, Hyun Hak and Jeong, Ok Hyun
            },
  booktitle = {2019 12th International Conference on Information \&
               Communication Technology and System (ICTS)},
  pages = {193--196},
  year = {2019},
  organization = {IEEE},
}

# low power
@inproceedings{8106976,
  author = {Davide Schiavone, Pasquale and Conti, Francesco and Rossi, Davide
            and Gautschi, Michael and Pullini, Antonio and Flamand, Eric and
            Benini, Luca},
  booktitle = {2017 27th International Symposium on Power and Timing Modeling,
               Optimization and Simulation (PATMOS)},
  title = {Slow and steady wins the race? A comparison of ultra-low-power RISC-V
           cores for Internet-of-Things applications},
  year = {2017},
  volume = {},
  number = {},
  pages = {1-8},
  doi = {10.1109/PATMOS.2017.8106976},
}

@article{9286538,
  author = {Bora, Satyajit and Paily, Roy},
  journal = {IEEE Transactions on Circuits and Systems II: Express Briefs},
  title = {A High-Performance Core Micro-Architecture Based on RISC-V ISA for
           Low Power Applications},
  year = {2021},
  volume = {68},
  number = {6},
  pages = {2132-2136},
  doi = {10.1109/TCSII.2020.3043204},
}

@inproceedings{9613880,
  author = {Serrano, Ronaldo and Sarmiento, Marco and Duran, Ckristian and
            Nguyen, Khai-Duy and Hoang, Trong-Thuc and Ishibashi, Koichiro and
            Pham, Cong-Kha},
  booktitle = {2021 18th International SoC Design Conference (ISOCC)},
  title = {A Low-Power Low-Area SoC based in RISC-V Processor for IoT
           Applications},
  year = {2021},
  volume = {},
  number = {},
  pages = {375-376},
  doi = {10.1109/ISOCC53507.2021.9613880},
}
# WFI
@article{10163410,
  author = {Ottaviano, Alessandro and Benz, Thomas and Scheffler, Paul and
            Benini, Luca},
  journal = {IEEE Transactions on Circuits and Systems II: Express Briefs},
  title = {Cheshire: A Lightweight, Linux-Capable RISC-V Host Platform for
           Domain-Specific Accelerator Plug-In},
  year = {2023},
  volume = {70},
  number = {10},
  pages = {3777-3781},
  doi = {10.1109/TCSII.2023.3289186},
}

# clock gating
@inproceedings{agarwal2019low,
  title={Low Power Implementation of a RISC Machine Using Clock Gating Technique},
  author={Agarwal, Madhavika and Pathak, Ria and Sophy, P},
  booktitle={Proceedings of International Conference on Sustainable Computing in Science, Technology and Management (SUSCOM), Amity University Rajasthan, Jaipur-India},
  year={2019}
}
@inproceedings{venkatesan2019design,
  title={Design of a 16-Bit Harvard Structure RISC Processor in Cadence 45nm Technology},
  author={Venkatesan, Chandran and Sulthana, M Thabsera and Sumithra, MG and Suriya, M},
  booktitle={2019 5th International Conference on Advanced Computing \& Communication Systems (ICACCS)},
  pages={173--178},
  year={2019},
  organization={IEEE}
}
# cache
@article{kowarschik2003overview,
  title={An overview of cache optimization techniques and cache-aware numerical algorithms},
  author={Kowarschik, Markus and Wei{\ss}, Christian},
  journal={Algorithms for memory hierarchies: advanced lectures},
  pages={213--232},
  year={2003},
  publisher={Springer}
}
