

================================================================
== Vitis HLS Report for 'Invert'
================================================================
* Date:           Sat Nov  4 18:26:56 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Image_Stream_Test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1                  |        ?|        ?|         4|          4|          1|     ?|       yes|
        |- VITIS_LOOP_61_3_VITIS_LOOP_62_4  |    10022|    10022|        25|          2|          1|  5000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    870|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   25|    1115|   1237|    -|
|Memory           |       11|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    431|    -|
|Register         |        -|    -|    1023|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       11|   25|    2138|   2602|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    6|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|   36|   40|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  781|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U2   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|  11|  317|  208|    0|
    |sitodp_32ns_64_4_no_dsp_1_U4       |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_4_no_dsp_1_U5       |sitodp_32ns_64_4_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  25| 1115| 1237|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Image_U  |Image  |       11|  0|   0|    0|  5000|   32|     1|       160000|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |       |       11|  0|   0|    0|  5000|   32|     1|       160000|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln61_fu_506_p2           |         +|   0|  0|   20|          13|           1|
    |grp_fu_322_p2                |         +|   0|  0|   39|          32|           1|
    |indx_2_fu_534_p2             |         +|   0|  0|   39|          32|           1|
    |Data_Out_TDATA_int_regslice  |         -|   0|  0|   39|           8|          32|
    |sh_amt_1_fu_648_p2           |         -|   0|  0|   19|           1|          12|
    |sh_amt_fu_624_p2             |         -|   0|  0|   19|          11|          12|
    |sub_ln455_fu_787_p2          |         -|   0|  0|   39|           1|          32|
    |and_ln327_fu_752_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln330_1_fu_724_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln330_fu_718_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln35_2_fu_427_p2         |       and|   0|  0|   32|          32|          32|
    |and_ln35_3_fu_459_p2         |       and|   0|  0|   32|          32|          32|
    |ap_block_pp1_stage0_11001    |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage1_01001    |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage1_11001    |       and|   0|  0|    2|           1|           1|
    |ap_block_state30_io          |       and|   0|  0|    2|           1|           1|
    |grp_fu_307_p2                |       and|   0|  0|   32|          32|          32|
    |icmp_ln323_fu_618_p2         |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln327_fu_630_p2         |      icmp|   0|  0|   11|          11|          11|
    |icmp_ln329_fu_636_p2         |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln330_fu_642_p2         |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln337_fu_668_p2         |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln61_fu_512_p2          |      icmp|   0|  0|   12|          13|          13|
    |lshr_ln331_fu_696_p2         |      lshr|   0|  0|  159|          54|          54|
    |or_ln327_fu_706_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln329_fu_766_p2           |        or|   0|  0|    2|           1|           1|
    |select_ln323_fu_738_p3       |    select|   0|  0|   32|           1|           1|
    |select_ln327_fu_758_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln329_fu_772_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln330_fu_730_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln337_fu_680_p3       |    select|   0|  0|   32|           1|          32|
    |tmp_data_V_1_fu_792_p3       |    select|   0|  0|   32|           1|          32|
    |shl_ln339_fu_674_p2          |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp1                |       xor|   0|  0|    2|           1|           2|
    |xor_ln323_fu_746_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln327_fu_712_p2          |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0|  870|         416|         482|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |B_fu_144                                 |   9|          2|   32|         64|
    |Data_In_TDATA_blk_n                      |   9|          2|    1|          2|
    |Data_Out_TDATA_blk_n                     |   9|          2|    1|          2|
    |G_fu_140                                 |   9|          2|   32|         64|
    |Image_address0                           |  31|          6|   13|         78|
    |Image_address1                           |  14|          3|   13|         39|
    |Image_d0                                 |  26|          5|   32|        160|
    |Mask_fu_148                              |  26|          5|   32|        160|
    |R_fu_136                                 |   9|          2|   32|         64|
    |ap_NS_fsm                                |  54|         10|    1|         10|
    |ap_enable_reg_pp1_iter12                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_266_p4  |   9|          2|   13|         26|
    |ap_sig_allocacmp_Mask_load               |   9|          2|   32|         64|
    |ap_sig_allocacmp_Mask_load_1             |   9|          2|   32|         64|
    |ap_sig_allocacmp_Mask_load_2             |   9|          2|   32|         64|
    |ap_sig_allocacmp_Mask_load_3             |  14|          3|   32|         96|
    |ap_sig_allocacmp_Mask_load_6             |   9|          2|   32|         64|
    |ap_sig_allocacmp_Mask_load_7             |  14|          3|   32|         96|
    |ap_sig_allocacmp_indx_load_4             |   9|          2|   32|         64|
    |ap_sig_allocacmp_indx_load_5             |   9|          2|   32|         64|
    |grp_fu_273_p0                            |  14|          3|   64|        192|
    |grp_fu_273_p1                            |  14|          3|   64|        192|
    |grp_fu_277_p0                            |  14|          3|   64|        192|
    |grp_fu_277_p1                            |  14|          3|   64|        192|
    |grp_fu_288_p0                            |  14|          3|   32|         96|
    |grp_fu_307_p1                            |  14|          3|   32|         96|
    |grp_load_fu_304_p1                       |  14|          3|   32|         96|
    |grp_load_fu_316_p1                       |  14|          3|   32|         96|
    |indvar_flatten_reg_262                   |   9|          2|   13|         26|
    |indx_fu_152                              |  14|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 431|         90|  888|       2521|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |B_fu_144                  |  32|   0|   32|          0|
    |G_fu_140                  |  32|   0|   32|          0|
    |Mask_fu_148               |  32|   0|   32|          0|
    |R_fu_136                  |  32|   0|   32|          0|
    |add_ln61_reg_899          |  13|   0|   13|          0|
    |add_reg_968               |  64|   0|   64|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |conv1_reg_943             |  64|   0|   64|          0|
    |conv2_reg_948             |  64|   0|   64|          0|
    |conv_reg_938              |  64|   0|   64|          0|
    |icmp_ln61_reg_904         |   1|   0|    1|          0|
    |indvar_flatten_reg_262    |  13|   0|   13|          0|
    |indx_fu_152               |  32|   0|   32|          0|
    |mul1_reg_958              |  64|   0|   64|          0|
    |mul2_reg_963              |  64|   0|   64|          0|
    |mul_reg_953               |  64|   0|   64|          0|
    |ref_tmp_dest_reg_884      |   6|   0|    6|          0|
    |ref_tmp_id_reg_879        |   5|   0|    5|          0|
    |ref_tmp_keep_reg_860      |   4|   0|    4|          0|
    |ref_tmp_strb_reg_865      |   4|   0|    4|          0|
    |ref_tmp_user_reg_870      |   2|   0|    2|          0|
    |reg_reg_978               |  64|   0|   64|          0|
    |select_ln329_reg_983      |  32|   0|   32|          0|
    |tmp_data_V_reg_853        |  32|   0|   32|          0|
    |tmp_last_V_reg_875        |   1|   0|    1|          0|
    |trunc_ln35_1_reg_889      |  16|   0|   16|          0|
    |trunc_ln35_2_reg_894      |   8|   0|    8|          0|
    |val_reg_973               |  64|   0|   64|          0|
    |icmp_ln61_reg_904         |  64|  32|    1|          0|
    |mul2_reg_963              |  64|  32|   64|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1023|  64|  960|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|            control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|            control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|            control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|            control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|            control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|            control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|            control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|            control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|            control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|            control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|            control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|            control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|            control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|             Invert|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|             Invert|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|             Invert|  return value|
|Data_In_TDATA          |   in|   32|        axis|   Data_In_V_data_V|       pointer|
|Data_In_TVALID         |   in|    1|        axis|   Data_In_V_dest_V|       pointer|
|Data_In_TREADY         |  out|    1|        axis|   Data_In_V_dest_V|       pointer|
|Data_In_TDEST          |   in|    6|        axis|   Data_In_V_dest_V|       pointer|
|Data_In_TKEEP          |   in|    4|        axis|   Data_In_V_keep_V|       pointer|
|Data_In_TSTRB          |   in|    4|        axis|   Data_In_V_strb_V|       pointer|
|Data_In_TUSER          |   in|    2|        axis|   Data_In_V_user_V|       pointer|
|Data_In_TLAST          |   in|    1|        axis|   Data_In_V_last_V|       pointer|
|Data_In_TID            |   in|    5|        axis|     Data_In_V_id_V|       pointer|
|Data_Out_TDATA         |  out|   32|        axis|  Data_Out_V_data_V|       pointer|
|Data_Out_TVALID        |  out|    1|        axis|  Data_Out_V_dest_V|       pointer|
|Data_Out_TREADY        |   in|    1|        axis|  Data_Out_V_dest_V|       pointer|
|Data_Out_TDEST         |  out|    6|        axis|  Data_Out_V_dest_V|       pointer|
|Data_Out_TKEEP         |  out|    4|        axis|  Data_Out_V_keep_V|       pointer|
|Data_Out_TSTRB         |  out|    4|        axis|  Data_Out_V_strb_V|       pointer|
|Data_Out_TUSER         |  out|    2|        axis|  Data_Out_V_user_V|       pointer|
|Data_Out_TLAST         |  out|    1|        axis|  Data_Out_V_last_V|       pointer|
|Data_Out_TID           |  out|    5|        axis|    Data_Out_V_id_V|       pointer|
+-----------------------+-----+-----+------------+-------------------+--------------+

