Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/Tes_Superior_isim_beh.exe -prj /home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/Tes_Superior_beh.prj work.Tes_Superior 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/TempReb.vhd" into library work
Parsing VHDL file "/home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/Maq_estadoReb.vhd" into library work
Parsing VHDL file "/home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/SupParaleloSerie.vhd" into library work
Parsing VHDL file "/home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/Tes_Superior.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95448 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity TempReb [tempreb_default]
Compiling architecture behavioral of entity Maq_estadoReb [maq_estadoreb_default]
Compiling architecture behavioral of entity SupParaleloSerie [supparaleloserie_default]
Compiling architecture behavior of entity tes_superior
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/ise/Secuencial_Nexys3/MaquinasDeEstados/ParaleloSerie/Tes_Superior_isim_beh.exe
Fuse Memory Usage: 528044 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 320 ms
