#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sat Oct 30 18:05:11 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf(line number: 34)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.29/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 17.55 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Global placement takes 15.19 sec.
Wirelength after global placement is 82153.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio_tri[2]/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio_tri[3]/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio_tri[4]/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 85994.
Macro cell placement takes 0.20 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 88132.
Post global placement takes 15.55 sec.
Wirelength after legalization is 91267.
Legalization takes 1.09 sec.
Worst slack before Replication Place is 497285.
Wirelength after replication placement is 91267.
Legalized cost 497285.000000.
The detailed placement ends at 14th iteration.
Wirelength after detailed placement is 91268.
Timing-driven detailed placement takes 5.88 sec.
Placement done.
Total placement takes 56.34 sec.
Finished placement. (CPU time elapsed 0h:00m:57s)

Routing started.
Building routing graph takes 1.45 sec.
Worst slack is 497560.
Processing design graph takes 0.72 sec.
Total memory for routing:
	52.426758 M.
Total nets for routing : 8691.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 330 at the end of iteration 0.
Unrouted nets 269 at the end of iteration 1.
Unrouted nets 222 at the end of iteration 2.
Unrouted nets 214 at the end of iteration 3.
Unrouted nets 187 at the end of iteration 4.
Unrouted nets 193 at the end of iteration 5.
Unrouted nets 191 at the end of iteration 6.
Unrouted nets 179 at the end of iteration 7.
Unrouted nets 174 at the end of iteration 8.
Unrouted nets 154 at the end of iteration 9.
Unrouted nets 155 at the end of iteration 10.
Unrouted nets 136 at the end of iteration 11.
Unrouted nets 124 at the end of iteration 12.
Unrouted nets 110 at the end of iteration 13.
Unrouted nets 99 at the end of iteration 14.
Unrouted nets 83 at the end of iteration 15.
Unrouted nets 57 at the end of iteration 16.
Unrouted nets 34 at the end of iteration 17.
Unrouted nets 27 at the end of iteration 18.
Unrouted nets 17 at the end of iteration 19.
Unrouted nets 19 at the end of iteration 20.
Unrouted nets 12 at the end of iteration 21.
Unrouted nets 13 at the end of iteration 22.
Unrouted nets 5 at the end of iteration 23.
Unrouted nets 0 at the end of iteration 24.
Global Routing step 3 processed 417 nets, it takes 54.23 sec.
Global routing takes 54.30 sec.
Total 13029 subnets.
    forward max bucket size 23970 , backward 1048.
        Unrouted nets 10171 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.390625 sec.
    forward max bucket size 3777 , backward 861.
        Unrouted nets 8048 at the end of iteration 1.
    route iteration 1, CPU time elapsed 3.593750 sec.
    forward max bucket size 26209 , backward 1818.
        Unrouted nets 6478 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.640625 sec.
    forward max bucket size 3546 , backward 809.
        Unrouted nets 5376 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.906250 sec.
    forward max bucket size 4310 , backward 1566.
        Unrouted nets 4565 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.187500 sec.
    forward max bucket size 3735 , backward 1072.
        Unrouted nets 3938 at the end of iteration 5.
    route iteration 5, CPU time elapsed 4.578125 sec.
    forward max bucket size 33440 , backward 778.
        Unrouted nets 4377 at the end of iteration 6.
    route iteration 6, CPU time elapsed 5.234375 sec.
    forward max bucket size 33646 , backward 1191.
        Unrouted nets 4256 at the end of iteration 7.
    route iteration 7, CPU time elapsed 5.031250 sec.
    forward max bucket size 3220 , backward 1315.
        Unrouted nets 3910 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.906250 sec.
    forward max bucket size 2379 , backward 1319.
        Unrouted nets 3461 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.531250 sec.
    forward max bucket size 34677 , backward 1189.
        Unrouted nets 3003 at the end of iteration 10.
    route iteration 10, CPU time elapsed 3.531250 sec.
    forward max bucket size 540 , backward 909.
        Unrouted nets 2564 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.890625 sec.
    forward max bucket size 2491 , backward 899.
        Unrouted nets 2220 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.656250 sec.
    forward max bucket size 35918 , backward 743.
        Unrouted nets 1754 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.750000 sec.
    forward max bucket size 36059 , backward 732.
        Unrouted nets 1502 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.593750 sec.
    forward max bucket size 36141 , backward 798.
        Unrouted nets 1220 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.312500 sec.
    forward max bucket size 36276 , backward 1532.
        Unrouted nets 1059 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.375000 sec.
    forward max bucket size 36107 , backward 2070.
        Unrouted nets 919 at the end of iteration 17.
    route iteration 17, CPU time elapsed 2.265625 sec.
    forward max bucket size 1066 , backward 925.
        Unrouted nets 775 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.765625 sec.
    forward max bucket size 4082 , backward 488.
        Unrouted nets 665 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.578125 sec.
    forward max bucket size 400 , backward 1577.
        Unrouted nets 527 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.468750 sec.
    forward max bucket size 697 , backward 566.
        Unrouted nets 418 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.437500 sec.
    forward max bucket size 35659 , backward 590.
        Unrouted nets 359 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.796875 sec.
    forward max bucket size 35837 , backward 718.
        Unrouted nets 321 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.750000 sec.
    forward max bucket size 36370 , backward 562.
        Unrouted nets 267 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.750000 sec.
    forward max bucket size 36342 , backward 349.
        Unrouted nets 221 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.656250 sec.
    forward max bucket size 36257 , backward 320.
        Unrouted nets 180 at the end of iteration 26.
    route iteration 26, CPU time elapsed 1.968750 sec.
    forward max bucket size 595 , backward 680.
        Unrouted nets 141 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.203125 sec.
    forward max bucket size 594 , backward 409.
        Unrouted nets 123 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.203125 sec.
    forward max bucket size 394 , backward 387.
        Unrouted nets 142 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.187500 sec.
    forward max bucket size 319 , backward 319.
        Unrouted nets 99 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.171875 sec.
    forward max bucket size 337 , backward 201.
        Unrouted nets 67 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.156250 sec.
    forward max bucket size 352 , backward 160.
        Unrouted nets 58 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.140625 sec.
    forward max bucket size 215 , backward 393.
        Unrouted nets 51 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.093750 sec.
    forward max bucket size 123 , backward 95.
        Unrouted nets 24 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.109375 sec.
    forward max bucket size 146 , backward 174.
        Unrouted nets 24 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.078125 sec.
    forward max bucket size 34 , backward 39.
        Unrouted nets 25 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.078125 sec.
    forward max bucket size 110 , backward 187.
        Unrouted nets 15 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.078125 sec.
    forward max bucket size 46 , backward 19.
        Unrouted nets 12 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 44 , backward 39.
        Unrouted nets 6 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.078125 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 2 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.062500 sec.
    forward max bucket size 82 , backward 179.
        Unrouted nets 0 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.078125 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/cur_state[2]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 75.48 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_70_212.
I: Route-6001: Insert route through in CLMA_106_208.
I: Route-6001: Insert route through in CLMA_90_144.
I: Route-6001: Insert route through in CLMA_90_189.
I: Route-6001: Insert route through in CLMA_118_164.
I: Route-6001: Insert route through in CLMA_98_120.
I: Route-6001: Insert route through in CLMA_98_189.
I: Route-6001: Insert route through in CLMA_98_120.
I: Route-6001: Insert route through in CLMA_90_120.
I: Route-6001: Insert route through in CLMA_118_204.
I: Route-6001: Insert route through in CLMA_98_89.
I: Route-6001: Insert route through in CLMA_98_89.
I: Route-6001: Insert route through in CLMA_46_140.
I: Route-6001: Insert route through in CLMA_42_244.
I: Route-6001: Insert route through in CLMA_82_149.
I: Route-6001: Insert route through in CLMA_98_208.
I: Route-6001: Insert route through in CLMA_82_24.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in CLMA_118_132.
I: Route-6001: Insert route through in CLMA_86_164.
I: Route-6001: Insert route through in CLMA_70_124.
I: Route-6001: Insert route through in CLMA_130_288.
I: Route-6001: Insert route through in CLMA_82_140.
I: Route-6001: Insert route through in CLMA_90_189.
I: Route-6001: Insert route through in CLMA_106_112.
I: Route-6001: Insert route through in CLMA_70_137.
I: Route-6001: Insert route through in CLMA_70_144.
I: Route-6001: Insert route through in CLMA_98_284.
I: Route-6001: Insert route through in CLMA_98_200.
I: Route-6001: Insert route through in CLMA_98_288.
I: Route-6001: Insert route through in CLMA_98_197.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in CLMA_90_100.
I: Route-6001: Insert route through in CLMA_90_105.
I: Route-6001: Insert route through in CLMA_82_105.
I: Route-6001: Insert route through in CLMA_22_269.
I: Route-6001: Insert route through in CLMA_38_8.
I: Route-6001: Insert route through in CLMA_78_20.
I: Route-6001: Insert route through in CLMA_22_273.
I: Route-6001: Insert route through in CLMA_22_305.
I: Route-6001: Insert route through in CLMA_38_12.
I: Route-6001: Insert route through in CLMA_98_353.
I: Route-6001: Insert route through in CLMA_90_164.
I: Route-6001: Insert route through in CLMA_70_53.
I: Route-6001: Insert route through in CLMA_94_76.
I: Route-6001: Insert route through in CLMA_22_236.
I: Route-6001: Insert route through in CLMA_134_288.
I: Route-6001: Insert route through in CLMA_82_248.
I: Route-6001: Insert route through in CLMA_70_108.
I: Route-6001: Insert route through in CLMA_90_208.
I: Route-6001: Insert route through in CLMA_98_109.
I: Route-6001: Insert route through in CLMA_42_209.
I: Route-6001: Insert route through in CLMA_98_129.
I: Route-6001: Insert route through in CLMA_98_97.
I: Route-6001: Insert route through in CLMA_98_116.
I: Route-6001: Insert route through in CLMA_58_117.
I: Route-6001: Insert route through in CLMA_70_209.
I: Route-6001: Insert route through in CLMA_58_96.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_184.
    Annotate routing result again.
Finish routing takes 2.16 sec.
No timing paths have hold violation.
Hold fix iterated 0 times
Hold violation fix takes 8.50 sec.
Used srb routing arc is 157498.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 143.86 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 2231     | 3274          | 68                  
|   FF                     | 2223     | 19644         | 11                  
|   LUT                    | 6088     | 13096         | 46                  
|   LUT-FF pairs           | 1523     | 13096         | 12                  
| Use of CLMS              | 1081     | 1110          | 97                  
|   FF                     | 1        | 6660          | 1                   
|   LUT                    | 1729     | 4440          | 39                  
|   LUT-FF pairs           | 1        | 4440          | 1                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 21       | 120           | 18                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 13       | 114           | 11                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 2        | 24            | 8                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:21s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 207.000 sec
Action pnr: CPU time elapsed is 205.438 sec
Current time: Sat Oct 30 18:08:37 2021
Action pnr: Peak memory pool usage is 765,009,920 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:22s)
