

================================================================
== Vivado HLS Report for 'k2c_sub2idx'
================================================================
* Date:           Wed Apr 10 00:29:19 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    14.522|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / (tmp)
	2  / (!tmp)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ndim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %ndim)"   --->   Operation 6 'read' 'ndim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i64 %ndim_read to i4" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 7 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.66ns)   --->   "br label %1" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%idx = phi i64 [ 0, %0 ], [ %idx_1, %5 ]"   --->   Operation 9 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %5 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_cast1 = zext i3 %i to i64" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 11 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 12 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i4 %i_cast, %tmp_1" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 13 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.68ns)   --->   "%i_1 = add i3 %i, 1" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 14 'add' 'i_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sub_addr = getelementptr [5 x i64]* %sub, i64 0, i64 %i_cast1" [../C-Code-Original/include/k2c_helper_functions.c:88]   --->   Operation 16 'getelementptr' 'sub_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.15ns)   --->   "%temp = load i64* %sub_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:88]   --->   Operation 17 'load' 'temp' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i64 %idx" [../C-Code-Original/include/k2c_helper_functions.c:94]   --->   Operation 18 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 19 [1/2] (2.15ns)   --->   "%temp = load i64* %sub_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:88]   --->   Operation 19 'load' 'temp' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 20 [1/1] (1.66ns)   --->   "br label %3" [../C-Code-Original/include/k2c_helper_functions.c:89]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 6.39>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%temp1 = phi i64 [ %temp, %2 ], [ %temp_1, %4 ]"   --->   Operation 21 'phi' 'temp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%j_0_in = phi i64 [ %ndim_read, %2 ], [ %j, %4 ]"   --->   Operation 22 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (3.56ns)   --->   "%j = add i64 %j_0_in, -1" [../C-Code-Original/include/k2c_helper_functions.c:89]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (2.83ns)   --->   "%tmp = icmp ugt i64 %j, %i_cast1" [../C-Code-Original/include/k2c_helper_functions.c:89]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %5" [../C-Code-Original/include/k2c_helper_functions.c:89]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%shape_addr = getelementptr [5 x i64]* %shape, i64 0, i64 %j" [../C-Code-Original/include/k2c_helper_functions.c:90]   --->   Operation 26 'getelementptr' 'shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (2.15ns)   --->   "%shape_load = load i64* %shape_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:90]   --->   Operation 27 'load' 'shape_load' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 28 [1/1] (3.56ns)   --->   "%idx_1 = add i64 %temp1, %idx" [../C-Code-Original/include/k2c_helper_functions.c:92]   --->   Operation 28 'add' 'idx_1' <Predicate = (!tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_helper_functions.c:87]   --->   Operation 29 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.5>
ST_5 : Operation 30 [1/2] (2.15ns)   --->   "%shape_load = load i64* %shape_addr, align 8" [../C-Code-Original/include/k2c_helper_functions.c:90]   --->   Operation 30 'load' 'shape_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 31 [1/1] (12.3ns)   --->   "%temp_1 = mul i64 %shape_load, %temp1" [../C-Code-Original/include/k2c_helper_functions.c:90]   --->   Operation 31 'mul' 'temp_1' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %3" [../C-Code-Original/include/k2c_helper_functions.c:89]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ndim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ndim_read   (read         ) [ 001111]
tmp_1       (trunc        ) [ 001111]
StgValue_8  (br           ) [ 011111]
idx         (phi          ) [ 001111]
i           (phi          ) [ 001000]
i_cast1     (zext         ) [ 000111]
i_cast      (zext         ) [ 000000]
exitcond    (icmp         ) [ 001111]
i_1         (add          ) [ 011111]
StgValue_15 (br           ) [ 000000]
sub_addr    (getelementptr) [ 000100]
StgValue_18 (ret          ) [ 000000]
temp        (load         ) [ 001111]
StgValue_20 (br           ) [ 001111]
temp1       (phi          ) [ 000011]
j_0_in      (phi          ) [ 000010]
j           (add          ) [ 001111]
tmp         (icmp         ) [ 001111]
StgValue_25 (br           ) [ 000000]
shape_addr  (getelementptr) [ 000001]
idx_1       (add          ) [ 011111]
StgValue_29 (br           ) [ 011111]
shape_load  (load         ) [ 000000]
temp_1      (mul          ) [ 001111]
StgValue_32 (br           ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shape">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ndim">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ndim"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="ndim_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="64" slack="0"/>
<pin id="18" dir="0" index="1" bw="64" slack="0"/>
<pin id="19" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ndim_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="sub_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="64" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="3" slack="0"/>
<pin id="26" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sub_addr/2 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_access_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="3" slack="0"/>
<pin id="31" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="32" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="shape_addr_gep_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="64" slack="0"/>
<pin id="37" dir="0" index="1" bw="1" slack="0"/>
<pin id="38" dir="0" index="2" bw="64" slack="0"/>
<pin id="39" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shape_addr/4 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shape_load/4 "/>
</bind>
</comp>

<comp id="48" class="1005" name="idx_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="1"/>
<pin id="50" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="idx_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="1"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="64" slack="1"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="1"/>
<pin id="62" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="temp1_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="1"/>
<pin id="73" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp1 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="temp1_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="64" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp1/4 "/>
</bind>
</comp>

<comp id="81" class="1005" name="j_0_in_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="83" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_0_in_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="3"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_cast1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="exitcond_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="1"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="2"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="idx_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="2"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="temp_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="1"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp_1/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="ndim_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="3"/>
<pin id="140" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ndim_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_cast1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="2"/>
<pin id="150" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="sub_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="temp_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="179" class="1005" name="shape_addr_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shape_addr "/>
</bind>
</comp>

<comp id="184" class="1005" name="idx_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="temp_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="8" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="22" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="47"><net_src comp="35" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="52" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="80"><net_src comp="74" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="93"><net_src comp="16" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="64" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="102"><net_src comp="64" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="64" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="84" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="2"/><net_sink comp="35" pin=2"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="74" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="48" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="71" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="16" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="146"><net_src comp="90" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="151"><net_src comp="94" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="159"><net_src comp="108" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="164"><net_src comp="22" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="169"><net_src comp="29" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="174"><net_src comp="114" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="182"><net_src comp="35" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="187"><net_src comp="126" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="192"><net_src comp="132" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: k2c_sub2idx : sub | {2 3 }
	Port: k2c_sub2idx : shape | {4 5 }
	Port: k2c_sub2idx : ndim | {1 }
  - Chain level:
	State 1
	State 2
		i_cast1 : 1
		i_cast : 1
		exitcond : 2
		i_1 : 1
		StgValue_15 : 3
		sub_addr : 2
		temp : 3
		StgValue_18 : 1
	State 3
	State 4
		j : 1
		tmp : 2
		StgValue_25 : 3
		shape_addr : 2
		shape_load : 3
		idx_1 : 1
	State 5
		temp_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      i_1_fu_108      |    0    |    0    |    12   |
|    add   |       j_fu_114       |    0    |    0    |    71   |
|          |     idx_1_fu_126     |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|    mul   |     temp_1_fu_132    |    10   |    0    |    46   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_103   |    0    |    0    |    9    |
|          |      tmp_fu_121      |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   read   | ndim_read_read_fu_16 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |      tmp_1_fu_90     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |     i_cast1_fu_94    |    0    |    0    |    0    |
|          |     i_cast_fu_99     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |    0    |   238   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_156   |    3   |
|  i_cast1_reg_148 |   64   |
|     i_reg_60     |    3   |
|   idx_1_reg_184  |   64   |
|    idx_reg_48    |   64   |
|   j_0_in_reg_81  |   64   |
|     j_reg_171    |   64   |
| ndim_read_reg_138|   64   |
|shape_addr_reg_179|    3   |
| sub_addr_reg_161 |    3   |
|   temp1_reg_71   |   64   |
|  temp_1_reg_189  |   64   |
|   temp_reg_166   |   64   |
|   tmp_1_reg_143  |    4   |
+------------------+--------+
|       Total      |   592  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_29 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_42 |  p0  |   2  |   3  |    6   ||    9    |
|    idx_reg_48    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  4.992  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   238  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   592  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    4   |   592  |   265  |
+-----------+--------+--------+--------+--------+
