

================================================================
== Vitis HLS Report for 'B_PE_dummy_in_7_x1'
================================================================
* Date:           Fri Sep 16 02:41:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.873 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   672289|   672289|  2.241 ms|  2.241 ms|  672289|  672289|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_PE_dummy_in_7_x1_loop_1         |   672288|   672288|     42018|          -|          -|    16|        no|
        | + B_PE_dummy_in_7_x1_loop_2        |    42016|    42016|      2626|          -|          -|    16|        no|
        |  ++ B_PE_dummy_in_7_x1_loop_3      |     2624|     2624|        82|          -|          -|    32|        no|
        |   +++ B_PE_dummy_in_7_x1_loop_4    |       80|       80|        10|          -|          -|     8|        no|
        |    ++++ B_PE_dummy_in_7_x1_loop_5  |        8|        8|         1|          -|          -|     8|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      113|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      100|     -|
|Register             |        -|      -|       51|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       51|      213|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1859_fu_131_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1860_fu_143_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_1861_fu_155_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1862_fu_167_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_119_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_state6            |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_1475_fu_137_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1476_fu_149_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1477_fu_161_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1478_fu_173_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_125_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          50|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  37|          7|    1|          7|
    |ap_done                    |   9|          2|    1|          2|
    |c0_V_reg_64                |   9|          2|    5|         10|
    |c1_V_reg_75                |   9|          2|    5|         10|
    |c2_V_reg_86                |   9|          2|    6|         12|
    |c6_V_reg_97                |   9|          2|    4|          8|
    |c7_V_reg_108               |   9|          2|    4|          8|
    |fifo_B_PE_8_7_x1163_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 100|         21|   27|         59|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_ln691_1859_reg_187  |  5|   0|    5|          0|
    |add_ln691_1860_reg_195  |  6|   0|    6|          0|
    |add_ln691_1861_reg_203  |  4|   0|    4|          0|
    |add_ln691_reg_179       |  5|   0|    5|          0|
    |ap_CS_fsm               |  6|   0|    6|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |c0_V_reg_64             |  5|   0|    5|          0|
    |c1_V_reg_75             |  5|   0|    5|          0|
    |c2_V_reg_86             |  6|   0|    6|          0|
    |c6_V_reg_97             |  4|   0|    4|          0|
    |c7_V_reg_108            |  4|   0|    4|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 51|   0|   51|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   B_PE_dummy_in_7_x1|  return value|
|fifo_B_PE_8_7_x1163_dout     |   in|  512|     ap_fifo|  fifo_B_PE_8_7_x1163|       pointer|
|fifo_B_PE_8_7_x1163_empty_n  |   in|    1|     ap_fifo|  fifo_B_PE_8_7_x1163|       pointer|
|fifo_B_PE_8_7_x1163_read     |  out|    1|     ap_fifo|  fifo_B_PE_8_7_x1163|       pointer|
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 6 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_7_x1163, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_7_x1163, void @empty_161, i32 0, i32 0, void @empty_2404, i32 0, i32 0, void @empty_2404, void @empty_2404, void @empty_2404, i32 0, i32 0, i32 0, i32 0, void @empty_2404, void @empty_2404"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln32819 = br void" [./dut.cpp:32819]   --->   Operation 9 'br' 'br_ln32819' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 10 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 11 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 12 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln32819 = br i1 %icmp_ln890, void %.split8, void" [./dut.cpp:32819]   --->   Operation 14 'br' 'br_ln32819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln32819 = specloopname void @_ssdm_op_SpecLoopName, void @empty_304" [./dut.cpp:32819]   --->   Operation 15 'specloopname' 'specloopname_ln32819' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln32820 = br void" [./dut.cpp:32820]   --->   Operation 16 'br' 'br_ln32820' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln32833 = ret" [./dut.cpp:32833]   --->   Operation 17 'ret' 'ret_ln32833' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_1859, void, i5 0, void %.split8"   --->   Operation 18 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln691_1859 = add i5 %c1_V, i5 1"   --->   Operation 19 'add' 'add_ln691_1859' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.63ns)   --->   "%icmp_ln890_1475 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 20 'icmp' 'icmp_ln890_1475' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln32820 = br i1 %icmp_ln890_1475, void %.split6, void" [./dut.cpp:32820]   --->   Operation 22 'br' 'br_ln32820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln32820 = specloopname void @_ssdm_op_SpecLoopName, void @empty_437" [./dut.cpp:32820]   --->   Operation 23 'specloopname' 'specloopname_ln32820' <Predicate = (!icmp_ln890_1475)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln32821 = br void" [./dut.cpp:32821]   --->   Operation 24 'br' 'br_ln32821' <Predicate = (!icmp_ln890_1475)> <Delay = 0.38>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln890_1475)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%c2_V = phi i6 %add_ln691_1860, void, i6 0, void %.split6"   --->   Operation 26 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln691_1860 = add i6 %c2_V, i6 1"   --->   Operation 27 'add' 'add_ln691_1860' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.61ns)   --->   "%icmp_ln890_1476 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 28 'icmp' 'icmp_ln890_1476' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln32821 = br i1 %icmp_ln890_1476, void %.split4, void" [./dut.cpp:32821]   --->   Operation 30 'br' 'br_ln32821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln32821 = specloopname void @_ssdm_op_SpecLoopName, void @empty_493" [./dut.cpp:32821]   --->   Operation 31 'specloopname' 'specloopname_ln32821' <Predicate = (!icmp_ln890_1476)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln32825 = br void" [./dut.cpp:32825]   --->   Operation 32 'br' 'br_ln32825' <Predicate = (!icmp_ln890_1476)> <Delay = 0.38>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln890_1476)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_1861, void, i4 0, void %.split4"   --->   Operation 34 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_1861 = add i4 %c6_V, i4 1"   --->   Operation 35 'add' 'add_ln691_1861' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.65ns)   --->   "%icmp_ln890_1477 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 36 'icmp' 'icmp_ln890_1477' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln32825 = br i1 %icmp_ln890_1477, void %.split2, void" [./dut.cpp:32825]   --->   Operation 38 'br' 'br_ln32825' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln32825 = specloopname void @_ssdm_op_SpecLoopName, void @empty_540" [./dut.cpp:32825]   --->   Operation 39 'specloopname' 'specloopname_ln32825' <Predicate = (!icmp_ln890_1477)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln32827 = br void" [./dut.cpp:32827]   --->   Operation 40 'br' 'br_ln32827' <Predicate = (!icmp_ln890_1477)> <Delay = 0.38>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln890_1477)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1862, void %.split, i4 0, void %.split2"   --->   Operation 42 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_1862 = add i4 %c7_V, i4 1"   --->   Operation 43 'add' 'add_ln691_1862' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.65ns)   --->   "%icmp_ln890_1478 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 44 'icmp' 'icmp_ln890_1478' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln32827 = br i1 %icmp_ln890_1478, void %.split, void" [./dut.cpp:32827]   --->   Operation 46 'br' 'br_ln32827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_527" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1478)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.21ns)   --->   "%p_0 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_8_7_x1163" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'p_0' <Predicate = (!icmp_ln890_1478)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln890_1478)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln890_1478)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_PE_8_7_x1163]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
br_ln32819            (br               ) [ 0111111]
c0_V                  (phi              ) [ 0010000]
add_ln691             (add              ) [ 0111111]
icmp_ln890            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln32819            (br               ) [ 0000000]
specloopname_ln32819  (specloopname     ) [ 0000000]
br_ln32820            (br               ) [ 0011111]
ret_ln32833           (ret              ) [ 0000000]
c1_V                  (phi              ) [ 0001000]
add_ln691_1859        (add              ) [ 0011111]
icmp_ln890_1475       (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln32820            (br               ) [ 0000000]
specloopname_ln32820  (specloopname     ) [ 0000000]
br_ln32821            (br               ) [ 0011111]
br_ln0                (br               ) [ 0111111]
c2_V                  (phi              ) [ 0000100]
add_ln691_1860        (add              ) [ 0011111]
icmp_ln890_1476       (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln32821            (br               ) [ 0000000]
specloopname_ln32821  (specloopname     ) [ 0000000]
br_ln32825            (br               ) [ 0011111]
br_ln0                (br               ) [ 0011111]
c6_V                  (phi              ) [ 0000010]
add_ln691_1861        (add              ) [ 0011111]
icmp_ln890_1477       (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln32825            (br               ) [ 0000000]
specloopname_ln32825  (specloopname     ) [ 0000000]
br_ln32827            (br               ) [ 0011111]
br_ln0                (br               ) [ 0011111]
c7_V                  (phi              ) [ 0000001]
add_ln691_1862        (add              ) [ 0011111]
icmp_ln890_1478       (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln32827            (br               ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
p_0                   (read             ) [ 0000000]
br_ln0                (br               ) [ 0011111]
br_ln0                (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_PE_8_7_x1163">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_8_7_x1163"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_161"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2404"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_304"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_437"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_493"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_540"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_527"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_0_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="512" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/6 "/>
</bind>
</comp>

<comp id="64" class="1005" name="c0_V_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="1"/>
<pin id="66" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="c0_V_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="1" slack="1"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="c1_V_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="1"/>
<pin id="77" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="c1_V_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="1" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c2_V_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="1"/>
<pin id="88" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c2_V_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="c6_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="c6_V_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/5 "/>
</bind>
</comp>

<comp id="108" class="1005" name="c7_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="c7_V_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln691_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln890_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="5" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln691_1859_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1859/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln890_1475_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1475/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln691_1860_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1860/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln890_1476_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1476/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln691_1861_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1861/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln890_1477_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1477/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln691_1862_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1862/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln890_1478_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1478/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="add_ln691_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="187" class="1005" name="add_ln691_1859_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1859 "/>
</bind>
</comp>

<comp id="195" class="1005" name="add_ln691_1860_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1860 "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln691_1861_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1861 "/>
</bind>
</comp>

<comp id="211" class="1005" name="add_ln691_1862_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1862 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="56" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="68" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="68" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="79" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="79" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="90" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="90" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="101" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="101" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="112" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="112" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="119" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="190"><net_src comp="131" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="198"><net_src comp="143" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="206"><net_src comp="155" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="214"><net_src comp="167" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: B_PE_dummy_in_7_x1 : fifo_B_PE_8_7_x1163 | {6 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln32819 : 2
	State 3
		add_ln691_1859 : 1
		icmp_ln890_1475 : 1
		br_ln32820 : 2
	State 4
		add_ln691_1860 : 1
		icmp_ln890_1476 : 1
		br_ln32821 : 2
	State 5
		add_ln691_1861 : 1
		icmp_ln890_1477 : 1
		br_ln32825 : 2
	State 6
		add_ln691_1862 : 1
		icmp_ln890_1478 : 1
		br_ln32827 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_119    |    0    |    12   |
|          |  add_ln691_1859_fu_131 |    0    |    12   |
|    add   |  add_ln691_1860_fu_143 |    0    |    13   |
|          |  add_ln691_1861_fu_155 |    0    |    12   |
|          |  add_ln691_1862_fu_167 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_125   |    0    |    9    |
|          | icmp_ln890_1475_fu_137 |    0    |    9    |
|   icmp   | icmp_ln890_1476_fu_149 |    0    |    10   |
|          | icmp_ln890_1477_fu_161 |    0    |    9    |
|          | icmp_ln890_1478_fu_173 |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   |     p_0_read_fu_58     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   107   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_ln691_1859_reg_187|    5   |
|add_ln691_1860_reg_195|    6   |
|add_ln691_1861_reg_203|    4   |
|add_ln691_1862_reg_211|    4   |
|   add_ln691_reg_179  |    5   |
|      c0_V_reg_64     |    5   |
|      c1_V_reg_75     |    5   |
|      c2_V_reg_86     |    6   |
|      c6_V_reg_97     |    4   |
|     c7_V_reg_108     |    4   |
+----------------------+--------+
|         Total        |   48   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   107  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   107  |
+-----------+--------+--------+
