<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>types.h source code [linux-4.14.y/arch/x86/include/asm/fpu/types.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="avx_512_hi16_state,avx_512_opmask_state,avx_512_zmm_uppers_state,fpregs_state,fpu,fregs_state,fxregs_state,mpx_bndcsr,mpx_bndcsr_state,mpx_bndreg,mpx_bndreg_state,pkru_state,reg_128_bit,reg_256_bit,reg_512_bit,swregs_state,xfeature,xregs_state,xstate_header,ymmh_struct "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/fpu/types.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>arch</a>/<a href='../../..'>x86</a>/<a href='../..'>include</a>/<a href='..'>asm</a>/<a href='./'>fpu</a>/<a href='types.h.html'>types.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * FPU data structures:</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_FPU_H">_ASM_X86_FPU_H</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_FPU_H" data-ref="_M/_ASM_X86_FPU_H">_ASM_X86_FPU_H</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i>/*</i></td></tr>
<tr><th id="9">9</th><td><i> * The legacy x87 FPU state format, as saved by FSAVE and</i></td></tr>
<tr><th id="10">10</th><td><i> * restored by the FRSTOR instructions:</i></td></tr>
<tr><th id="11">11</th><td><i> */</i></td></tr>
<tr><th id="12">12</th><td><b>struct</b> <dfn class="type def" id="fregs_state" title='fregs_state' data-ref="fregs_state">fregs_state</dfn> {</td></tr>
<tr><th id="13">13</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::cwd" title='fregs_state::cwd' data-ref="fregs_state::cwd">cwd</dfn>;	<i>/* FPU Control Word		*/</i></td></tr>
<tr><th id="14">14</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::swd" title='fregs_state::swd' data-ref="fregs_state::swd">swd</dfn>;	<i>/* FPU Status Word		*/</i></td></tr>
<tr><th id="15">15</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::twd" title='fregs_state::twd' data-ref="fregs_state::twd">twd</dfn>;	<i>/* FPU Tag Word			*/</i></td></tr>
<tr><th id="16">16</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::fip" title='fregs_state::fip' data-ref="fregs_state::fip">fip</dfn>;	<i>/* FPU IP Offset		*/</i></td></tr>
<tr><th id="17">17</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::fcs" title='fregs_state::fcs' data-ref="fregs_state::fcs">fcs</dfn>;	<i>/* FPU IP Selector		*/</i></td></tr>
<tr><th id="18">18</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::foo" title='fregs_state::foo' data-ref="fregs_state::foo">foo</dfn>;	<i>/* FPU Operand Pointer Offset	*/</i></td></tr>
<tr><th id="19">19</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::fos" title='fregs_state::fos' data-ref="fregs_state::fos">fos</dfn>;	<i>/* FPU Operand Pointer Selector	*/</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td>	<i>/* 8*10 bytes for each FP-reg = 80 bytes:			*/</i></td></tr>
<tr><th id="22">22</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::st_space" title='fregs_state::st_space' data-ref="fregs_state::st_space">st_space</dfn>[<var>20</var>];</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td>	<i>/* Software status information [not touched by FSAVE]:		*/</i></td></tr>
<tr><th id="25">25</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fregs_state::status" title='fregs_state::status' data-ref="fregs_state::status">status</dfn>;</td></tr>
<tr><th id="26">26</th><td>};</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * The legacy fx SSE/MMX FPU state format, as saved by FXSAVE and</i></td></tr>
<tr><th id="30">30</th><td><i> * restored by the FXRSTOR instructions. It's similar to the FSAVE</i></td></tr>
<tr><th id="31">31</th><td><i> * format, but differs in some areas, plus has extensions at</i></td></tr>
<tr><th id="32">32</th><td><i> * the end for the XMM registers.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td><b>struct</b> <dfn class="type def" id="fxregs_state" title='fxregs_state' data-ref="fxregs_state">fxregs_state</dfn> {</td></tr>
<tr><th id="35">35</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>			<dfn class="decl field" id="fxregs_state::cwd" title='fxregs_state::cwd' data-ref="fxregs_state::cwd">cwd</dfn>; <i>/* Control Word			*/</i></td></tr>
<tr><th id="36">36</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>			<dfn class="decl field" id="fxregs_state::swd" title='fxregs_state::swd' data-ref="fxregs_state::swd">swd</dfn>; <i>/* Status Word			*/</i></td></tr>
<tr><th id="37">37</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>			<dfn class="decl field" id="fxregs_state::twd" title='fxregs_state::twd' data-ref="fxregs_state::twd">twd</dfn>; <i>/* Tag Word			*/</i></td></tr>
<tr><th id="38">38</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>			<dfn class="decl field" id="fxregs_state::fop" title='fxregs_state::fop' data-ref="fxregs_state::fop">fop</dfn>; <i>/* Last Instruction Opcode		*/</i></td></tr>
<tr><th id="39">39</th><td>	<b>union</b> {</td></tr>
<tr><th id="40">40</th><td>		<b>struct</b> {</td></tr>
<tr><th id="41">41</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="fxregs_state::(anonymousunion)::(anonymous)::rip" title='fxregs_state::(anonymous union)::(anonymous struct)::rip' data-ref="fxregs_state::(anonymousunion)::(anonymous)::rip">rip</dfn>; <i>/* Instruction Pointer		*/</i></td></tr>
<tr><th id="42">42</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="fxregs_state::(anonymousunion)::(anonymous)::rdp" title='fxregs_state::(anonymous union)::(anonymous struct)::rdp' data-ref="fxregs_state::(anonymousunion)::(anonymous)::rdp">rdp</dfn>; <i>/* Data Pointer			*/</i></td></tr>
<tr><th id="43">43</th><td>		};</td></tr>
<tr><th id="44">44</th><td>		<b>struct</b> {</td></tr>
<tr><th id="45">45</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="fxregs_state::(anonymousunion)::(anonymous)::fip" title='fxregs_state::(anonymous union)::(anonymous struct)::fip' data-ref="fxregs_state::(anonymousunion)::(anonymous)::fip">fip</dfn>; <i>/* FPU IP Offset			*/</i></td></tr>
<tr><th id="46">46</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="fxregs_state::(anonymousunion)::(anonymous)::fcs" title='fxregs_state::(anonymous union)::(anonymous struct)::fcs' data-ref="fxregs_state::(anonymousunion)::(anonymous)::fcs">fcs</dfn>; <i>/* FPU IP Selector			*/</i></td></tr>
<tr><th id="47">47</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="fxregs_state::(anonymousunion)::(anonymous)::foo" title='fxregs_state::(anonymous union)::(anonymous struct)::foo' data-ref="fxregs_state::(anonymousunion)::(anonymous)::foo">foo</dfn>; <i>/* FPU Operand Offset		*/</i></td></tr>
<tr><th id="48">48</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="fxregs_state::(anonymousunion)::(anonymous)::fos" title='fxregs_state::(anonymous union)::(anonymous struct)::fos' data-ref="fxregs_state::(anonymousunion)::(anonymous)::fos">fos</dfn>; <i>/* FPU Operand Selector		*/</i></td></tr>
<tr><th id="49">49</th><td>		};</td></tr>
<tr><th id="50">50</th><td>	};</td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fxregs_state::mxcsr" title='fxregs_state::mxcsr' data-ref="fxregs_state::mxcsr">mxcsr</dfn>;		<i>/* MXCSR Register State */</i></td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fxregs_state::mxcsr_mask" title='fxregs_state::mxcsr_mask' data-ref="fxregs_state::mxcsr_mask">mxcsr_mask</dfn>;	<i>/* MXCSR Mask		*/</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>	<i>/* 8*16 bytes for each FP-reg = 128 bytes:			*/</i></td></tr>
<tr><th id="55">55</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fxregs_state::st_space" title='fxregs_state::st_space' data-ref="fxregs_state::st_space">st_space</dfn>[<var>32</var>];</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>	<i>/* 16*16 bytes for each XMM-reg = 256 bytes:			*/</i></td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fxregs_state::xmm_space" title='fxregs_state::xmm_space' data-ref="fxregs_state::xmm_space">xmm_space</dfn>[<var>64</var>];</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="fxregs_state::padding" title='fxregs_state::padding' data-ref="fxregs_state::padding">padding</dfn>[<var>12</var>];</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>	<b>union</b> {</td></tr>
<tr><th id="63">63</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="fxregs_state::(anonymous)::padding1" title='fxregs_state::(anonymous union)::padding1' data-ref="fxregs_state::(anonymous)::padding1">padding1</dfn>[<var>12</var>];</td></tr>
<tr><th id="64">64</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="fxregs_state::(anonymous)::sw_reserved" title='fxregs_state::(anonymous union)::sw_reserved' data-ref="fxregs_state::(anonymous)::sw_reserved">sw_reserved</dfn>[<var>12</var>];</td></tr>
<tr><th id="65">65</th><td>	};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>} <b>__attribute__</b>((aligned(<var>16</var>)));</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Default value for fxregs_state.mxcsr: */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MXCSR_DEFAULT" data-ref="_M/MXCSR_DEFAULT">MXCSR_DEFAULT</dfn>		0x1f80</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* Copy both mxcsr &amp; mxcsr_flags with a single u64 memcpy: */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MXCSR_AND_FLAGS_SIZE" data-ref="_M/MXCSR_AND_FLAGS_SIZE">MXCSR_AND_FLAGS_SIZE</dfn> sizeof(u64)</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/*</i></td></tr>
<tr><th id="76">76</th><td><i> * Software based FPU emulation state. This is arbitrary really,</i></td></tr>
<tr><th id="77">77</th><td><i> * it matches the x87 format to make it easier to understand:</i></td></tr>
<tr><th id="78">78</th><td><i> */</i></td></tr>
<tr><th id="79">79</th><td><b>struct</b> <dfn class="type def" id="swregs_state" title='swregs_state' data-ref="swregs_state">swregs_state</dfn> {</td></tr>
<tr><th id="80">80</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::cwd" title='swregs_state::cwd' data-ref="swregs_state::cwd">cwd</dfn>;</td></tr>
<tr><th id="81">81</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::swd" title='swregs_state::swd' data-ref="swregs_state::swd">swd</dfn>;</td></tr>
<tr><th id="82">82</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::twd" title='swregs_state::twd' data-ref="swregs_state::twd">twd</dfn>;</td></tr>
<tr><th id="83">83</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::fip" title='swregs_state::fip' data-ref="swregs_state::fip">fip</dfn>;</td></tr>
<tr><th id="84">84</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::fcs" title='swregs_state::fcs' data-ref="swregs_state::fcs">fcs</dfn>;</td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::foo" title='swregs_state::foo' data-ref="swregs_state::foo">foo</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::fos" title='swregs_state::fos' data-ref="swregs_state::fos">fos</dfn>;</td></tr>
<tr><th id="87">87</th><td>	<i>/* 8*10 bytes for each FP-reg = 80 bytes: */</i></td></tr>
<tr><th id="88">88</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::st_space" title='swregs_state::st_space' data-ref="swregs_state::st_space">st_space</dfn>[<var>20</var>];</td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="swregs_state::ftop" title='swregs_state::ftop' data-ref="swregs_state::ftop">ftop</dfn>;</td></tr>
<tr><th id="90">90</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="swregs_state::changed" title='swregs_state::changed' data-ref="swregs_state::changed">changed</dfn>;</td></tr>
<tr><th id="91">91</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="swregs_state::lookahead" title='swregs_state::lookahead' data-ref="swregs_state::lookahead">lookahead</dfn>;</td></tr>
<tr><th id="92">92</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="swregs_state::no_update" title='swregs_state::no_update' data-ref="swregs_state::no_update">no_update</dfn>;</td></tr>
<tr><th id="93">93</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="swregs_state::rm" title='swregs_state::rm' data-ref="swregs_state::rm">rm</dfn>;</td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>			<dfn class="decl field" id="swregs_state::alimit" title='swregs_state::alimit' data-ref="swregs_state::alimit">alimit</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<b>struct</b> <a class="type" href="../math_emu.h.html#math_emu_info" title='math_emu_info' data-ref="math_emu_info">math_emu_info</a>	*<dfn class="decl field" id="swregs_state::info" title='swregs_state::info' data-ref="swregs_state::info">info</dfn>;</td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>			<dfn class="decl field" id="swregs_state::entry_eip" title='swregs_state::entry_eip' data-ref="swregs_state::entry_eip">entry_eip</dfn>;</td></tr>
<tr><th id="97">97</th><td>};</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * List of XSAVE features Linux knows about:</i></td></tr>
<tr><th id="101">101</th><td><i> */</i></td></tr>
<tr><th id="102">102</th><td><b>enum</b> <dfn class="type def" id="xfeature" title='xfeature' data-ref="xfeature">xfeature</dfn> {</td></tr>
<tr><th id="103">103</th><td>	<dfn class="enum" id="XFEATURE_FP" title='XFEATURE_FP' data-ref="XFEATURE_FP">XFEATURE_FP</dfn>,</td></tr>
<tr><th id="104">104</th><td>	<dfn class="enum" id="XFEATURE_SSE" title='XFEATURE_SSE' data-ref="XFEATURE_SSE">XFEATURE_SSE</dfn>,</td></tr>
<tr><th id="105">105</th><td>	<i>/*</i></td></tr>
<tr><th id="106">106</th><td><i>	 * Values above here are "legacy states".</i></td></tr>
<tr><th id="107">107</th><td><i>	 * Those below are "extended states".</i></td></tr>
<tr><th id="108">108</th><td><i>	 */</i></td></tr>
<tr><th id="109">109</th><td>	<dfn class="enum" id="XFEATURE_YMM" title='XFEATURE_YMM' data-ref="XFEATURE_YMM">XFEATURE_YMM</dfn>,</td></tr>
<tr><th id="110">110</th><td>	<dfn class="enum" id="XFEATURE_BNDREGS" title='XFEATURE_BNDREGS' data-ref="XFEATURE_BNDREGS">XFEATURE_BNDREGS</dfn>,</td></tr>
<tr><th id="111">111</th><td>	<dfn class="enum" id="XFEATURE_BNDCSR" title='XFEATURE_BNDCSR' data-ref="XFEATURE_BNDCSR">XFEATURE_BNDCSR</dfn>,</td></tr>
<tr><th id="112">112</th><td>	<dfn class="enum" id="XFEATURE_OPMASK" title='XFEATURE_OPMASK' data-ref="XFEATURE_OPMASK">XFEATURE_OPMASK</dfn>,</td></tr>
<tr><th id="113">113</th><td>	<dfn class="enum" id="XFEATURE_ZMM_Hi256" title='XFEATURE_ZMM_Hi256' data-ref="XFEATURE_ZMM_Hi256">XFEATURE_ZMM_Hi256</dfn>,</td></tr>
<tr><th id="114">114</th><td>	<dfn class="enum" id="XFEATURE_Hi16_ZMM" title='XFEATURE_Hi16_ZMM' data-ref="XFEATURE_Hi16_ZMM">XFEATURE_Hi16_ZMM</dfn>,</td></tr>
<tr><th id="115">115</th><td>	<dfn class="enum" id="XFEATURE_PT_UNIMPLEMENTED_SO_FAR" title='XFEATURE_PT_UNIMPLEMENTED_SO_FAR' data-ref="XFEATURE_PT_UNIMPLEMENTED_SO_FAR">XFEATURE_PT_UNIMPLEMENTED_SO_FAR</dfn>,</td></tr>
<tr><th id="116">116</th><td>	<dfn class="enum" id="XFEATURE_PKRU" title='XFEATURE_PKRU' data-ref="XFEATURE_PKRU">XFEATURE_PKRU</dfn>,</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>	<dfn class="enum" id="XFEATURE_MAX" title='XFEATURE_MAX' data-ref="XFEATURE_MAX">XFEATURE_MAX</dfn>,</td></tr>
<tr><th id="119">119</th><td>};</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_FP" data-ref="_M/XFEATURE_MASK_FP">XFEATURE_MASK_FP</dfn>		(1 &lt;&lt; XFEATURE_FP)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_SSE" data-ref="_M/XFEATURE_MASK_SSE">XFEATURE_MASK_SSE</dfn>		(1 &lt;&lt; XFEATURE_SSE)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_YMM" data-ref="_M/XFEATURE_MASK_YMM">XFEATURE_MASK_YMM</dfn>		(1 &lt;&lt; XFEATURE_YMM)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_BNDREGS" data-ref="_M/XFEATURE_MASK_BNDREGS">XFEATURE_MASK_BNDREGS</dfn>		(1 &lt;&lt; XFEATURE_BNDREGS)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_BNDCSR" data-ref="_M/XFEATURE_MASK_BNDCSR">XFEATURE_MASK_BNDCSR</dfn>		(1 &lt;&lt; XFEATURE_BNDCSR)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_OPMASK" data-ref="_M/XFEATURE_MASK_OPMASK">XFEATURE_MASK_OPMASK</dfn>		(1 &lt;&lt; XFEATURE_OPMASK)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_ZMM_Hi256" data-ref="_M/XFEATURE_MASK_ZMM_Hi256">XFEATURE_MASK_ZMM_Hi256</dfn>		(1 &lt;&lt; XFEATURE_ZMM_Hi256)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_Hi16_ZMM" data-ref="_M/XFEATURE_MASK_Hi16_ZMM">XFEATURE_MASK_Hi16_ZMM</dfn>		(1 &lt;&lt; XFEATURE_Hi16_ZMM)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_PT" data-ref="_M/XFEATURE_MASK_PT">XFEATURE_MASK_PT</dfn>		(1 &lt;&lt; XFEATURE_PT_UNIMPLEMENTED_SO_FAR)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_PKRU" data-ref="_M/XFEATURE_MASK_PKRU">XFEATURE_MASK_PKRU</dfn>		(1 &lt;&lt; XFEATURE_PKRU)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_FPSSE" data-ref="_M/XFEATURE_MASK_FPSSE">XFEATURE_MASK_FPSSE</dfn>		(XFEATURE_MASK_FP | XFEATURE_MASK_SSE)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/XFEATURE_MASK_AVX512" data-ref="_M/XFEATURE_MASK_AVX512">XFEATURE_MASK_AVX512</dfn>		(XFEATURE_MASK_OPMASK \</u></td></tr>
<tr><th id="134">134</th><td><u>					 | XFEATURE_MASK_ZMM_Hi256 \</u></td></tr>
<tr><th id="135">135</th><td><u>					 | XFEATURE_MASK_Hi16_ZMM)</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/FIRST_EXTENDED_XFEATURE" data-ref="_M/FIRST_EXTENDED_XFEATURE">FIRST_EXTENDED_XFEATURE</dfn>	XFEATURE_YMM</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><b>struct</b> <dfn class="type def" id="reg_128_bit" title='reg_128_bit' data-ref="reg_128_bit">reg_128_bit</dfn> {</td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>      <dfn class="decl field" id="reg_128_bit::regbytes" title='reg_128_bit::regbytes' data-ref="reg_128_bit::regbytes">regbytes</dfn>[<var>128</var>/<var>8</var>];</td></tr>
<tr><th id="141">141</th><td>};</td></tr>
<tr><th id="142">142</th><td><b>struct</b> <dfn class="type def" id="reg_256_bit" title='reg_256_bit' data-ref="reg_256_bit">reg_256_bit</dfn> {</td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>	<dfn class="decl field" id="reg_256_bit::regbytes" title='reg_256_bit::regbytes' data-ref="reg_256_bit::regbytes">regbytes</dfn>[<var>256</var>/<var>8</var>];</td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td><b>struct</b> <dfn class="type def" id="reg_512_bit" title='reg_512_bit' data-ref="reg_512_bit">reg_512_bit</dfn> {</td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>	<dfn class="decl field" id="reg_512_bit::regbytes" title='reg_512_bit::regbytes' data-ref="reg_512_bit::regbytes">regbytes</dfn>[<var>512</var>/<var>8</var>];</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * State component 2:</i></td></tr>
<tr><th id="151">151</th><td><i> *</i></td></tr>
<tr><th id="152">152</th><td><i> * There are 16x 256-bit AVX registers named YMM0-YMM15.</i></td></tr>
<tr><th id="153">153</th><td><i> * The low 128 bits are aliased to the 16 SSE registers (XMM0-XMM15)</i></td></tr>
<tr><th id="154">154</th><td><i> * and are stored in 'struct fxregs_state::xmm_space[]' in the</i></td></tr>
<tr><th id="155">155</th><td><i> * "legacy" area.</i></td></tr>
<tr><th id="156">156</th><td><i> *</i></td></tr>
<tr><th id="157">157</th><td><i> * The high 128 bits are stored here.</i></td></tr>
<tr><th id="158">158</th><td><i> */</i></td></tr>
<tr><th id="159">159</th><td><b>struct</b> <dfn class="type def" id="ymmh_struct" title='ymmh_struct' data-ref="ymmh_struct">ymmh_struct</dfn> {</td></tr>
<tr><th id="160">160</th><td>	<b>struct</b> <a class="type" href="#reg_128_bit" title='reg_128_bit' data-ref="reg_128_bit">reg_128_bit</a>              <dfn class="decl field" id="ymmh_struct::hi_ymm" title='ymmh_struct::hi_ymm' data-ref="ymmh_struct::hi_ymm">hi_ymm</dfn>[<var>16</var>];</td></tr>
<tr><th id="161">161</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/* Intel MPX support: */</i></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>struct</b> <dfn class="type def" id="mpx_bndreg" title='mpx_bndreg' data-ref="mpx_bndreg">mpx_bndreg</dfn> {</td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="mpx_bndreg::lower_bound" title='mpx_bndreg::lower_bound' data-ref="mpx_bndreg::lower_bound">lower_bound</dfn>;</td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="mpx_bndreg::upper_bound" title='mpx_bndreg::upper_bound' data-ref="mpx_bndreg::upper_bound">upper_bound</dfn>;</td></tr>
<tr><th id="168">168</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="169">169</th><td><i>/*</i></td></tr>
<tr><th id="170">170</th><td><i> * State component 3 is used for the 4 128-bit bounds registers</i></td></tr>
<tr><th id="171">171</th><td><i> */</i></td></tr>
<tr><th id="172">172</th><td><b>struct</b> <dfn class="type def" id="mpx_bndreg_state" title='mpx_bndreg_state' data-ref="mpx_bndreg_state">mpx_bndreg_state</dfn> {</td></tr>
<tr><th id="173">173</th><td>	<b>struct</b> <a class="type" href="#mpx_bndreg" title='mpx_bndreg' data-ref="mpx_bndreg">mpx_bndreg</a>		<dfn class="decl field" id="mpx_bndreg_state::bndreg" title='mpx_bndreg_state::bndreg' data-ref="mpx_bndreg_state::bndreg">bndreg</dfn>[<var>4</var>];</td></tr>
<tr><th id="174">174</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/*</i></td></tr>
<tr><th id="177">177</th><td><i> * State component 4 is used for the 64-bit user-mode MPX</i></td></tr>
<tr><th id="178">178</th><td><i> * configuration register BNDCFGU and the 64-bit MPX status</i></td></tr>
<tr><th id="179">179</th><td><i> * register BNDSTATUS.  We call the pair "BNDCSR".</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td><b>struct</b> <dfn class="type def" id="mpx_bndcsr" title='mpx_bndcsr' data-ref="mpx_bndcsr">mpx_bndcsr</dfn> {</td></tr>
<tr><th id="182">182</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="mpx_bndcsr::bndcfgu" title='mpx_bndcsr::bndcfgu' data-ref="mpx_bndcsr::bndcfgu">bndcfgu</dfn>;</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="mpx_bndcsr::bndstatus" title='mpx_bndcsr::bndstatus' data-ref="mpx_bndcsr::bndstatus">bndstatus</dfn>;</td></tr>
<tr><th id="184">184</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/*</i></td></tr>
<tr><th id="187">187</th><td><i> * The BNDCSR state is padded out to be 64-bytes in size.</i></td></tr>
<tr><th id="188">188</th><td><i> */</i></td></tr>
<tr><th id="189">189</th><td><b>struct</b> <dfn class="type def" id="mpx_bndcsr_state" title='mpx_bndcsr_state' data-ref="mpx_bndcsr_state">mpx_bndcsr_state</dfn> {</td></tr>
<tr><th id="190">190</th><td>	<b>union</b> {</td></tr>
<tr><th id="191">191</th><td>		<b>struct</b> <a class="type" href="#mpx_bndcsr" title='mpx_bndcsr' data-ref="mpx_bndcsr">mpx_bndcsr</a>		<dfn class="decl field" id="mpx_bndcsr_state::(anonymous)::bndcsr" title='mpx_bndcsr_state::(anonymous union)::bndcsr' data-ref="mpx_bndcsr_state::(anonymous)::bndcsr">bndcsr</dfn>;</td></tr>
<tr><th id="192">192</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>				<dfn class="decl field" id="mpx_bndcsr_state::(anonymous)::pad_to_64_bytes" title='mpx_bndcsr_state::(anonymous union)::pad_to_64_bytes' data-ref="mpx_bndcsr_state::(anonymous)::pad_to_64_bytes">pad_to_64_bytes</dfn>[<var>64</var>];</td></tr>
<tr><th id="193">193</th><td>	};</td></tr>
<tr><th id="194">194</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/* AVX-512 Components: */</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/*</i></td></tr>
<tr><th id="199">199</th><td><i> * State component 5 is used for the 8 64-bit opmask registers</i></td></tr>
<tr><th id="200">200</th><td><i> * k0-k7 (opmask state).</i></td></tr>
<tr><th id="201">201</th><td><i> */</i></td></tr>
<tr><th id="202">202</th><td><b>struct</b> <dfn class="type def" id="avx_512_opmask_state" title='avx_512_opmask_state' data-ref="avx_512_opmask_state">avx_512_opmask_state</dfn> {</td></tr>
<tr><th id="203">203</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="avx_512_opmask_state::opmask_reg" title='avx_512_opmask_state::opmask_reg' data-ref="avx_512_opmask_state::opmask_reg">opmask_reg</dfn>[<var>8</var>];</td></tr>
<tr><th id="204">204</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/*</i></td></tr>
<tr><th id="207">207</th><td><i> * State component 6 is used for the upper 256 bits of the</i></td></tr>
<tr><th id="208">208</th><td><i> * registers ZMM0-ZMM15. These 16 256-bit values are denoted</i></td></tr>
<tr><th id="209">209</th><td><i> * ZMM0_H-ZMM15_H (ZMM_Hi256 state).</i></td></tr>
<tr><th id="210">210</th><td><i> */</i></td></tr>
<tr><th id="211">211</th><td><b>struct</b> <dfn class="type def" id="avx_512_zmm_uppers_state" title='avx_512_zmm_uppers_state' data-ref="avx_512_zmm_uppers_state">avx_512_zmm_uppers_state</dfn> {</td></tr>
<tr><th id="212">212</th><td>	<b>struct</b> <a class="type" href="#reg_256_bit" title='reg_256_bit' data-ref="reg_256_bit">reg_256_bit</a>		<dfn class="decl field" id="avx_512_zmm_uppers_state::zmm_upper" title='avx_512_zmm_uppers_state::zmm_upper' data-ref="avx_512_zmm_uppers_state::zmm_upper">zmm_upper</dfn>[<var>16</var>];</td></tr>
<tr><th id="213">213</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/*</i></td></tr>
<tr><th id="216">216</th><td><i> * State component 7 is used for the 16 512-bit registers</i></td></tr>
<tr><th id="217">217</th><td><i> * ZMM16-ZMM31 (Hi16_ZMM state).</i></td></tr>
<tr><th id="218">218</th><td><i> */</i></td></tr>
<tr><th id="219">219</th><td><b>struct</b> <dfn class="type def" id="avx_512_hi16_state" title='avx_512_hi16_state' data-ref="avx_512_hi16_state">avx_512_hi16_state</dfn> {</td></tr>
<tr><th id="220">220</th><td>	<b>struct</b> <a class="type" href="#reg_512_bit" title='reg_512_bit' data-ref="reg_512_bit">reg_512_bit</a>		<dfn class="decl field" id="avx_512_hi16_state::hi16_zmm" title='avx_512_hi16_state::hi16_zmm' data-ref="avx_512_hi16_state::hi16_zmm">hi16_zmm</dfn>[<var>16</var>];</td></tr>
<tr><th id="221">221</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/*</i></td></tr>
<tr><th id="224">224</th><td><i> * State component 9: 32-bit PKRU register.  The state is</i></td></tr>
<tr><th id="225">225</th><td><i> * 8 bytes long but only 4 bytes is used currently.</i></td></tr>
<tr><th id="226">226</th><td><i> */</i></td></tr>
<tr><th id="227">227</th><td><b>struct</b> <dfn class="type def" id="pkru_state" title='pkru_state' data-ref="pkru_state">pkru_state</dfn> {</td></tr>
<tr><th id="228">228</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>				<dfn class="decl field" id="pkru_state::pkru" title='pkru_state::pkru' data-ref="pkru_state::pkru">pkru</dfn>;</td></tr>
<tr><th id="229">229</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>				<dfn class="decl field" id="pkru_state::pad" title='pkru_state::pad' data-ref="pkru_state::pad">pad</dfn>;</td></tr>
<tr><th id="230">230</th><td>} <a class="macro" href="../../../../../include/linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><b>struct</b> <dfn class="type def" id="xstate_header" title='xstate_header' data-ref="xstate_header">xstate_header</dfn> {</td></tr>
<tr><th id="233">233</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="xstate_header::xfeatures" title='xstate_header::xfeatures' data-ref="xstate_header::xfeatures">xfeatures</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="xstate_header::xcomp_bv" title='xstate_header::xcomp_bv' data-ref="xstate_header::xcomp_bv">xcomp_bv</dfn>;</td></tr>
<tr><th id="235">235</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="xstate_header::reserved" title='xstate_header::reserved' data-ref="xstate_header::reserved">reserved</dfn>[<var>6</var>];</td></tr>
<tr><th id="236">236</th><td>} <b>__attribute__</b>((packed));</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * xstate_header.xcomp_bv[63] indicates that the extended_state_area</i></td></tr>
<tr><th id="240">240</th><td><i> * is in compacted format.</i></td></tr>
<tr><th id="241">241</th><td><i> */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/XCOMP_BV_COMPACTED_FORMAT" data-ref="_M/XCOMP_BV_COMPACTED_FORMAT">XCOMP_BV_COMPACTED_FORMAT</dfn> ((u64)1 &lt;&lt; 63)</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*</i></td></tr>
<tr><th id="245">245</th><td><i> * This is our most modern FPU state format, as saved by the XSAVE</i></td></tr>
<tr><th id="246">246</th><td><i> * and restored by the XRSTOR instructions.</i></td></tr>
<tr><th id="247">247</th><td><i> *</i></td></tr>
<tr><th id="248">248</th><td><i> * It consists of a legacy fxregs portion, an xstate header and</i></td></tr>
<tr><th id="249">249</th><td><i> * subsequent areas as defined by the xstate header.  Not all CPUs</i></td></tr>
<tr><th id="250">250</th><td><i> * support all the extensions, so the size of the extended area</i></td></tr>
<tr><th id="251">251</th><td><i> * can vary quite a bit between CPUs.</i></td></tr>
<tr><th id="252">252</th><td><i> */</i></td></tr>
<tr><th id="253">253</th><td><b>struct</b> <dfn class="type def" id="xregs_state" title='xregs_state' data-ref="xregs_state">xregs_state</dfn> {</td></tr>
<tr><th id="254">254</th><td>	<b>struct</b> <a class="type" href="#fxregs_state" title='fxregs_state' data-ref="fxregs_state">fxregs_state</a>		<dfn class="decl field" id="xregs_state::i387" title='xregs_state::i387' data-ref="xregs_state::i387">i387</dfn>;</td></tr>
<tr><th id="255">255</th><td>	<b>struct</b> <a class="type" href="#xstate_header" title='xstate_header' data-ref="xstate_header">xstate_header</a>		<dfn class="decl field" id="xregs_state::header" title='xregs_state::header' data-ref="xregs_state::header">header</dfn>;</td></tr>
<tr><th id="256">256</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>				<dfn class="decl field" id="xregs_state::extended_state_area" title='xregs_state::extended_state_area' data-ref="xregs_state::extended_state_area">extended_state_area</dfn>[<var>0</var>];</td></tr>
<tr><th id="257">257</th><td>} <b>__attribute__</b> ((packed, aligned (<var>64</var>)));</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i>/*</i></td></tr>
<tr><th id="260">260</th><td><i> * This is a union of all the possible FPU state formats</i></td></tr>
<tr><th id="261">261</th><td><i> * put together, so that we can pick the right one runtime.</i></td></tr>
<tr><th id="262">262</th><td><i> *</i></td></tr>
<tr><th id="263">263</th><td><i> * The size of the structure is determined by the largest</i></td></tr>
<tr><th id="264">264</th><td><i> * member - which is the xsave area.  The padding is there</i></td></tr>
<tr><th id="265">265</th><td><i> * to ensure that statically-allocated task_structs (just</i></td></tr>
<tr><th id="266">266</th><td><i> * the init_task today) have enough space.</i></td></tr>
<tr><th id="267">267</th><td><i> */</i></td></tr>
<tr><th id="268">268</th><td><b>union</b> <dfn class="type def" id="fpregs_state" title='fpregs_state' data-ref="fpregs_state">fpregs_state</dfn> {</td></tr>
<tr><th id="269">269</th><td>	<b>struct</b> <a class="type" href="#fregs_state" title='fregs_state' data-ref="fregs_state">fregs_state</a>		<dfn class="decl field" id="fpregs_state::fsave" title='fpregs_state::fsave' data-ref="fpregs_state::fsave">fsave</dfn>;</td></tr>
<tr><th id="270">270</th><td>	<b>struct</b> <a class="type" href="#fxregs_state" title='fxregs_state' data-ref="fxregs_state">fxregs_state</a>		<dfn class="decl field" id="fpregs_state::fxsave" title='fpregs_state::fxsave' data-ref="fpregs_state::fxsave">fxsave</dfn>;</td></tr>
<tr><th id="271">271</th><td>	<b>struct</b> <a class="type" href="#swregs_state" title='swregs_state' data-ref="swregs_state">swregs_state</a>		<dfn class="decl field" id="fpregs_state::soft" title='fpregs_state::soft' data-ref="fpregs_state::soft">soft</dfn>;</td></tr>
<tr><th id="272">272</th><td>	<b>struct</b> <a class="type" href="#xregs_state" title='xregs_state' data-ref="xregs_state">xregs_state</a>		<dfn class="decl field" id="fpregs_state::xsave" title='fpregs_state::xsave' data-ref="fpregs_state::xsave">xsave</dfn>;</td></tr>
<tr><th id="273">273</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="fpregs_state::__padding" title='fpregs_state::__padding' data-ref="fpregs_state::__padding">__padding</dfn>[<a class="macro" href="../page_types.h.html#11" title="((1UL) &lt;&lt; 12)" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a>];</td></tr>
<tr><th id="274">274</th><td>};</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i>/*</i></td></tr>
<tr><th id="277">277</th><td><i> * Highest level per task FPU state data structure that</i></td></tr>
<tr><th id="278">278</th><td><i> * contains the FPU register state plus various FPU</i></td></tr>
<tr><th id="279">279</th><td><i> * state fields:</i></td></tr>
<tr><th id="280">280</th><td><i> */</i></td></tr>
<tr><th id="281">281</th><td><b>struct</b> <dfn class="type def" id="fpu" title='fpu' data-ref="fpu">fpu</dfn> {</td></tr>
<tr><th id="282">282</th><td>	<i>/*</i></td></tr>
<tr><th id="283">283</th><td><i>	 * @last_cpu:</i></td></tr>
<tr><th id="284">284</th><td><i>	 *</i></td></tr>
<tr><th id="285">285</th><td><i>	 * Records the last CPU on which this context was loaded into</i></td></tr>
<tr><th id="286">286</th><td><i>	 * FPU registers. (In the lazy-restore case we might be</i></td></tr>
<tr><th id="287">287</th><td><i>	 * able to reuse FPU registers across multiple context switches</i></td></tr>
<tr><th id="288">288</th><td><i>	 * this way, if no intermediate task used the FPU.)</i></td></tr>
<tr><th id="289">289</th><td><i>	 *</i></td></tr>
<tr><th id="290">290</th><td><i>	 * A value of -1 is used to indicate that the FPU state in context</i></td></tr>
<tr><th id="291">291</th><td><i>	 * memory is newer than the FPU state in registers, and that the</i></td></tr>
<tr><th id="292">292</th><td><i>	 * FPU state should be reloaded next time the task is run.</i></td></tr>
<tr><th id="293">293</th><td><i>	 */</i></td></tr>
<tr><th id="294">294</th><td>	<em>unsigned</em> <em>int</em>			<dfn class="decl field" id="fpu::last_cpu" title='fpu::last_cpu' data-ref="fpu::last_cpu">last_cpu</dfn>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>	<i>/*</i></td></tr>
<tr><th id="297">297</th><td><i>	 * @initialized:</i></td></tr>
<tr><th id="298">298</th><td><i>	 *</i></td></tr>
<tr><th id="299">299</th><td><i>	 * This flag indicates whether this context is initialized: if the task</i></td></tr>
<tr><th id="300">300</th><td><i>	 * is not running then we can restore from this context, if the task</i></td></tr>
<tr><th id="301">301</th><td><i>	 * is running then we should save into this context.</i></td></tr>
<tr><th id="302">302</th><td><i>	 */</i></td></tr>
<tr><th id="303">303</th><td>	<em>unsigned</em> <em>char</em>			<dfn class="decl field" id="fpu::initialized" title='fpu::initialized' data-ref="fpu::initialized">initialized</dfn>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>	<i>/*</i></td></tr>
<tr><th id="306">306</th><td><i>	 * @state:</i></td></tr>
<tr><th id="307">307</th><td><i>	 *</i></td></tr>
<tr><th id="308">308</th><td><i>	 * In-memory copy of all FPU registers that we save/restore</i></td></tr>
<tr><th id="309">309</th><td><i>	 * over context switches. If the task is using the FPU then</i></td></tr>
<tr><th id="310">310</th><td><i>	 * the registers in the FPU are more recent than this state</i></td></tr>
<tr><th id="311">311</th><td><i>	 * copy. If the task context-switches away then they get</i></td></tr>
<tr><th id="312">312</th><td><i>	 * saved here and represent the FPU state.</i></td></tr>
<tr><th id="313">313</th><td><i>	 */</i></td></tr>
<tr><th id="314">314</th><td>	<b>union</b> <a class="type" href="#fpregs_state" title='fpregs_state' data-ref="fpregs_state">fpregs_state</a>		<dfn class="decl field" id="fpu::state" title='fpu::state' data-ref="fpu::state">state</dfn>;</td></tr>
<tr><th id="315">315</th><td>	<i>/*</i></td></tr>
<tr><th id="316">316</th><td><i>	 * WARNING: 'state' is dynamically-sized.  Do not put</i></td></tr>
<tr><th id="317">317</th><td><i>	 * anything after it here.</i></td></tr>
<tr><th id="318">318</th><td><i>	 */</i></td></tr>
<tr><th id="319">319</th><td>};</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#<span data-ppcond="5">endif</span> /* _ASM_X86_FPU_H */</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../boot/compressed/cmdline.c.html'>linux-4.14.y/arch/x86/boot/compressed/cmdline.c</a><br/>Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
