Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 27 16:17:37 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sender_wrapper_timing_summary_routed.rpt -pb sender_wrapper_timing_summary_routed.pb -rpx sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.485        0.000                      0                29928        0.053        0.000                      0                29912        5.333        0.000                       0                 14104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_pl_50M                                                                                  {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_clk_static_0                                                     {0.000 8.333}      16.667          60.000          
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                           {0.000 8.333}      16.667          60.000          
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                  {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_clk_static_0                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_50M                                                                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_clk_static_0                                                           3.485        0.000                      0                28345        0.053        0.000                      0                28345        5.333        0.000                       0                 13481  
    clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                 9.790        0.000                      0                  318        0.130        0.000                      0                  318        7.479        0.000                       0                   133  
    clkfbout_urllc_fifo_core_clk_dynamic_0                                                                                                                                                                                                   15.074        0.000                       0                     3  
  clkfbout_urllc_fifo_core_clk_static_0                                                                                                                                                                                                      18.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.165        0.000                      0                  928        0.083        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                               clk_out1_urllc_fifo_core_clk_static_0                                                            13.251        0.000                      0                    3        0.367        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_clk_static_0                                                            32.008        0.000                      0                    8                                                                        
clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out_dynamic_urllc_fifo_core_clk_dynamic_0                                                     8.645        0.000                      0                  177        0.242        0.000                      0                  177  
clk_out1_urllc_fifo_core_clk_static_0                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.680        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_clk_static_0                                                       clk_out1_urllc_fifo_core_clk_static_0                                                            10.363        0.000                      0                  221        0.348        0.000                      0                  221  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.671        0.000                      0                  100        0.362        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_50M
  To Clock:  clk_pl_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pl_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        3.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        13.150ns  (logic 0.484ns (3.681%)  route 12.666ns (96.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 15.639 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        12.666    12.433    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_di_o[1]
    SLICE_X94Y8          LUT6 (Prop_lut6_I1_O)        0.105    12.538 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[1]_i_1__79/O
                         net (fo=1, routed)           0.000    12.538    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[1]
    SLICE_X94Y8          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.365    15.639    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X94Y8          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.406    16.045    
                         clock uncertainty           -0.097    15.949    
    SLICE_X94Y8          FDRE (Setup_fdre_C_D)        0.074    16.023    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        12.197ns  (logic 0.484ns (3.968%)  route 11.713ns (96.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.082ns = ( 15.585 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.713    11.480    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_di_o[1]
    SLICE_X79Y7          LUT6 (Prop_lut6_I1_O)        0.105    11.585 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000    11.585    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[1]
    SLICE_X79Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.311    15.585    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X79Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/C
                         clock pessimism              0.406    15.991    
                         clock uncertainty           -0.097    15.895    
    SLICE_X79Y7          FDRE (Setup_fdre_C_D)        0.030    15.925    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        12.072ns  (logic 0.379ns (3.139%)  route 11.693ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 15.582 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.693    11.460    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X83Y13         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.308    15.582    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X83Y13         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.406    15.988    
                         clock uncertainty           -0.097    15.892    
    SLICE_X83Y13         FDRE (Setup_fdre_C_D)       -0.059    15.833    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.833    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        12.058ns  (logic 0.379ns (3.143%)  route 11.679ns (96.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.083ns = ( 15.584 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.679    11.446    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X86Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.310    15.584    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X86Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.406    15.990    
                         clock uncertainty           -0.097    15.894    
    SLICE_X86Y11         FDRE (Setup_fdre_C_D)       -0.012    15.882    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.882    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 0.379ns (3.177%)  route 11.550ns (96.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 15.582 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.550    11.317    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X82Y13         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.308    15.582    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X82Y13         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.406    15.988    
                         clock uncertainty           -0.097    15.892    
    SLICE_X82Y13         FDRE (Setup_fdre_C_D)       -0.027    15.865    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        11.790ns  (logic 0.379ns (3.215%)  route 11.411ns (96.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 15.583 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.411    11.178    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X84Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.309    15.583    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X84Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.406    15.989    
                         clock uncertainty           -0.097    15.893    
    SLICE_X84Y12         FDRE (Setup_fdre_C_D)       -0.073    15.820    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.820    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        11.898ns  (logic 0.484ns (4.068%)  route 11.414ns (95.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 15.586 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.414    11.180    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_di_o[1]
    SLICE_X88Y8          LUT6 (Prop_lut6_I1_O)        0.105    11.285 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]_i_1__81/O
                         net (fo=1, routed)           0.000    11.285    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[1]
    SLICE_X88Y8          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.312    15.586    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_o
    SLICE_X88Y8          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.406    15.992    
                         clock uncertainty           -0.097    15.896    
    SLICE_X88Y8          FDRE (Setup_fdre_C_D)        0.032    15.928    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 0.379ns (3.207%)  route 11.438ns (96.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 15.583 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.438    11.205    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X84Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.309    15.583    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X84Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.406    15.989    
                         clock uncertainty           -0.097    15.893    
    SLICE_X84Y11         FDRE (Setup_fdre_C_D)       -0.042    15.851    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.851    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 0.379ns (3.246%)  route 11.296ns (96.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 15.583 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.470    -0.612    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y49         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=101, routed)        11.296    11.062    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X85Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.309    15.583    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X85Y11         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.406    15.989    
                         clock uncertainty           -0.097    15.893    
    SLICE_X85Y11         FDRE (Setup_fdre_C_D)       -0.042    15.851    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.851    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 0.590ns (5.035%)  route 11.128ns (94.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 15.638 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.451    -0.631    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y51         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.283 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=101, routed)        11.128    10.845    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_di_o[9]
    SLICE_X93Y7          LUT6 (Prop_lut6_I1_O)        0.242    11.087 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[9]_i_1__79/O
                         net (fo=1, routed)           0.000    11.087    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[9]
    SLICE_X93Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.364    15.638    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X93Y7          FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.310    15.948    
                         clock uncertainty           -0.097    15.851    
    SLICE_X93Y7          FDRE (Setup_fdre_C_D)        0.033    15.884    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         15.884    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  4.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.659    -0.548    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.299    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.931    -0.784    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.249    -0.535    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.352    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.883%)  route 0.210ns (62.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.563    -0.645    urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.517 r  urllc_fifo_core_i/core/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[40]/Q
                         net (fo=1, routed)           0.210    -0.307    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[23]
    SLICE_X44Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.825    -0.890    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X44Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.022    -0.360    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.297ns (68.766%)  route 0.135ns (31.234%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.563    -0.645    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X39Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.517 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.382    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2[8]
    SLICE_X41Y50         LUT2 (Prop_lut2_I1_O)        0.099    -0.283 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.283    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[11]_i_4_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.213 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.213    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[8]
    SLICE_X41Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.825    -0.890    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X41Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.277    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.565    -0.643    urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y80         FDRE                                         r  urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  urllc_fifo_core_i/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.055    -0.446    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X26Y80         SRLC32E                                      r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.833    -0.882    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y80         SRLC32E                                      r  urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.253    -0.630    
    SLICE_X26Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.513    urllc_fifo_core_i/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.165%)  route 0.113ns (40.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.582    -0.626    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X54Y45         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][8]/Q
                         net (fo=2, routed)           0.113    -0.348    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X3Y9          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.890    -0.826    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y9          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.256    -0.570    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.415    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.365%)  route 0.112ns (40.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.557    -0.651    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y31         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][48]/Q
                         net (fo=2, routed)           0.112    -0.374    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X2Y6          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.862    -0.854    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y6          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.258    -0.596    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.441    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.297ns (67.819%)  route 0.141ns (32.181%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.563    -0.645    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X39Y49         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.517 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]/Q
                         net (fo=3, routed)           0.141    -0.376    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2[8]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.099    -0.277 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[11]_i_8/O
                         net (fo=1, routed)           0.000    -0.277    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[11]_i_8_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.207 r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[11]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.825    -0.890    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X40Y50         FDRE                                         r  urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[8]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.277    urllc_fifo_core_i/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.554    -0.654    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y64         FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.273    -0.240    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X34Y63         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.820    -0.895    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y63         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.312    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.065%)  route 0.273ns (65.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.554    -0.654    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y64         FDCE                                         r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.273    -0.240    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X34Y63         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.820    -0.895    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y63         RAMD32                                       r  urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.312    urllc_fifo_core_i/core/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.496%)  route 0.116ns (41.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.592    -0.616    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X22Y12         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][72]/Q
                         net (fo=2, routed)           0.116    -0.335    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[3]
    RAMB36_X1Y2          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.897    -0.819    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y2          RAMB36E1                                     r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.256    -0.563    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.408    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X2Y11     urllc_fifo_core_i/core/axis_data_fifo_adc/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X0Y6      urllc_fifo_core_i/core/axis_data_fifo_dac/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y3      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X1Y3      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X2Y3      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X2Y3      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y0      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y0      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y4      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         16.667      14.195     RAMB36_X4Y4      urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y19     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y19     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y19     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y19     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y20     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y20     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y20     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y20     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMD/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         8.333       7.203      SLICE_X86Y22     urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.790ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 2.261ns (34.787%)  route 4.238ns (65.212%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     5.159 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.704     5.862    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.406    15.961    
                         clock uncertainty           -0.091    15.870    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.218    15.652    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  9.790    

Slack (MET) :             9.836ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 2.198ns (34.002%)  route 4.266ns (65.998%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.096 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.732     5.827    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.406    15.961    
                         clock uncertainty           -0.091    15.870    
    SLICE_X59Y68         FDRE (Setup_fdre_C_D)       -0.207    15.663    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.663    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  9.836    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 2.175ns (34.000%)  route 4.222ns (66.000%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 15.554 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.073 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.687     5.760    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X55Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.278    15.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/C
                         clock pessimism              0.406    15.960    
                         clock uncertainty           -0.091    15.869    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.225    15.644    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]
  -------------------------------------------------------------------
                         required time                         15.644    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  9.885    

Slack (MET) :             9.902ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.259ns (35.264%)  route 4.147ns (64.736%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 15.554 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     5.157 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.612     5.769    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.278    15.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.406    15.960    
                         clock uncertainty           -0.091    15.869    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)       -0.199    15.670    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  9.902    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.273ns (35.433%)  route 4.142ns (64.567%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.980 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.980    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.171 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.607     5.778    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.406    15.961    
                         clock uncertainty           -0.091    15.870    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.188    15.682    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.917ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 2.261ns (35.336%)  route 4.138ns (64.664%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     5.159 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.603     5.761    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.406    15.961    
                         clock uncertainty           -0.091    15.870    
    SLICE_X59Y68         FDRE (Setup_fdre_C_D)       -0.192    15.678    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.678    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  9.917    

Slack (MET) :             9.992ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.198ns (34.923%)  route 4.096ns (65.077%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 15.553 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.096 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.561     5.657    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X55Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.277    15.553    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.406    15.959    
                         clock uncertainty           -0.091    15.868    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.220    15.648    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  9.992    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 2.273ns (36.039%)  route 4.034ns (63.961%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 15.554 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.980 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.980    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.171 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.499     5.670    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.278    15.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.406    15.960    
                         clock uncertainty           -0.091    15.869    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)       -0.203    15.666    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.666    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             10.000ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 2.175ns (34.574%)  route 4.116ns (65.426%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.073 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.581     5.654    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/C
                         clock pessimism              0.406    15.961    
                         clock uncertainty           -0.091    15.870    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.217    15.653    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.653    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                 10.000    

Slack (MET) :             10.005ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.259ns (35.919%)  route 4.030ns (64.081%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 15.552 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.443    -0.637    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X61Y60         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.258 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.666     0.408    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.105     0.513 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     1.607    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     1.712 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     2.293    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     2.398 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.398    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.855 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.855    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.120 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     3.750    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.000 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     4.564    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.882 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.882    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     5.157 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.495     5.652    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.276    15.552    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.406    15.958    
                         clock uncertainty           -0.091    15.867    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)       -0.211    15.656    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                 10.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.430    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.635    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.075    -0.560    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.509%)  route 0.071ns (33.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.071    -0.423    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_3_out[1]
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.240    -0.635    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.078    -0.557    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X58Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.415    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X58Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X58Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.635    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.060    -0.575    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.226ns (78.959%)  route 0.060ns (21.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.507 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.060    -0.446    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[0]
    SLICE_X56Y69         LUT5 (Prop_lut5_I4_O)        0.098    -0.348 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.348    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.240    -0.635    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.092    -0.543    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.870%)  route 0.124ns (43.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X58Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.124    -0.346    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_3_in1_in
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.622    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.075    -0.547    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.507 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.442    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X59Y69         LUT5 (Prop_lut5_I2_O)        0.099    -0.343 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.343    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.240    -0.635    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.544    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.507 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116    -0.391    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.240    -0.635    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.017    -0.618    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.801%)  route 0.147ns (44.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.574    -0.632    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X60Y68         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.491 f  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.343    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/p_0_in
    SLICE_X60Y69         LUT2 (Prop_lut2_I1_O)        0.045    -0.298 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.298    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_i_1_n_0
    SLICE_X60Y69         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.840    -0.873    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X60Y69         FDSE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg/C
                         clock pessimism              0.255    -0.619    
    SLICE_X60Y69         FDSE (Hold_fdse_C_D)         0.091    -0.528    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.187ns (52.975%)  route 0.166ns (47.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.574    -0.632    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X61Y68         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.166    -0.325    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/seq_cnt[3]
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.046    -0.279 r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/p_3_out[0]
    SLICE_X60Y68         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.841    -0.872    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X60Y68         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.254    -0.619    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.107    -0.512    urllc_fifo_core_i/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.917%)  route 0.128ns (50.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.571    -0.635    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.507 r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.378    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/p_1_in
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X59Y69         FDRE                                         r  urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.240    -0.635    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.019    -0.616    urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y1    urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X59Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y62     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y62     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y62     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y62     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y62     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y62     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X61Y60     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X58Y68     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X58Y68     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X58Y65     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X58Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X58Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y68     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y68     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X57Y69     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X58Y68     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X58Y68     urllc_fifo_core_i/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X51Y65     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y67     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y68     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y68     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y68     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X53Y68     urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0
  To Clock:  clkfbout_urllc_fifo_core_clk_dynamic_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.074     BUFGCTRL_X0Y2    urllc_fifo_core_i/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   urllc_fifo_core_i/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.440ns (24.796%)  route 4.367ns (75.204%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.027 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.777     9.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y68         LUT3 (Prop_lut3_I1_O)        0.105     9.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.287    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.401    36.428    
                         clock uncertainty           -0.035    36.393    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.032    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 27.165    

Slack (MET) :             27.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.440ns (24.823%)  route 4.361ns (75.177%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.027 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.770     9.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y68         LUT3 (Prop_lut3_I1_O)        0.105     9.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.287    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.401    36.428    
                         clock uncertainty           -0.035    36.393    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.030    36.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.423    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 27.170    

Slack (MET) :             27.251ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.440ns (25.175%)  route 4.280ns (74.825%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.689     9.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.105     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X81Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.400    36.428    
                         clock uncertainty           -0.035    36.393    
    SLICE_X81Y67         FDRE (Setup_fdre_C_D)        0.030    36.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.423    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 27.251    

Slack (MET) :             27.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.440ns (25.175%)  route 4.280ns (74.825%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.689     9.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.105     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X81Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.400    36.428    
                         clock uncertainty           -0.035    36.393    
    SLICE_X81Y67         FDRE (Setup_fdre_C_D)        0.032    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 27.253    

Slack (MET) :             27.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.440ns (25.696%)  route 4.164ns (74.304%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.027 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.573     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I2_O)        0.105     9.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.287    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.425    36.452    
                         clock uncertainty           -0.035    36.417    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)        0.032    36.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.449    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 27.393    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.440ns (26.481%)  route 3.998ns (73.519%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.028 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.048     8.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y68         LUT6 (Prop_lut6_I0_O)        0.105     8.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.540     8.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X83Y68         LUT6 (Prop_lut6_I0_O)        0.105     8.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.366    36.394    
                         clock uncertainty           -0.035    36.359    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.030    36.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.389    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.440ns (26.472%)  route 4.000ns (73.528%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.027 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.409     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y68         LUT3 (Prop_lut3_I1_O)        0.105     8.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.287    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.401    36.428    
                         clock uncertainty           -0.035    36.393    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.032    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 27.533    

Slack (MET) :             27.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.440ns (26.490%)  route 3.996ns (73.510%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.027 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.180     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT5 (Prop_lut5_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.405     8.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X80Y68         LUT3 (Prop_lut3_I1_O)        0.105     8.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.287    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.401    36.428    
                         clock uncertainty           -0.035    36.393    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.033    36.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.426    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                 27.538    

Slack (MET) :             27.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.440ns (27.992%)  route 3.704ns (72.008%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.027 - 33.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.348     3.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.437     5.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y66         LUT4 (Prop_lut4_I2_O)        0.239     5.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.974     6.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X89Y67         LUT6 (Prop_lut6_I1_O)        0.105     6.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.178     8.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I5_O)        0.105     8.375 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.116     8.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I5_O)        0.105     8.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.287    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.425    36.452    
                         clock uncertainty           -0.035    36.417    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)        0.030    36.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.447    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                 27.850    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.797ns (17.545%)  route 3.745ns (82.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.036 - 33.000 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDPE (Prop_fdpe_C_Q)         0.348     3.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.979     4.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_n_20
    SLICE_X90Y59         LUT6 (Prop_lut6_I4_O)        0.239     5.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.008     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X87Y57         LUT3 (Prop_lut3_I0_O)        0.105     6.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.688     6.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X88Y58         LUT4 (Prop_lut4_I1_O)        0.105     6.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          1.072     8.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.296    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X87Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.400    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X87Y54         FDRE (Setup_fdre_C_CE)      -0.168    36.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.233    
                         arrival time                          -8.004    
  -------------------------------------------------------------------
                         slack                                 28.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.101%)  route 0.125ns (46.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X86Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.369     1.646    
    SLICE_X86Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.126     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X86Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.369     1.646    
    SLICE_X86Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.297%)  route 0.129ns (47.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDCE (Prop_fdce_C_Q)         0.141     1.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X86Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.369     1.645    
    SLICE_X86Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X85Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y52         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.125     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X86Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.369     1.646    
    SLICE_X86Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.404     1.605    
    SLICE_X65Y53         FDCE (Hold_fdce_C_D)         0.076     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.404     1.605    
    SLICE_X65Y53         FDCE (Hold_fdce_C_D)         0.075     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.404     1.605    
    SLICE_X67Y54         FDPE (Hold_fdpe_C_D)         0.075     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X87Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.404     1.605    
    SLICE_X87Y63         FDPE (Hold_fdpe_C_D)         0.075     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.402     1.602    
    SLICE_X81Y68         FDRE (Hold_fdre_C_D)         0.075     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.404     1.605    
    SLICE_X65Y53         FDCE (Hold_fdce_C_D)         0.071     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X86Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       13.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.251ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.765ns (25.102%)  route 2.283ns (74.898%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 15.575 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.433    -0.647    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.268 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           1.341     1.073    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.119     1.192 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.941     2.133    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.267     2.400 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     2.400    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X54Y44         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.301    15.575    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X54Y44         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.310    15.885    
                         clock uncertainty           -0.306    15.580    
    SLICE_X54Y44         FDCE (Setup_fdce_C_D)        0.072    15.652    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                 13.251    

Slack (MET) :             13.725ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.765ns (30.224%)  route 1.766ns (69.776%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.093ns = ( 15.574 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.433    -0.647    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.268 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           1.341     1.073    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.119     1.192 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.425     1.617    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.267     1.884 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.884    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X55Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.300    15.574    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X55Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.310    15.884    
                         clock uncertainty           -0.306    15.579    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.030    15.609    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 13.725    

Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.498ns (22.138%)  route 1.752ns (77.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 15.575 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.552    -0.530    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -3.762 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.165    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    -2.080 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.433    -0.647    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.268 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           1.341     1.073    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.119     1.192 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.410     1.602    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X54Y45         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.301    15.575    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X54Y45         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.310    15.885    
                         clock uncertainty           -0.306    15.580    
    SLICE_X54Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.198    15.382    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 13.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.185ns (18.601%)  route 0.810ns (81.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.573    -0.633    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.610     0.119    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.044     0.163 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.199     0.362    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X54Y45         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.850    -0.865    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X54Y45         SRL16E                                       r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.508    -0.357    
                         clock uncertainty            0.306    -0.052    
    SLICE_X54Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047    -0.005    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.292ns (26.233%)  route 0.821ns (73.767%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.573    -0.633    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.610     0.119    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.044     0.163 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.211     0.374    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probe7[0]
    SLICE_X55Y41         LUT3 (Prop_lut3_I1_O)        0.107     0.481 r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/probeDelay1[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.481    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X55Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X55Y41         FDRE                                         r  urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.508    -0.358    
                         clock uncertainty            0.306    -0.053    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.091     0.038    urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.292ns (21.962%)  route 1.038ns (78.038%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.597    -0.611    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.760 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.231    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.205 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.573    -0.633    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.610     0.119    urllc_fifo_core_i/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.044     0.163 r  urllc_fifo_core_i/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=3, routed)           0.427     0.590    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_in[0]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.107     0.697 r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1/O
                         net (fo=1, routed)           0.000     0.697    urllc_fifo_core_i/adc/adc_axis_0/inst/ad[0]_i_1_n_0
    SLICE_X54Y44         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.850    -0.865    urllc_fifo_core_i/adc/adc_axis_0/inst/clk
    SLICE_X54Y44         FDCE                                         r  urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]/C
                         clock pessimism              0.508    -0.357    
                         clock uncertainty            0.306    -0.052    
    SLICE_X54Y44         FDCE (Hold_fdce_C_D)         0.120     0.068    urllc_fifo_core_i/adc/adc_axis_0/inst/ad_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       32.008ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.130%)  route 0.486ns (52.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X86Y59         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.486     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y59         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                 32.008    

Slack (MET) :             32.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.651%)  route 0.373ns (48.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y58         FDCE (Setup_fdce_C_D)       -0.200    32.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.800    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 32.029    

Slack (MET) :             32.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.774%)  route 0.356ns (47.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.356     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y58         FDCE (Setup_fdce_C_D)       -0.203    32.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.797    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 32.043    

Slack (MET) :             32.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y52         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.382     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y52         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 32.060    

Slack (MET) :             32.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.241%)  route 0.373ns (51.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.373     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y53         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 32.069    

Slack (MET) :             32.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.032%)  route 0.463ns (54.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.463     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y53         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 32.083    

Slack (MET) :             32.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.790ns  (logic 0.433ns (54.831%)  route 0.357ns (45.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X86Y57         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.357     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y58         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 32.135    

Slack (MET) :             32.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y52         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y52         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 32.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        8.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.645ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 2.261ns (30.518%)  route 5.148ns (69.482%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.001 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.704     6.704    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.310    15.866    
                         clock uncertainty           -0.299    15.567    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.218    15.349    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  8.645    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.198ns (29.809%)  route 5.176ns (70.191%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.938 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.732     6.669    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.310    15.866    
                         clock uncertainty           -0.299    15.567    
    SLICE_X59Y68         FDRE (Setup_fdre_C_D)       -0.207    15.360    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 2.175ns (29.769%)  route 5.131ns (70.231%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 15.554 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.915 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.687     6.602    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X55Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.278    15.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]/C
                         clock pessimism              0.310    15.865    
                         clock uncertainty           -0.299    15.566    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.225    15.341    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[11]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.259ns (30.881%)  route 5.056ns (69.119%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 15.554 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     5.999 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.612     6.611    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.278    15.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]/C
                         clock pessimism              0.310    15.865    
                         clock uncertainty           -0.299    15.566    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)       -0.199    15.367    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 2.273ns (31.035%)  route 5.051ns (68.965%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.822 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.822    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     6.013 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.607     6.620    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.310    15.866    
                         clock uncertainty           -0.299    15.567    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.188    15.379    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 2.261ns (30.940%)  route 5.047ns (69.060%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     6.001 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[1]
                         net (fo=5, routed)           0.603     6.604    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.310    15.866    
                         clock uncertainty           -0.299    15.567    
    SLICE_X59Y68         FDRE (Setup_fdre_C_D)       -0.192    15.375    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 2.198ns (30.515%)  route 5.005ns (69.485%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 15.553 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.938 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[2]
                         net (fo=5, routed)           0.561     6.499    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X55Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.277    15.553    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.310    15.864    
                         clock uncertainty           -0.299    15.565    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.220    15.345    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 2.273ns (31.499%)  route 4.943ns (68.501%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 15.554 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.822 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.822    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     6.013 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__2/O[0]
                         net (fo=5, routed)           0.499     6.512    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.278    15.554    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.310    15.865    
                         clock uncertainty           -0.299    15.566    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)       -0.203    15.363    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  8.851    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.175ns (30.208%)  route 5.025ns (69.792%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.111ns = ( 15.555 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     5.915 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[0]
                         net (fo=5, routed)           0.581     6.496    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.279    15.555    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X57Y68         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]/C
                         clock pessimism              0.310    15.866    
                         clock uncertainty           -0.299    15.567    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.217    15.350    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 2.259ns (31.382%)  route 4.939ns (68.618%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 15.552 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.378    -0.704    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.325 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          1.575     1.250    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.105     1.355 f  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          1.094     2.449    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.105     2.554 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3/O
                         net (fo=2, routed)           0.582     3.136    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.105     3.241 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.241    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.698 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__0_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.963 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1/O[1]
                         net (fo=3, routed)           0.630     4.592    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry__1_n_6
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.250     4.842 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1/O
                         net (fo=1, routed)           0.563     5.406    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.724 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.724    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__0_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     5.999 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry__1/O[3]
                         net (fo=5, routed)           0.495     6.494    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.386    15.660    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    12.745 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    14.199    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.276 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         1.276    15.552    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.310    15.863    
                         clock uncertainty           -0.299    15.564    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)       -0.211    15.353    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  8.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.252ns (27.604%)  route 0.661ns (72.396%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.661     0.142    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.187 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_5/O
                         net (fo=1, routed)           0.000     0.187    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_5_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.253 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[2]
                         net (fo=5, routed)           0.000     0.253    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[2]
    SLICE_X51Y65         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.816    -0.897    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y65         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/C
                         clock pessimism              0.508    -0.389    
                         clock uncertainty            0.299    -0.091    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.102     0.011    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.185ns (18.831%)  route 0.797ns (81.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.797     0.279    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X59Y67         LUT5 (Prop_lut5_I0_O)        0.044     0.323 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.323    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt[0]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.841    -0.872    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X59Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
                         clock pessimism              0.508    -0.364    
                         clock uncertainty            0.299    -0.066    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.105     0.039    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.955%)  route 0.661ns (78.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.489    -0.029    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.016 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.172     0.188    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.837    -0.876    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]/C
                         clock pessimism              0.508    -0.368    
                         clock uncertainty            0.299    -0.070    
    SLICE_X55Y69         FDRE (Hold_fdre_C_CE)       -0.039    -0.109    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[13]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.955%)  route 0.661ns (78.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.489    -0.029    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.016 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.172     0.188    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.837    -0.876    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]/C
                         clock pessimism              0.508    -0.368    
                         clock uncertainty            0.299    -0.070    
    SLICE_X55Y69         FDRE (Hold_fdre_C_CE)       -0.039    -0.109    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[14]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.955%)  route 0.661ns (78.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.489    -0.029    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.016 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.172     0.188    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.837    -0.876    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y69         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.508    -0.368    
                         clock uncertainty            0.299    -0.070    
    SLICE_X55Y69         FDRE (Hold_fdre_C_CE)       -0.039    -0.109    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.251ns (25.152%)  route 0.747ns (74.848%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.747     0.228    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.273 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     0.273    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry_i_6_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.338 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul_carry/O[1]
                         net (fo=5, routed)           0.000     0.338    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[1]
    SLICE_X51Y65         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.816    -0.897    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X51Y65         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/C
                         clock pessimism              0.508    -0.389    
                         clock uncertainty            0.299    -0.091    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.102     0.011    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.478ns (47.111%)  route 0.537ns (52.889%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.392    -0.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.049    -0.077 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.077    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_2_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     0.037 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[2]
                         net (fo=3, routed)           0.144     0.181    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_5
    SLICE_X53Y66         LUT4 (Prop_lut4_I2_O)        0.108     0.289 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_5/O
                         net (fo=1, routed)           0.000     0.289    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_5_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.355 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[2]
                         net (fo=5, routed)           0.000     0.355    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[5]
    SLICE_X53Y66         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X53Y66         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.102     0.010    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.423ns (41.513%)  route 0.596ns (58.487%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.392    -0.126    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X52Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.081 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.081    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.016 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.204     0.187    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.107     0.294 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_6/O
                         net (fo=1, routed)           0.000     0.294    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_6_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.359 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[1]
                         net (fo=5, routed)           0.000     0.359    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X53Y66         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X53Y66         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.102     0.010    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.256ns (25.019%)  route 0.767ns (74.981%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.767     0.249    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7/O
                         net (fo=1, routed)           0.000     0.294    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.364 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul__82_carry/O[0]
                         net (fo=5, routed)           0.000     0.364    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/mul[3]
    SLICE_X53Y66         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.815    -0.898    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X53Y66         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                         clock pessimism              0.508    -0.390    
                         clock uncertainty            0.299    -0.092    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.102     0.010    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.500%)  route 0.721ns (79.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.548    -0.660    urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y69         FDRE                                         r  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 f  urllc_fifo_core_i/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=39, routed)          0.489    -0.029    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.016 r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.232     0.248    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X55Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.864    -0.851    urllc_fifo_core_i/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.318 r  urllc_fifo_core_i/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.742    urllc_fifo_core_i/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  urllc_fifo_core_i/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=131, routed)         0.839    -0.874    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X55Y67         FDRE                                         r  urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]/C
                         clock pessimism              0.508    -0.366    
                         clock uncertainty            0.299    -0.068    
    SLICE_X55Y67         FDRE (Hold_fdre_C_CE)       -0.039    -0.107    urllc_fifo_core_i/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.354    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.287%)  route 0.475ns (57.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y59         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.475     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)       -0.164    16.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.503    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 15.680    

Slack (MET) :             15.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.107%)  route 0.375ns (51.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.375     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X65Y53         FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                 15.734    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.252%)  route 0.373ns (51.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X65Y53         FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.841ns  (logic 0.379ns (45.047%)  route 0.462ns (54.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.462     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X65Y53         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 15.753    

Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.495%)  route 0.357ns (48.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y51         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.198%)  route 0.376ns (49.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y59         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.376     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 15.879    

Slack (MET) :             15.894ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.742ns  (logic 0.379ns (51.076%)  route 0.363ns (48.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y59         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.363     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X86Y59         FDCE (Setup_fdce_C_D)       -0.031    16.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.636    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 15.894    

Slack (MET) :             15.894ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.220%)  route 0.361ns (48.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X86Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X86Y57         FDCE (Setup_fdce_C_D)       -0.033    16.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 15.894    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.538ns (9.359%)  route 5.210ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 15.523 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.838     5.042    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X33Y35         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.249    15.523    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X33Y35         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[1]/C
                         clock pessimism              0.310    15.833    
                         clock uncertainty           -0.097    15.736    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.331    15.405    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.538ns (9.359%)  route 5.210ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 15.523 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.838     5.042    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X33Y35         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.249    15.523    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X33Y35         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[4]/C
                         clock pessimism              0.310    15.833    
                         clock uncertainty           -0.097    15.736    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.331    15.405    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.538ns (9.359%)  route 5.210ns (90.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 15.523 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.838     5.042    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X33Y35         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.249    15.523    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X33Y35         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[5]/C
                         clock pessimism              0.310    15.833    
                         clock uncertainty           -0.097    15.736    
    SLICE_X33Y35         FDCE (Recov_fdce_C_CLR)     -0.331    15.405    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.541ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.538ns (9.535%)  route 5.104ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.145ns = ( 15.522 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.732     4.936    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X36Y34         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.248    15.522    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X36Y34         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[7]/C
                         clock pessimism              0.310    15.832    
                         clock uncertainty           -0.097    15.735    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.258    15.477    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 10.541    

Slack (MET) :             10.541ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/vld_reg/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.538ns (9.535%)  route 5.104ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.145ns = ( 15.522 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.732     4.936    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X36Y34         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.248    15.522    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X36Y34         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/vld_reg/C
                         clock pessimism              0.310    15.832    
                         clock uncertainty           -0.097    15.735    
    SLICE_X36Y34         FDCE (Recov_fdce_C_CLR)     -0.258    15.477    urllc_fifo_core_i/dac/dac_axis_0/inst/vld_reg
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 10.541    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.538ns (9.748%)  route 4.981ns (90.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.145ns = ( 15.522 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.609     4.813    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X35Y34         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.248    15.522    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X35Y34         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[6]/C
                         clock pessimism              0.310    15.832    
                         clock uncertainty           -0.097    15.735    
    SLICE_X35Y34         FDCE (Recov_fdce_C_CLR)     -0.331    15.404    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.595ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.538ns (9.753%)  route 4.978ns (90.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 15.523 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.606     4.810    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X35Y35         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.249    15.523    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X35Y35         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[2]/C
                         clock pessimism              0.310    15.833    
                         clock uncertainty           -0.097    15.736    
    SLICE_X35Y35         FDCE (Recov_fdce_C_CLR)     -0.331    15.405    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                 10.595    

Slack (MET) :             10.595ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 0.538ns (9.753%)  route 4.978ns (90.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 15.523 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.606     4.810    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X35Y35         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.249    15.523    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X35Y35         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[3]/C
                         clock pessimism              0.310    15.833    
                         clock uncertainty           -0.097    15.736    
    SLICE_X35Y35         FDCE (Recov_fdce_C_CLR)     -0.331    15.405    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                 10.595    

Slack (MET) :             10.597ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.538ns (9.757%)  route 4.976ns (90.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.145ns = ( 15.522 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.603     4.808    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X33Y34         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.248    15.522    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X33Y34         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[0]/C
                         clock pessimism              0.310    15.832    
                         clock uncertainty           -0.097    15.735    
    SLICE_X33Y34         FDCE (Recov_fdce_C_CLR)     -0.331    15.404    urllc_fifo_core_i/dac/dac_axis_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 10.597    

Slack (MET) :             10.641ns  (required time - arrival time)
  Source:                 urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_core_i/dac/dac_axis_0/inst/da_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.538ns (9.729%)  route 4.992ns (90.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 15.582 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.376    -0.706    urllc_fifo_core_i/core/reset_static/U0/slowest_sync_clk
    SLICE_X50Y91         FDRE                                         r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433    -0.273 r  urllc_fifo_core_i/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=35, routed)          4.372     4.099    urllc_fifo_core_i/dac/dac_axis_0/inst/resetn
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.105     4.204 f  urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2/O
                         net (fo=17, routed)          0.619     4.823    urllc_fifo_core_i/dac/dac_axis_0/inst/da[7]_i_2_n_0
    SLICE_X28Y29         FDCE                                         f  urllc_fifo_core_i/dac/dac_axis_0/inst/da_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000    16.667    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       1.308    15.582    urllc_fifo_core_i/dac/dac_axis_0/inst/clk
    SLICE_X28Y29         FDCE                                         r  urllc_fifo_core_i/dac/dac_axis_0/inst/da_reg[0]/C
                         clock pessimism              0.310    15.892    
                         clock uncertainty           -0.097    15.795    
    SLICE_X28Y29         FDCE (Recov_fdce_C_CLR)     -0.331    15.464    urllc_fifo_core_i/dac/dac_axis_0/inst/da_reg[0]
  -------------------------------------------------------------------
                         required time                         15.464    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 10.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X62Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X62Y52         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X62Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X62Y52         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X63Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X63Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X63Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X63Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.580    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X63Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.849    -0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X63Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.742%)  route 0.136ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.581    -0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X83Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.742%)  route 0.136ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.581    -0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X83Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.742%)  route 0.136ns (45.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.581    -0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDPE (Prop_fdpe_C_Q)         0.164    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y59         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_pl_50M (IN)
                         net (fo=0)                   0.000     0.000    urllc_fifo_core_i/core/clk_static/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  urllc_fifo_core_i/core/clk_static/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    urllc_fifo_core_i/core/clk_static/inst/clk_in1_urllc_fifo_core_clk_static_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  urllc_fifo_core_i/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    urllc_fifo_core_i/core/clk_static/inst/clk_out1_urllc_fifo_core_clk_static_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  urllc_fifo_core_i/core/clk_static/inst/clkout1_buf/O
                         net (fo=13483, routed)       0.851    -0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X83Y59         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.694ns (23.606%)  route 2.246ns (76.394%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.285    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.366    36.391    
                         clock uncertainty           -0.035    36.356    
    SLICE_X66Y65         FDCE (Recov_fdce_C_CLR)     -0.292    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 29.671    

Slack (MET) :             29.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.694ns (23.606%)  route 2.246ns (76.394%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.285    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.366    36.391    
                         clock uncertainty           -0.035    36.356    
    SLICE_X66Y65         FDCE (Recov_fdce_C_CLR)     -0.258    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 29.705    

Slack (MET) :             29.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.694ns (23.606%)  route 2.246ns (76.394%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.285    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.366    36.391    
                         clock uncertainty           -0.035    36.356    
    SLICE_X66Y65         FDCE (Recov_fdce_C_CLR)     -0.258    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 29.705    

Slack (MET) :             29.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.694ns (23.606%)  route 2.246ns (76.394%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.285    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.366    36.391    
                         clock uncertainty           -0.035    36.356    
    SLICE_X66Y65         FDCE (Recov_fdce_C_CLR)     -0.258    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 29.705    

Slack (MET) :             29.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.694ns (23.606%)  route 2.246ns (76.394%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.508     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.285    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.366    36.391    
                         clock uncertainty           -0.035    36.356    
    SLICE_X66Y65         FDCE (Recov_fdce_C_CLR)     -0.258    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 29.705    

Slack (MET) :             29.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.694ns (24.603%)  route 2.127ns (75.397%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.284    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.366    36.390    
                         clock uncertainty           -0.035    36.355    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.292    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.063    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 29.789    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.694ns (24.603%)  route 2.127ns (75.397%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.284    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.366    36.390    
                         clock uncertainty           -0.035    36.355    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.258    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.097    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 29.823    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.694ns (24.603%)  route 2.127ns (75.397%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.284    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.366    36.390    
                         clock uncertainty           -0.035    36.355    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.258    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.097    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 29.823    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.694ns (24.603%)  route 2.127ns (75.397%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.284    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.366    36.390    
                         clock uncertainty           -0.035    36.355    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.258    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.097    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 29.823    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.694ns (24.603%)  route 2.127ns (75.397%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.925     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.379     3.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.698     4.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X80Y67         LUT6 (Prop_lut6_I3_O)        0.105     4.635 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.919     5.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.105     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     5.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X67Y68         LUT1 (Prop_lut1_I0_O)        0.105     5.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.663    34.663    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.284    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.366    36.390    
                         clock uncertainty           -0.035    36.355    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.258    36.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.097    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                 29.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.171     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.762%)  route 0.181ns (56.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.762%)  route 0.181ns (56.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.762%)  route 0.181ns (56.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.762%)  route 0.181ns (56.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.998     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X86Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.130     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X86Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.389     1.624    
    SLICE_X86Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.372    





