

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1'
================================================================
* Date:           Tue Dec 13 19:17:19 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_1  |       12|       12|         3|          1|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_round_key_V_1_reload_read = read i1408 @_ssdm_op_Read.ap_auto.i1408, i1408 %p_round_key_V_1_reload"   --->   Operation 7 'read' 'p_round_key_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_2"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc92"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i6 %i_2" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%icmp_ln177 = icmp_ult  i6 %i, i6 44" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 12 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.end94.exitStub, void %for.inc92.split" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 14 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i, i32 2, i32 5" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 15 'partselect' 'tmp_s' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i, i5 0"   --->   Operation 16 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln186 = or i11 %shl_ln2, i11 32"   --->   Operation 17 'or' 'or_ln186' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%add_ln186 = add i11 %or_ln186, i11 32"   --->   Operation 18 'add' 'add_ln186' <Predicate = (icmp_ln177)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln177 = add i6 %i, i6 4" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 19 'add' 'add_ln177' <Predicate = (icmp_ln177)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln177 = store i6 %add_ln177, i6 %i_2" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 20 'store' 'store_ln177' <Predicate = (icmp_ln177)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i11 %shl_ln2"   --->   Operation 21 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (5.94ns)   --->   "%lshr_ln186 = lshr i1408 %p_round_key_V_1_reload_read, i1408 %zext_ln186_1"   --->   Operation 22 'lshr' 'lshr_ln186' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i1408 %lshr_ln186"   --->   Operation 23 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i11 %or_ln186"   --->   Operation 24 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (5.94ns)   --->   "%lshr_ln186_1 = lshr i1408 %p_round_key_V_1_reload_read, i1408 %zext_ln186_2"   --->   Operation 25 'lshr' 'lshr_ln186_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i1408 %lshr_ln186_1"   --->   Operation 26 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i11 %add_ln186"   --->   Operation 27 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (5.94ns)   --->   "%lshr_ln186_2 = lshr i1408 %p_round_key_V_1_reload_read, i1408 %zext_ln186_3"   --->   Operation 28 'lshr' 'lshr_ln186_2' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i1408 %lshr_ln186_2"   --->   Operation 29 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186_3)   --->   "%or_ln186_1 = or i11 %shl_ln2, i11 96"   --->   Operation 30 'or' 'or_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln186_3)   --->   "%zext_ln186_4 = zext i11 %or_ln186_1"   --->   Operation 31 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (5.94ns) (out node of the LUT)   --->   "%lshr_ln186_3 = lshr i1408 %p_round_key_V_1_reload_read, i1408 %zext_ln186_4"   --->   Operation 32 'lshr' 'lshr_ln186_3' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i1408 %lshr_ln186_3"   --->   Operation 33 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 34 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %tmp_s"   --->   Operation 35 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = getelementptr i128 %this_round_keys, i64 0, i64 %zext_ln186"   --->   Operation 36 'getelementptr' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln186, i32 %trunc_ln186_1, i32 %trunc_ln186_2, i32 %trunc_ln186_3"   --->   Operation 37 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln368 = store i128 %p_Result_s, i4 %p_Val2_s"   --->   Operation 38 'store' 'store_ln368' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc92" [../hw-impl/src/pynqrypt.cpp:177]   --->   Operation 39 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_round_key_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                         (alloca           ) [ 0100]
p_round_key_V_1_reload_read (read             ) [ 0110]
store_ln0                   (store            ) [ 0000]
br_ln0                      (br               ) [ 0000]
i                           (load             ) [ 0000]
specpipeline_ln0            (specpipeline     ) [ 0000]
icmp_ln177                  (icmp             ) [ 0110]
empty                       (speclooptripcount) [ 0000]
br_ln177                    (br               ) [ 0000]
tmp_s                       (partselect       ) [ 0111]
shl_ln2                     (bitconcatenate   ) [ 0110]
or_ln186                    (or               ) [ 0110]
add_ln186                   (add              ) [ 0110]
add_ln177                   (add              ) [ 0000]
store_ln177                 (store            ) [ 0000]
zext_ln186_1                (zext             ) [ 0000]
lshr_ln186                  (lshr             ) [ 0000]
trunc_ln186                 (trunc            ) [ 0101]
zext_ln186_2                (zext             ) [ 0000]
lshr_ln186_1                (lshr             ) [ 0000]
trunc_ln186_1               (trunc            ) [ 0101]
zext_ln186_3                (zext             ) [ 0000]
lshr_ln186_2                (lshr             ) [ 0000]
trunc_ln186_2               (trunc            ) [ 0101]
or_ln186_1                  (or               ) [ 0000]
zext_ln186_4                (zext             ) [ 0000]
lshr_ln186_3                (lshr             ) [ 0000]
trunc_ln186_3               (trunc            ) [ 0101]
specloopname_ln177          (specloopname     ) [ 0000]
zext_ln186                  (zext             ) [ 0000]
p_Val2_s                    (getelementptr    ) [ 0000]
p_Result_s                  (bitconcatenate   ) [ 0000]
store_ln368                 (store            ) [ 0000]
br_ln177                    (br               ) [ 0000]
ret_ln0                     (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_round_key_V_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_round_key_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_round_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1408"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_round_key_V_1_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1408" slack="0"/>
<pin id="54" dir="0" index="1" bw="1408" slack="0"/>
<pin id="55" dir="1" index="2" bw="1408" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_round_key_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_Val2_s_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln368_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="128" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="6" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln177_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="6" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_s_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="0" index="3" bw="4" slack="0"/>
<pin id="90" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="shl_ln2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="or_ln186_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln186_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln177_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln177_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="6" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln186_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="lshr_ln186_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1408" slack="1"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln186_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1408" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln186_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="1"/>
<pin id="140" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="lshr_ln186_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1408" slack="1"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln186_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1408" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln186_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="1"/>
<pin id="152" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lshr_ln186_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1408" slack="1"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_2/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln186_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1408" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="or_ln186_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="1"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln186_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="1" index="1" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_4/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lshr_ln186_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1408" slack="1"/>
<pin id="173" dir="0" index="1" bw="11" slack="0"/>
<pin id="174" dir="1" index="2" bw="1408" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186_3/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln186_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1408" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln186_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="2"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Result_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="32" slack="1"/>
<pin id="189" dir="0" index="4" bw="32" slack="1"/>
<pin id="190" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_2_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_round_key_V_1_reload_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1408" slack="1"/>
<pin id="202" dir="1" index="1" bw="1408" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_1_reload_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln177_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_s_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="2"/>
<pin id="214" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="217" class="1005" name="shl_ln2_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="1"/>
<pin id="219" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="or_ln186_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="or_ln186 "/>
</bind>
</comp>

<comp id="228" class="1005" name="add_ln186_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="1"/>
<pin id="230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186 "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln186_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="238" class="1005" name="trunc_ln186_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="trunc_ln186_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="trunc_ln186_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="76" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="76" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="76" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="129" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="162" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="5"/><net_sink comp="65" pin=1"/></net>

<net id="196"><net_src comp="48" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="203"><net_src comp="52" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="211"><net_src comp="79" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="85" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="220"><net_src comp="95" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="226"><net_src comp="103" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="231"><net_src comp="109" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="236"><net_src comp="134" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="241"><net_src comp="146" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="246"><net_src comp="158" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="251"><net_src comp="176" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="184" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_round_keys | {3 }
 - Input state : 
	Port: aes_generate_round_keys_Pipeline_VITIS_LOOP_177_1 : p_round_key_V_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln177 : 2
		br_ln177 : 3
		tmp_s : 2
		shl_ln2 : 2
		or_ln186 : 3
		add_ln186 : 3
		add_ln177 : 2
		store_ln177 : 3
	State 2
		lshr_ln186 : 1
		trunc_ln186 : 2
		lshr_ln186_1 : 1
		trunc_ln186_1 : 2
		lshr_ln186_2 : 1
		trunc_ln186_2 : 2
		lshr_ln186_3 : 1
		trunc_ln186_3 : 2
	State 3
		p_Val2_s : 1
		store_ln368 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |            lshr_ln186_fu_129           |    0    |   2171  |
|   lshr   |           lshr_ln186_1_fu_141          |    0    |   2171  |
|          |           lshr_ln186_2_fu_153          |    0    |   2171  |
|          |           lshr_ln186_3_fu_171          |    0    |   2171  |
|----------|----------------------------------------|---------|---------|
|    add   |            add_ln186_fu_109            |    0    |    12   |
|          |            add_ln177_fu_115            |    0    |    14   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln177_fu_79            |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|   read   | p_round_key_V_1_reload_read_read_fu_52 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|               tmp_s_fu_85              |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|bitconcatenate|              shl_ln2_fu_95             |    0    |    0    |
|          |            p_Result_s_fu_184           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|    or    |             or_ln186_fu_103            |    0    |    0    |
|          |            or_ln186_1_fu_162           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           zext_ln186_1_fu_126          |    0    |    0    |
|          |           zext_ln186_2_fu_138          |    0    |    0    |
|   zext   |           zext_ln186_3_fu_150          |    0    |    0    |
|          |           zext_ln186_4_fu_167          |    0    |    0    |
|          |            zext_ln186_fu_180           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           trunc_ln186_fu_134           |    0    |    0    |
|   trunc  |          trunc_ln186_1_fu_146          |    0    |    0    |
|          |          trunc_ln186_2_fu_158          |    0    |    0    |
|          |          trunc_ln186_3_fu_176          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |   8720  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln186_reg_228         |   11   |
|            i_2_reg_193            |    6   |
|         icmp_ln177_reg_208        |    1   |
|          or_ln186_reg_223         |   11   |
|p_round_key_V_1_reload_read_reg_200|  1408  |
|          shl_ln2_reg_217          |   11   |
|           tmp_s_reg_212           |    4   |
|       trunc_ln186_1_reg_238       |   32   |
|       trunc_ln186_2_reg_243       |   32   |
|       trunc_ln186_3_reg_248       |   32   |
|        trunc_ln186_reg_233        |   32   |
+-----------------------------------+--------+
|               Total               |  1580  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  8720  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1580  |    -   |
+-----------+--------+--------+
|   Total   |  1580  |  8720  |
+-----------+--------+--------+
