;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <-12, @10
	ADD 5, -109
	SPL 0, <-22
	JMZ 100, #300
	SUB <-27, 459
	SLT 129, 0
	SUB 9, <-1
	CMP 290, 0
	MOV -7, <-20
	SPL <37, @930
	SPL <37, @930
	SUB 9, <-1
	SPL 0, -2
	SLT 121, 0
	SUB @121, 106
	SPL <121, 100
	ADD 300, 90
	SPL -505, 2
	SUB 9, <-1
	SUB #0, -2
	SLT 121, 0
	SLT 129, 0
	SUB #12, @0
	SUB 9, <-1
	SUB @127, 106
	SPL <121, 100
	SUB @127, 106
	SLT 121, 0
	SLT 121, 0
	ADD 300, 90
	SUB -1, <-29
	SPL <121, 100
	SUB 1, <-1
	SUB -1, <-29
	SLT 121, 0
	JMN 0, <753
	JMN 0, <753
	MOV -7, <-20
	SPL <121, 100
	SPL <121, 100
	SPL <121, 100
	SLT 121, 0
	SUB 12, @10
	SUB 121, 0
	SUB 9, <-1
	CMP -207, <-120
