v1
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult8|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult6|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult5|mult_oo21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult3|mult_so21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult29|mult_9n21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult0|mult_9n21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult26|mult_so21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult24|mult_oo21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult23|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fi|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult21|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult8|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult6|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult5|mult_oo21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult3|mult_so21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult29|mult_9n21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult0|mult_9n21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult26|mult_so21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult24|mult_oo21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult23|mult_no21:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,SIMPLE_18_BIT_MULTIPLIERS,DDC_filt:fq|DDC_filt_stage2:u_DDC_filt_stage2|lpm_mult:Mult21|mult_no21:auto_generated|mac_out2,
