#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri May 31 13:05:43 2024
# Process ID: 33845
# Current directory: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1
# Command line: vivado -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
# Log file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper.vdi
# Journal file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/vivado.jou
# Running On: fasic-beast2.fnal.gov, OS: Linux, CPU Frequency: 1540.563 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2998.172 ; gain = 2.023 ; free physical = 40897 ; free virtual = 397220
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.215 ; gain = 104.043 ; free physical = 40953 ; free virtual = 397283
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3102.215 ; gain = 0.000 ; free physical = 40028 ; free virtual = 396357
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3103.242 ; gain = 1.027 ; free physical = 40008 ; free virtual = 396338
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.289 ; gain = 0.000 ; free physical = 40053 ; free virtual = 396378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3207.289 ; gain = 105.074 ; free physical = 40053 ; free virtual = 396378
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.289 ; gain = 0.000 ; free physical = 40042 ; free virtual = 396365

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17d365adf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3409.090 ; gain = 201.801 ; free physical = 39879 ; free virtual = 396202

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef581ac1

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3655.199 ; gain = 0.004 ; free physical = 39600 ; free virtual = 395925
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 169be0716

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3655.199 ; gain = 0.004 ; free physical = 39600 ; free virtual = 395925
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 147 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 169a9f1a1

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3655.199 ; gain = 0.004 ; free physical = 39585 ; free virtual = 395912
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 600 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 169a9f1a1

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3687.215 ; gain = 32.020 ; free physical = 39578 ; free virtual = 395904
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 169a9f1a1

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3687.215 ; gain = 32.020 ; free physical = 39578 ; free virtual = 395904
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 169a9f1a1

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3687.215 ; gain = 32.020 ; free physical = 39577 ; free virtual = 395904
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |             147  |                                              0  |
|  Sweep                        |               0  |             600  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3687.215 ; gain = 0.000 ; free physical = 39576 ; free virtual = 395903
Ending Logic Optimization Task | Checksum: 11d686d1c

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3687.215 ; gain = 32.020 ; free physical = 39576 ; free virtual = 395903

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11d686d1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3687.215 ; gain = 0.000 ; free physical = 39572 ; free virtual = 395899

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11d686d1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3687.215 ; gain = 0.000 ; free physical = 39572 ; free virtual = 395899

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3687.215 ; gain = 0.000 ; free physical = 39572 ; free virtual = 395899
Ending Netlist Obfuscation Task | Checksum: 11d686d1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3687.215 ; gain = 0.000 ; free physical = 39572 ; free virtual = 395899
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3687.215 ; gain = 479.926 ; free physical = 39572 ; free virtual = 395898
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3735.238 ; gain = 40.023 ; free physical = 39540 ; free virtual = 395870
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 5014.625 ; gain = 1279.387 ; free physical = 38529 ; free virtual = 394858
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38725 ; free virtual = 395040
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f4d8a7d9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38725 ; free virtual = 395040
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38725 ; free virtual = 395041

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a75ff898

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38705 ; free virtual = 395024

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19d8a4b9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38672 ; free virtual = 394995

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19d8a4b9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38672 ; free virtual = 394995
Phase 1 Placer Initialization | Checksum: 19d8a4b9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38674 ; free virtual = 394997

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 11a89b5b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38648 ; free virtual = 394971

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 11a89b5b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38636 ; free virtual = 394951

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 11a89b5b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5014.625 ; gain = 0.000 ; free physical = 38693 ; free virtual = 395016

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: f864b3b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5042.977 ; gain = 28.352 ; free physical = 38698 ; free virtual = 395021

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: f864b3b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5042.977 ; gain = 28.352 ; free physical = 38698 ; free virtual = 395021
Phase 2.1.1 Partition Driven Placement | Checksum: f864b3b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5042.977 ; gain = 28.352 ; free physical = 38699 ; free virtual = 395022
Phase 2.1 Floorplanning | Checksum: 12713c4c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5042.977 ; gain = 28.352 ; free physical = 38698 ; free virtual = 395021

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12713c4c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5042.977 ; gain = 28.352 ; free physical = 38698 ; free virtual = 395021

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12713c4c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5042.977 ; gain = 28.352 ; free physical = 38699 ; free virtual = 395022

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 11 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5058.008 ; gain = 0.000 ; free physical = 38479 ; free virtual = 394802

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1127e9376

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38477 ; free virtual = 394801
Phase 2.4 Global Placement Core | Checksum: a1457463

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38527 ; free virtual = 394851
Phase 2 Global Placement | Checksum: a1457463

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38528 ; free virtual = 394853

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e01b8adc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38522 ; free virtual = 394850

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151164cbc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38514 ; free virtual = 394842

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b4160f9b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38484 ; free virtual = 394812

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 14084d35a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38480 ; free virtual = 394808

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 185fefe2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38460 ; free virtual = 394788
Phase 3.3.3 Slice Area Swap | Checksum: 185fefe2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38460 ; free virtual = 394788
Phase 3.3 Small Shape DP | Checksum: 1db25f1ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38484 ; free virtual = 394812

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1d4a3c1b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38483 ; free virtual = 394811

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1c2fce6a6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38483 ; free virtual = 394811
Phase 3 Detail Placement | Checksum: 1c2fce6a6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38484 ; free virtual = 394811

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27017687c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.977 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ab11e0aa

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5058.008 ; gain = 0.000 ; free physical = 38474 ; free virtual = 394813
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19b0de877

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5058.008 ; gain = 0.000 ; free physical = 38474 ; free virtual = 394814
Phase 4.1.1.1 BUFG Insertion | Checksum: 27017687c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38475 ; free virtual = 394815

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.977. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23666b88a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38475 ; free virtual = 394815

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38476 ; free virtual = 394816
Phase 4.1 Post Commit Optimization | Checksum: 23666b88a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5058.008 ; gain = 43.383 ; free physical = 38476 ; free virtual = 394816
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5075.004 ; gain = 0.000 ; free physical = 38431 ; free virtual = 394763

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3008d201d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38442 ; free virtual = 394774

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3008d201d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38442 ; free virtual = 394774
Phase 4.3 Placer Reporting | Checksum: 3008d201d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38442 ; free virtual = 394774

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5075.004 ; gain = 0.000 ; free physical = 38442 ; free virtual = 394774

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38442 ; free virtual = 394774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b90ec362

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38442 ; free virtual = 394774
Ending Placer Task | Checksum: 1f5262e0c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38442 ; free virtual = 394774
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 5075.004 ; gain = 60.379 ; free physical = 38616 ; free virtual = 394948
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5075.004 ; gain = 0.000 ; free physical = 38606 ; free virtual = 394942
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.64 . Memory (MB): peak = 5075.004 ; gain = 0.000 ; free physical = 38584 ; free virtual = 394918
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5075.004 ; gain = 0.000 ; free physical = 38626 ; free virtual = 394959
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5075.004 ; gain = 0.000 ; free physical = 38606 ; free virtual = 394944
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ed954d15 ConstDB: 0 ShapeSum: 3d6a7964 RouteDB: ca266793
Nodegraph reading from file.  Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.94 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38463 ; free virtual = 394804
Post Restoration Checksum: NetGraph: a3fe8ead NumContArr: 8ad89fe8 Constraints: 21b62cbd Timing: 0
Phase 1 Build RT Design | Checksum: 1508d5b52

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38575 ; free virtual = 394916

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1508d5b52

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38515 ; free virtual = 394856

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1508d5b52

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38515 ; free virtual = 394856

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 136aca105

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38514 ; free virtual = 394855

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25aba009d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38513 ; free virtual = 394854
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.995  | TNS=0.000  | WHS=-0.006 | THS=-0.006 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 513
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 453
  Number of Partially Routed Nets     = 60
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 242e1b952

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38512 ; free virtual = 394851

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 242e1b952

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38510 ; free virtual = 394850
Phase 3 Initial Routing | Checksum: 22443208c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38475 ; free virtual = 394814

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.768  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 24488a2a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38462 ; free virtual = 394801

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1fc3e9ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38462 ; free virtual = 394801
Phase 4 Rip-up And Reroute | Checksum: 1fc3e9ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38462 ; free virtual = 394801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fc3e9ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38466 ; free virtual = 394805

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fc3e9ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38466 ; free virtual = 394805
Phase 5 Delay and Skew Optimization | Checksum: 1fc3e9ce4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38466 ; free virtual = 394805

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f369d9f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38471 ; free virtual = 394809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.768  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2aecb5755

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38471 ; free virtual = 394809
Phase 6 Post Hold Fix | Checksum: 2aecb5755

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38471 ; free virtual = 394809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0827766 %
  Global Horizontal Routing Utilization  = 0.0302058 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 272bd2dd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38467 ; free virtual = 394805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 272bd2dd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38466 ; free virtual = 394804

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 272bd2dd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38468 ; free virtual = 394806

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 272bd2dd1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38471 ; free virtual = 394809

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.768  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 272bd2dd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38470 ; free virtual = 394808
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38560 ; free virtual = 394897

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5075.012 ; gain = 0.008 ; free physical = 38560 ; free virtual = 394898
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5075.012 ; gain = 0.000 ; free physical = 38551 ; free virtual = 394894
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 31 13:08:22 2024...
