{"version":3,"sources":["../../src/cpu/lowLevel.ts"],"names":["LoadRegister","register","cpu","registers","CompareToRegister","mmu","value","undefined","Error","previous","next","setFFromParts","RotateLeftThroughCarry","newFC","newValue","fC","newF","FLAG_C_MASK","FLAG_Z_MASK","f","ReadMemoryWord","readBigEndianWord","ReadMemory","readByte","WriteWordFromGroupedRegisterAddress","address","writeByte","BitFlags","t","flag","FLAG_Z_BIT","JR_FLAGS","JrCheck","pc","WordValueToSignedByte","WriteByteFromOperandAddress","WriteWordFromOperandAddress","writeWordBigEndian","StoreInRegister","WriteMemoryHighByteFromOperandAddress","operand","WriteMemoryLowByteFromOperandAddress","WriteMemoryFromRegisterAddress","InternalDelay","WriteMemoryWordHighByteFromStackPointer","sp","WriteMemoryWordLowByteFromStackPointer","SetRegister","LoadOperand","byte","LoadWordOperand","IncrementRegister","XOrRegister","a","DecrementRegister"],"mappings":";;;;;;;AACA;;AAQA;;;;;;;;;;IAwBaA,Y;;;AAIX,wBAAmBC,QAAnB,EAAuC;AAAA;;AAAA,oCAHD,CAGC;;AAAA;;AACrC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAEcC,G,EAA+B;AAC5C,aAAOA,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,CAAP;AACD;;;;;;;;IAGUG,iB;;;AAIX,6BAAmBH,QAAnB,EAAuC;AAAA;;AAAA,oCAHD,CAGC;;AAAA;;AACrC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAGCC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,UAAMC,QAAQ,GAAGP,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,CAAjB;AACA,UAAMS,IAAI,GAAGD,QAAQ,GAAGH,KAAxB;AACAJ,MAAAA,GAAG,CAACC,SAAJ,CAAcQ,aAAd,CACED,IAAI,KAAK,IADX,EAEE,CAFF,EAGE,CAACD,QAAQ,GAAG,GAAZ,KAAoBH,KAAK,GAAG,GAA5B,IAAmC,CAHrC,EAIEI,IAAI,GAAG,CAJT;AAMA,aAAOA,IAAP;AACD;;;;;;;;IAGUE,sB;;;AAIX,kCAAmBX,QAAnB,EAA2C;AAAA;;AAAA,oCAHL,CAGK;;AAAA;;AACzC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAEcC,G,EAA+B;AAC5C,UAAMW,KAAe,GACnB,CAACX,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,IAAgC,KAAK,CAAtC,MAA8C,CAA9C,GAAkD,CAAlD,GAAsD,CADxD;AAEA,UAAMa,QAAQ,GAAG,CAACZ,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,KAAgC,CAAjC,IAAsCC,GAAG,CAACC,SAAJ,CAAcY,EAArE;AACAb,MAAAA,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,IAA+Ba,QAA/B;AACA,UAAIE,IAAI,GAAG,IAAX;;AACA,UAAIH,KAAK,KAAK,CAAd,EAAiB;AACfG,QAAAA,IAAI,IAAIC,sBAAR;AACD,OAFD,MAEO;AACLD,QAAAA,IAAI,IAAI,CAACC,sBAAT;AACD;;AACD,UAAIH,QAAQ,KAAK,CAAjB,EAAoB;AAClBE,QAAAA,IAAI,IAAIE,sBAAR;AACD;;AACDhB,MAAAA,GAAG,CAACC,SAAJ,CAAcgB,CAAd,GAAkBH,IAAlB;AACD;;;;;;;;IAGUI,c;;;;;;oCAC2B,C;;;;;4BAGpClB,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,aAAOH,GAAG,CAACgB,iBAAJ,CAAsBf,KAAtB,CAAP;AACD;;;;;;;;IAGUgB,U;;;;;;oCAC2B,C;;;;;4BAGpCpB,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,aAAOH,GAAG,CAACkB,QAAJ,CAAajB,KAAb,CAAP;AACD;;;;;;;;IAGUkB,mC;;;AAIX,+CAAmBvB,QAAnB,EAAuD;AAAA;;AAAA,oCAHjB,CAGiB;;AAAA;;AACrD,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAGCC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,UAAMiB,OAAO,GAAGvB,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,CAAhB;AACAI,MAAAA,GAAG,CAACqB,SAAJ,CAAcD,OAAd,EAAuBnB,KAAvB;AACD;;;;;;;;IAGUqB,Q;;;AAIX,oBAAmB1B,QAAnB,EAA2C;AAAA;;AAAA,oCAHL,CAGK;;AAAA;;AACzC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAEcC,G,EAA+B;AAC5C,UAAM0B,CAAC,GAAG1B,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,IAA+BiB,sBAAzC;AACA,UAAMW,IAAI,GAAG,QAAQ,CAAC,CAACD,CAAC,GAAG,IAAL,MAAe,CAAf,GAAmB,CAAnB,GAAuB,CAAxB,KAA8BE,qBAAtC,CAAb;AACA5B,MAAAA,GAAG,CAACC,SAAJ,CAAcgB,CAAd,IAAmB,IAAnB;AACAjB,MAAAA,GAAG,CAACC,SAAJ,CAAcgB,CAAd,IAAmBU,IAAnB;AACD;;;;;;;AAII,IAAME,QAA+B,GAAG,CAAC,KAAD,EAAQ,IAAR,EAAc,IAAd,EAAoB,KAApB,CAAxC;;;IAEMC,O;;;AAIX,mBAAmBH,IAAnB,EAAiC;AAAA;;AAAA,oCAHK,CAGL;;AAAA;;AAC/B,SAAKA,IAAL,GAAYA,IAAZ;AACD;;;;4BAGC3B,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AAED,UAAI,KAAKqB,IAAT,EAAe;AACb;AACA3B,QAAAA,GAAG,CAACC,SAAJ,CAAc8B,EAAd,IAAoB3B,KAApB;AACD;AACF;;;;;;;;IAGU4B,qB;;;;;;oCAC2B,C;;;;;4BAGpChC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AAED,aAAO,kCAAsBF,KAAtB,CAAP;AACD;;;;;AAGH;;;;;;;IAGa6B,2B;;;;;;oCAC2B,E;;;;;4BAGpCjC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,UAAMiB,OAAO,GAAGpB,GAAG,CAACgB,iBAAJ,CAAsBnB,GAAG,CAACC,SAAJ,CAAc8B,EAApC,CAAhB;AACA5B,MAAAA,GAAG,CAACqB,SAAJ,CAAcD,OAAd,EAAuBnB,KAAvB;AACAJ,MAAAA,GAAG,CAACC,SAAJ,CAAc8B,EAAd,IAAoB,CAApB;AACD;;;;;AAGH;;;;;;;IAGaG,2B;;;;;;oCAC2B,E;;;;;4BAGpClC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,UAAMiB,OAAO,GAAGpB,GAAG,CAACgB,iBAAJ,CAAsBnB,GAAG,CAACC,SAAJ,CAAc8B,EAApC,CAAhB;AACA5B,MAAAA,GAAG,CAACgC,kBAAJ,CAAuBZ,OAAvB,EAAgCnB,KAAhC;AACAJ,MAAAA,GAAG,CAACC,SAAJ,CAAc8B,EAAd,IAAoB,CAApB;AACD;;;;;;;;IAGUK,e;;;AAIX,2BAAmBrC,QAAnB,EAAuC;AAAA;;AAAA,oCAHD,CAGC;;AAAA;;AACrC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAGCC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,mBAAV,CAAN;AACD;;AACDN,MAAAA,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,IAA+BK,KAA/B;AACD;;;;;;;;IAGUiC,qC;;;;;;oCAE2B,C;;;;;4BAGpCrC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,UAAMgC,OAAO,GAAGnC,GAAG,CAACkB,QAAJ,CAAarB,GAAG,CAACC,SAAJ,CAAc8B,EAA3B,CAAhB;AACA5B,MAAAA,GAAG,CAACqB,SAAJ,CAAc,SAASc,OAAT,GAAmB,CAAjC,EAAoClC,KAAK,IAAI,CAA7C;AACA,aAAOA,KAAP;AACD;;;;;;;;IAGUmC,oC;;;;;;oCAC2B,C;;;;;4BAGpCvC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACD,UAAMgC,OAAO,GAAGnC,GAAG,CAACkB,QAAJ,CAAarB,GAAG,CAACC,SAAJ,CAAc8B,EAA3B,CAAhB;AACA5B,MAAAA,GAAG,CAACqB,SAAJ,CAAc,SAASc,OAAvB,EAAgClC,KAAK,GAAG,GAAxC;AACA,aAAOA,KAAP;AACD;;;;;;;;IAGUoC,8B;;;AAIX,0CAAmBzC,QAAnB,EAAuC;AAAA;;AAAA,oCAHD,CAGC;;AAAA;;AACrC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAGCC,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACDH,MAAAA,GAAG,CAACgC,kBAAJ,CAAuB,SAASnC,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,CAAhC,EAA8DK,KAA9D;AACD;;;;;;;;IAGUqC,a;;;;;;oCAC2B,C;;;;;4BAGpCzC,G,EACAG,G,EACAC,K,EACqB;AACrB,aAAOA,KAAP;AACD;;;;;;;;IAGUsC,uC;;;;;;oCAE2B,C;;;;;4BAGpC1C,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACDH,MAAAA,GAAG,CAACqB,SAAJ,CAAcxB,GAAG,CAACC,SAAJ,CAAc0C,EAAd,GAAmB,CAAjC,EAAoCvC,KAAK,IAAI,CAA7C;AACA,aAAOA,KAAP;AACD;;;;;;;;IAGUwC,sC;;;;;;oCAE2B,C;;;;;4BAGpC5C,G,EACAG,G,EACAC,K,EACqB;AACrB,UAAIA,KAAK,KAAKC,SAAd,EAAyB;AACvB,cAAM,IAAIC,KAAJ,CAAU,iBAAV,CAAN;AACD;;AACDH,MAAAA,GAAG,CAACqB,SAAJ,CAAcxB,GAAG,CAACC,SAAJ,CAAc0C,EAA5B,EAAgCvC,KAAK,GAAG,GAAxC;AACA,aAAOA,KAAP;AACD;;;;;;;;IAGUyC,W;;;AAKX,uBAAmB9C,QAAnB,EAAuCK,KAAvC,EAAyD;AAAA;;AAAA,oCAJnB,CAImB;;AAAA;;AAAA;;AACvD,SAAKL,QAAL,GAAgBA,QAAhB;AACA,SAAKK,KAAL,GAAaA,KAAb;AACD;;;;4BAEcJ,G,EAA+B;AAC5CA,MAAAA,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,IAA+B,KAAKK,KAApC;AACD;;;;KAGH;;;;;IACa0C,W;;;;;;oCAC2B,C;;;;;4BAEvB9C,G,EAAUG,G,EAA+B;AACtD,UAAM4C,IAAI,GAAG5C,GAAG,CAACkB,QAAJ,CAAarB,GAAG,CAACC,SAAJ,CAAc8B,EAA3B,CAAb;AACA/B,MAAAA,GAAG,CAACC,SAAJ,CAAc8B,EAAd;AACA,aAAOgB,IAAP;AACD;;;;;AAGH;;;;;;;IAGaC,e;;;;;;oCAC2B,C;;;;;4BAEvBhD,G,EAAUG,G,EAA+B;AACtD,UAAM4C,IAAI,GAAG5C,GAAG,CAACgB,iBAAJ,CAAsBnB,GAAG,CAACC,SAAJ,CAAc8B,EAApC,CAAb;AACA/B,MAAAA,GAAG,CAACC,SAAJ,CAAc8B,EAAd,IAAoB,CAApB;AACA,aAAOgB,IAAP;AACD;;;;;;;;IAGUE,iB;;;AAIX,6BAAmBlD,QAAnB,EAAuC;AAAA;;AAAA,oCAHD,CAGC;;AAAA;;AACrC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAGCC,G,EACAG,G,EACAC,K,EACqB;AACrBJ,MAAAA,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB;AACA,aAAOK,KAAP;AACD;;;;;;;;IAGU8C,W;;;AAIX,uBAAmBnD,QAAnB,EAA2C;AAAA;;AAAA,oCAHL,CAGK;;AAAA;;AACzC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAEcC,G,EAA+B;AAC5CA,MAAAA,GAAG,CAACC,SAAJ,CAAckD,CAAd,GAAkBnD,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB,IAA+B,IAAjD;AACAC,MAAAA,GAAG,CAACC,SAAJ,CAAcgB,CAAd,GAAkBjB,GAAG,CAACC,SAAJ,CAAckD,CAAd,GAAkB,IAAlB,GAAyB,IAA3C;AACD;;;;;;;;IAGUC,iB;;;AAIX,6BAAmBrD,QAAnB,EAAuC;AAAA;;AAAA,oCAHD,CAGC;;AAAA;;AACrC,SAAKA,QAAL,GAAgBA,QAAhB;AACD;;;;4BAGCC,G,EACAG,G,EACAC,K,EACqB;AACrBJ,MAAAA,GAAG,CAACC,SAAJ,CAAc,KAAKF,QAAnB;AACA,aAAOK,KAAP;AACD","sourcesContent":["import { Mmu } from \"../memory/mmu\";\nimport {\n  ByteRegister,\n  FLAG_C_MASK,\n  FLAG_Z_BIT,\n  FLAG_Z_MASK,\n  NonAfGroupedWordRegister,\n  Register\n} from \"./registers\";\nimport {\n  ByteValue,\n  WordValue,\n  byteValueToSignedByte,\n  BitValue\n} from \"../types\";\nimport { Cpu, ClockCycles } from \".\";\n\nexport type LowLevelState = ByteValue | WordValue | undefined;\nexport type LowLevelStateReturn = ByteValue | WordValue | void;\n\n// Read16BitOperand // loads two bytes -> takes 8 cycles\n// LoadByteFromMemory // loads one byte -> takes 4 cycles\n// StoreToRegister(\"A\") // takes no extra cycles\n\n// TODO: Make all 0 or 4 cycles\n// TODO: Work on the fZ case which has different cycles depending on flag -\n//  might need to return cycles used\n\nexport interface LowLevelOperation {\n  readonly cycles: ClockCycles;\n  execute(cpu: Cpu, mmu: Mmu, value: LowLevelState): LowLevelStateReturn;\n}\n\nexport class LoadRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: Register;\n\n  public constructor(register: Register) {\n    this.register = register;\n  }\n\n  public execute(cpu: Cpu): LowLevelStateReturn {\n    return cpu.registers[this.register];\n  }\n}\n\nexport class CompareToRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: Register;\n\n  public constructor(register: Register) {\n    this.register = register;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"Undefined value\");\n    }\n    const previous = cpu.registers[this.register];\n    const next = previous - value;\n    cpu.registers.setFFromParts(\n      next === 0x00,\n      1,\n      (previous & 0xf) - (value & 0xf) < 0,\n      next < 0\n    );\n    return next;\n  }\n}\n\nexport class RotateLeftThroughCarry implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: ByteRegister;\n\n  public constructor(register: ByteRegister) {\n    this.register = register;\n  }\n\n  public execute(cpu: Cpu): LowLevelStateReturn {\n    const newFC: BitValue =\n      (cpu.registers[this.register] & (1 << 7)) !== 0 ? 1 : 0;\n    const newValue = (cpu.registers[this.register] << 1) + cpu.registers.fC;\n    cpu.registers[this.register] = newValue;\n    let newF = 0x00;\n    if (newFC === 1) {\n      newF |= FLAG_C_MASK;\n    } else {\n      newF &= ~FLAG_C_MASK;\n    }\n    if (newValue === 0) {\n      newF |= FLAG_Z_MASK;\n    }\n    cpu.registers.f = newF;\n  }\n}\n\nexport class ReadMemoryWord implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 8;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    return mmu.readBigEndianWord(value);\n  }\n}\n\nexport class ReadMemory implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    return mmu.readByte(value);\n  }\n}\n\nexport class WriteWordFromGroupedRegisterAddress implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n  private readonly register: NonAfGroupedWordRegister;\n\n  public constructor(register: NonAfGroupedWordRegister) {\n    this.register = register;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    const address = cpu.registers[this.register];\n    mmu.writeByte(address, value);\n  }\n}\n\nexport class BitFlags implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: ByteRegister;\n\n  public constructor(register: ByteRegister) {\n    this.register = register;\n  }\n\n  public execute(cpu: Cpu): LowLevelStateReturn {\n    const t = cpu.registers[this.register] & FLAG_Z_MASK;\n    const flag = 0x20 + (((t & 0xff) === 0 ? 1 : 0) << FLAG_Z_BIT);\n    cpu.registers.f &= 0x10;\n    cpu.registers.f |= flag;\n  }\n}\n\nexport type JrFlag = 'fNz' | 'fZ' | 'fC' | 'fNc';\nexport const JR_FLAGS: ReadonlyArray<JrFlag> = ['fNz', 'fZ', 'fC', 'fNc'];\n\nexport class JrCheck implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly flag: JrFlag;\n\n  public constructor(flag: JrFlag) {\n    this.flag = flag;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n\n    if (this.flag) {\n      // TODO: Becomes a longer cycle operation, in internal\n      cpu.registers.pc += value;\n    }\n  }\n}\n\nexport class WordValueToSignedByte implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n\n    return byteValueToSignedByte(value);\n  }\n}\n\n/**\n * @deprecated should be split\n */\nexport class WriteByteFromOperandAddress implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 12;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    const address = mmu.readBigEndianWord(cpu.registers.pc);\n    mmu.writeByte(address, value);\n    cpu.registers.pc += 2;\n  }\n}\n\n/**\n * @deprecated should be split\n */\nexport class WriteWordFromOperandAddress implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 16;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    const address = mmu.readBigEndianWord(cpu.registers.pc);\n    mmu.writeWordBigEndian(address, value);\n    cpu.registers.pc += 2;\n  }\n}\n\nexport class StoreInRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: Register;\n\n  public constructor(register: Register) {\n    this.register = register;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value not defined\");\n    }\n    cpu.registers[this.register] = value;\n  }\n}\n\nexport class WriteMemoryHighByteFromOperandAddress\n  implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    const operand = mmu.readByte(cpu.registers.pc);\n    mmu.writeByte(0xff00 + operand + 1, value >> 8);\n    return value;\n  }\n}\n\nexport class WriteMemoryLowByteFromOperandAddress implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    const operand = mmu.readByte(cpu.registers.pc);\n    mmu.writeByte(0xff00 + operand, value & 255);\n    return value;\n  }\n}\n\nexport class WriteMemoryFromRegisterAddress implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n  private readonly register: Register;\n\n  public constructor(register: Register) {\n    this.register = register;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    mmu.writeWordBigEndian(0xff00 + cpu.registers[this.register], value);\n  }\n}\n\nexport class InternalDelay implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    return value;\n  }\n}\n\nexport class WriteMemoryWordHighByteFromStackPointer\nimplements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    mmu.writeByte(cpu.registers.sp + 1, value >> 8);\n    return value;\n  }\n}\n\nexport class WriteMemoryWordLowByteFromStackPointer\nimplements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    if (value === undefined) {\n      throw new Error(\"value undefined\");\n    }\n    mmu.writeByte(cpu.registers.sp, value & 255);\n    return value;\n  }\n}\n\nexport class SetRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: Register;\n  private readonly value: WordValue;\n\n  public constructor(register: Register, value: WordValue) {\n    this.register = register;\n    this.value = value;\n  }\n\n  public execute(cpu: Cpu): LowLevelStateReturn {\n    cpu.registers[this.register] = this.value;\n  }\n}\n\n// TODO: Can be done in terms of lower level ops\nexport class LoadOperand implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 4;\n\n  public execute(cpu: Cpu, mmu: Mmu): LowLevelStateReturn {\n    const byte = mmu.readByte(cpu.registers.pc);\n    cpu.registers.pc++;\n    return byte;\n  }\n}\n\n/**\n * @deprecated should be split\n */\nexport class LoadWordOperand implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 8;\n\n  public execute(cpu: Cpu, mmu: Mmu): LowLevelStateReturn {\n    const byte = mmu.readBigEndianWord(cpu.registers.pc);\n    cpu.registers.pc += 2;\n    return byte;\n  }\n}\n\nexport class IncrementRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: Register;\n\n  public constructor(register: Register) {\n    this.register = register;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    cpu.registers[this.register]++;\n    return value;\n  }\n}\n\nexport class XOrRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: ByteRegister;\n\n  public constructor(register: ByteRegister) {\n    this.register = register;\n  }\n\n  public execute(cpu: Cpu): LowLevelStateReturn {\n    cpu.registers.a = cpu.registers[this.register] & 0xff;\n    cpu.registers.f = cpu.registers.a ? 0x00 : 0x80;\n  }\n}\n\nexport class DecrementRegister implements LowLevelOperation {\n  public readonly cycles: ClockCycles = 0;\n  private readonly register: Register;\n\n  public constructor(register: Register) {\n    this.register = register;\n  }\n\n  public execute(\n    cpu: Cpu,\n    mmu: Mmu,\n    value: LowLevelState\n  ): LowLevelStateReturn {\n    cpu.registers[this.register]--;\n    return value;\n  }\n}\n"],"file":"lowLevel.js"}