
autoradio_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08007cf8  08007cf8  00008cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fb0  08007fb0  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007fb0  08007fb0  00008fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fb8  08007fb8  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fb8  08007fb8  00008fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fbc  08007fbc  00008fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08007fc0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001274  20000074  08008034  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012e8  08008034  000092e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017040  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c49  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  00023d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7c  00000000  00000000  00025030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029af8  00000000  00000000  00025eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b9b  00000000  00000000  0004f9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f50f1  00000000  00000000  0006753f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015c630  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005580  00000000  00000000  0015c674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00161bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ce0 	.word	0x08007ce0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007ce0 	.word	0x08007ce0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000094 	.word	0x20000094
 80005cc:	20000134 	.word	0x20000134

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f003 ffee 	bl	80045ce <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	08007d04 	.word	0x08007d04
 8000604:	20000090 	.word	0x20000090

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f004 f828 	bl	8004666 <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b2b      	ldr	r3, [pc, #172]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a2a      	ldr	r2, [pc, #168]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b28      	ldr	r3, [pc, #160]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a24      	ldr	r2, [pc, #144]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b22      	ldr	r3, [pc, #136]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a1e      	ldr	r2, [pc, #120]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a18      	ldr	r2, [pc, #96]	@ (80006dc <MX_GPIO_Init+0xc4>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2120      	movs	r1, #32
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f000 ffb7 	bl	8001608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	480b      	ldr	r0, [pc, #44]	@ (80006e0 <MX_GPIO_Init+0xc8>)
 80006b2:	f000 fdff 	bl	80012b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006b6:	2320      	movs	r3, #32
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	4619      	mov	r1, r3
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f000 fdf0 	bl	80012b4 <HAL_GPIO_Init>

}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	@ 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000
 80006e0:	48000800 	.word	0x48000800

080006e4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80006ec:	1d39      	adds	r1, r7, #4
 80006ee:	f04f 33ff 	mov.w	r3, #4294967295
 80006f2:	2201      	movs	r2, #1
 80006f4:	4803      	ldr	r0, [pc, #12]	@ (8000704 <__io_putchar+0x20>)
 80006f6:	f002 fbb0 	bl	8002e5a <HAL_UART_Transmit>
    return chr;
 80006fa:	687b      	ldr	r3, [r7, #4]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000400 	.word	0x20000400

08000708 <fonction>:

static int fonction(h_shell_t *shell, int argc, char **argv)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af02      	add	r7, sp, #8
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	60b9      	str	r1, [r7, #8]
 8000712:	607a      	str	r2, [r7, #4]
    int size;
    size = snprintf(shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	3308      	adds	r3, #8
 8000718:	4a22      	ldr	r2, [pc, #136]	@ (80007a4 <fonction+0x9c>)
 800071a:	2128      	movs	r1, #40	@ 0x28
 800071c:	4618      	mov	r0, r3
 800071e:	f006 fc2b 	bl	8006f78 <sniprintf>
 8000722:	6138      	str	r0, [r7, #16]
    shell_uart_write(shell->print_buffer, size);
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	3308      	adds	r3, #8
 8000728:	693a      	ldr	r2, [r7, #16]
 800072a:	b292      	uxth	r2, r2
 800072c:	4611      	mov	r1, r2
 800072e:	4618      	mov	r0, r3
 8000730:	f005 ffcc 	bl	80066cc <shell_uart_write>
    size = snprintf(shell->print_buffer, BUFFER_SIZE, "argc=%d\r\n", argc);
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	f103 0008 	add.w	r0, r3, #8
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	4a1a      	ldr	r2, [pc, #104]	@ (80007a8 <fonction+0xa0>)
 800073e:	2128      	movs	r1, #40	@ 0x28
 8000740:	f006 fc1a 	bl	8006f78 <sniprintf>
 8000744:	6138      	str	r0, [r7, #16]
    shell_uart_write(shell->print_buffer, size);
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	3308      	adds	r3, #8
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	b292      	uxth	r2, r2
 800074e:	4611      	mov	r1, r2
 8000750:	4618      	mov	r0, r3
 8000752:	f005 ffbb 	bl	80066cc <shell_uart_write>
    for (int i = 0; i < argc; i++)
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
 800075a:	e019      	b.n	8000790 <fonction+0x88>
    {
        size = snprintf(shell->print_buffer, BUFFER_SIZE, "argv[%d]=%s\r\n", i, argv[i]);
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f103 0008 	add.w	r0, r3, #8
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	4413      	add	r3, r2
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	4a0e      	ldr	r2, [pc, #56]	@ (80007ac <fonction+0xa4>)
 8000772:	2128      	movs	r1, #40	@ 0x28
 8000774:	f006 fc00 	bl	8006f78 <sniprintf>
 8000778:	6138      	str	r0, [r7, #16]
        shell_uart_write(shell->print_buffer, size);
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	3308      	adds	r3, #8
 800077e:	693a      	ldr	r2, [r7, #16]
 8000780:	b292      	uxth	r2, r2
 8000782:	4611      	mov	r1, r2
 8000784:	4618      	mov	r0, r3
 8000786:	f005 ffa1 	bl	80066cc <shell_uart_write>
    for (int i = 0; i < argc; i++)
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	3301      	adds	r3, #1
 800078e:	617b      	str	r3, [r7, #20]
 8000790:	697a      	ldr	r2, [r7, #20]
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	429a      	cmp	r2, r3
 8000796:	dbe1      	blt.n	800075c <fonction+0x54>
    }
    return 0;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	3718      	adds	r7, #24
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	08007d20 	.word	0x08007d20
 80007a8:	08007d40 	.word	0x08007d40
 80007ac:	08007d4c 	.word	0x08007d4c

080007b0 <addition>:

static int addition(h_shell_t *shell, int argc, char **argv)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
    int sum = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < argc; i++)
 80007c0:	2301      	movs	r3, #1
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	e00e      	b.n	80007e4 <addition+0x34>
    {
        sum += atoi(argv[i]); // atoi conversion chaine de caractère en entier
 80007c6:	69bb      	ldr	r3, [r7, #24]
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f006 f973 	bl	8006abc <atoi>
 80007d6:	4602      	mov	r2, r0
 80007d8:	69fb      	ldr	r3, [r7, #28]
 80007da:	4413      	add	r3, r2
 80007dc:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < argc; i++)
 80007de:	69bb      	ldr	r3, [r7, #24]
 80007e0:	3301      	adds	r3, #1
 80007e2:	61bb      	str	r3, [r7, #24]
 80007e4:	69ba      	ldr	r2, [r7, #24]
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	dbec      	blt.n	80007c6 <addition+0x16>
    }
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "sum=%d\r\n", sum);
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	f103 0008 	add.w	r0, r3, #8
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	4a08      	ldr	r2, [pc, #32]	@ (8000818 <addition+0x68>)
 80007f6:	2128      	movs	r1, #40	@ 0x28
 80007f8:	f006 fbbe 	bl	8006f78 <sniprintf>
 80007fc:	6178      	str	r0, [r7, #20]
    shell_uart_write(shell->print_buffer, size);
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	3308      	adds	r3, #8
 8000802:	697a      	ldr	r2, [r7, #20]
 8000804:	b292      	uxth	r2, r2
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f005 ff5f 	bl	80066cc <shell_uart_write>
    return 0;
 800080e:	2300      	movs	r3, #0
}
 8000810:	4618      	mov	r0, r3
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	08007d5c 	.word	0x08007d5c

0800081c <task_shell>:

void task_shell(void *unused)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
    static h_shell_t shell_instance; // Instance statique de la structure

    shell_init(&shell_instance);
 8000824:	480c      	ldr	r0, [pc, #48]	@ (8000858 <task_shell+0x3c>)
 8000826:	f005 ffc7 	bl	80067b8 <shell_init>
    shell_add(&shell_instance, 'f', fonction, "Une fonction inutile");
 800082a:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <task_shell+0x40>)
 800082c:	4a0c      	ldr	r2, [pc, #48]	@ (8000860 <task_shell+0x44>)
 800082e:	2166      	movs	r1, #102	@ 0x66
 8000830:	4809      	ldr	r0, [pc, #36]	@ (8000858 <task_shell+0x3c>)
 8000832:	f006 f813 	bl	800685c <shell_add>
    shell_add(&shell_instance, 'a', addition, "Ma super addition");
 8000836:	4b0b      	ldr	r3, [pc, #44]	@ (8000864 <task_shell+0x48>)
 8000838:	4a0b      	ldr	r2, [pc, #44]	@ (8000868 <task_shell+0x4c>)
 800083a:	2161      	movs	r1, #97	@ 0x61
 800083c:	4806      	ldr	r0, [pc, #24]	@ (8000858 <task_shell+0x3c>)
 800083e:	f006 f80d 	bl	800685c <shell_add>

    shell_run(&shell_instance); // Contient une boucle infinie
 8000842:	4805      	ldr	r0, [pc, #20]	@ (8000858 <task_shell+0x3c>)
 8000844:	f006 f8b8 	bl	80069b8 <shell_run>

    // Ne sera jamais atteint, mais pour la forme
    vTaskDelete(NULL);
 8000848:	2000      	movs	r0, #0
 800084a:	f004 fc69 	bl	8005120 <vTaskDelete>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000338 	.word	0x20000338
 800085c:	08007d68 	.word	0x08007d68
 8000860:	08000709 	.word	0x08000709
 8000864:	08007d80 	.word	0x08007d80
 8000868:	080007b1 	.word	0x080007b1

0800086c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
    if (huart == &huart2)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <HAL_UART_RxCpltCallback+0x1c>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d101      	bne.n	8000880 <HAL_UART_RxCpltCallback+0x14>
    {
        shell_uart_rx_callback();
 800087c:	f005 ff78 	bl	8006770 <shell_uart_rx_callback>
    }
}
 8000880:	bf00      	nop
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000400 	.word	0x20000400

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000892:	f000 fb03 	bl	8000e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000896:	f000 f83b 	bl	8000910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089a:	f7ff febd 	bl	8000618 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800089e:	f000 fa3f 	bl	8000d20 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80008a2:	f000 f88d 	bl	80009c0 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  printf("Bonjour Antonio y Louis\r\n");
 80008a6:	4815      	ldr	r0, [pc, #84]	@ (80008fc <main+0x70>)
 80008a8:	f006 fb5e 	bl	8006f68 <puts>

  // Création de la queue
  counterQueue = xQueueCreate(QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2104      	movs	r1, #4
 80008b0:	2005      	movs	r0, #5
 80008b2:	f004 f80b 	bl	80048cc <xQueueGenericCreate>
 80008b6:	4603      	mov	r3, r0
 80008b8:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <main+0x74>)
 80008ba:	6013      	str	r3, [r2, #0]
  if (counterQueue == NULL) {
 80008bc:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <main+0x74>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d101      	bne.n	80008c8 <main+0x3c>
      Error_Handler();
 80008c4:	f000 f875 	bl	80009b2 <Error_Handler>
  }

  // Création de la tâche shell
  if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 80008c8:	2300      	movs	r3, #0
 80008ca:	9301      	str	r3, [sp, #4]
 80008cc:	2301      	movs	r3, #1
 80008ce:	9300      	str	r3, [sp, #0]
 80008d0:	2300      	movs	r3, #0
 80008d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008d6:	490b      	ldr	r1, [pc, #44]	@ (8000904 <main+0x78>)
 80008d8:	480b      	ldr	r0, [pc, #44]	@ (8000908 <main+0x7c>)
 80008da:	f004 fad1 	bl	8004e80 <xTaskCreate>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d004      	beq.n	80008ee <main+0x62>
  {
      printf("Error creating task Shell\r\n");
 80008e4:	4809      	ldr	r0, [pc, #36]	@ (800090c <main+0x80>)
 80008e6:	f006 fb3f 	bl	8006f68 <puts>
      Error_Handler();
 80008ea:	f000 f862 	bl	80009b2 <Error_Handler>
  }

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008ee:	f7ff fe6f 	bl	80005d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008f2:	f003 fe65 	bl	80045c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008f6:	bf00      	nop
 80008f8:	e7fd      	b.n	80008f6 <main+0x6a>
 80008fa:	bf00      	nop
 80008fc:	08007d94 	.word	0x08007d94
 8000900:	20000334 	.word	0x20000334
 8000904:	08007db0 	.word	0x08007db0
 8000908:	0800081d 	.word	0x0800081d
 800090c:	08007db8 	.word	0x08007db8

08000910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b096      	sub	sp, #88	@ 0x58
 8000914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000916:	f107 0314 	add.w	r3, r7, #20
 800091a:	2244      	movs	r2, #68	@ 0x44
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f006 fc38 	bl	8007194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000924:	463b      	mov	r3, r7
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000932:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000936:	f000 fe8d 	bl	8001654 <HAL_PWREx_ControlVoltageScaling>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000940:	f000 f837 	bl	80009b2 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000944:	2302      	movs	r3, #2
 8000946:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000948:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800094c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094e:	2310      	movs	r3, #16
 8000950:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000952:	2302      	movs	r3, #2
 8000954:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000956:	2302      	movs	r3, #2
 8000958:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800095a:	2301      	movs	r3, #1
 800095c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800095e:	230a      	movs	r3, #10
 8000960:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000962:	2307      	movs	r3, #7
 8000964:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000966:	2302      	movs	r3, #2
 8000968:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800096a:	2302      	movs	r3, #2
 800096c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	4618      	mov	r0, r3
 8000974:	f000 fec4 	bl	8001700 <HAL_RCC_OscConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800097e:	f000 f818 	bl	80009b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000982:	230f      	movs	r3, #15
 8000984:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000986:	2303      	movs	r3, #3
 8000988:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000996:	463b      	mov	r3, r7
 8000998:	2104      	movs	r1, #4
 800099a:	4618      	mov	r0, r3
 800099c:	f001 fa8c 	bl	8001eb8 <HAL_RCC_ClockConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80009a6:	f000 f804 	bl	80009b2 <Error_Handler>
  }
}
 80009aa:	bf00      	nop
 80009ac:	3758      	adds	r7, #88	@ 0x58
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b2:	b480      	push	{r7}
 80009b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b6:	b672      	cpsid	i
}
 80009b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ba:	bf00      	nop
 80009bc:	e7fd      	b.n	80009ba <Error_Handler+0x8>
	...

080009c0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80009c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a38 <MX_SPI3_Init+0x78>)
 80009c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009d2:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80009d8:	4b16      	ldr	r3, [pc, #88]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009da:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009de:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009e0:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009e6:	4b13      	ldr	r3, [pc, #76]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009ec:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009f2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <MX_SPI3_Init+0x74>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <MX_SPI3_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	@ (8000a34 <MX_SPI3_Init+0x74>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	@ (8000a34 <MX_SPI3_Init+0x74>)
 8000a0e:	2207      	movs	r2, #7
 8000a10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a12:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <MX_SPI3_Init+0x74>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a18:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <MX_SPI3_Init+0x74>)
 8000a1a:	2208      	movs	r2, #8
 8000a1c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_SPI3_Init+0x74>)
 8000a20:	f002 f92a 	bl	8002c78 <HAL_SPI_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a2a:	f7ff ffc2 	bl	80009b2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000398 	.word	0x20000398
 8000a38:	40003c00 	.word	0x40003c00

08000a3c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08a      	sub	sp, #40	@ 0x28
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a25      	ldr	r2, [pc, #148]	@ (8000af0 <HAL_SPI_MspInit+0xb4>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d144      	bne.n	8000ae8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a5e:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a62:	4a24      	ldr	r2, [pc, #144]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a68:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a6a:	4b22      	ldr	r3, [pc, #136]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a72:	613b      	str	r3, [r7, #16]
 8000a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a76:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a7c:	f043 0304 	orr.w	r3, r3, #4
 8000a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a82:	4b1c      	ldr	r3, [pc, #112]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	f003 0304 	and.w	r3, r3, #4
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	4b19      	ldr	r3, [pc, #100]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	4a18      	ldr	r2, [pc, #96]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9a:	4b16      	ldr	r3, [pc, #88]	@ (8000af4 <HAL_SPI_MspInit+0xb8>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000aa6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ab8:	2306      	movs	r3, #6
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480d      	ldr	r0, [pc, #52]	@ (8000af8 <HAL_SPI_MspInit+0xbc>)
 8000ac4:	f000 fbf6 	bl	80012b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ac8:	2320      	movs	r3, #32
 8000aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000acc:	2302      	movs	r3, #2
 8000ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ad8:	2306      	movs	r3, #6
 8000ada:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4806      	ldr	r0, [pc, #24]	@ (8000afc <HAL_SPI_MspInit+0xc0>)
 8000ae4:	f000 fbe6 	bl	80012b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000ae8:	bf00      	nop
 8000aea:	3728      	adds	r7, #40	@ 0x28
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40003c00 	.word	0x40003c00
 8000af4:	40021000 	.word	0x40021000
 8000af8:	48000800 	.word	0x48000800
 8000afc:	48000400 	.word	0x48000400

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b0a:	4a10      	ldr	r2, [pc, #64]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b12:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b22:	4a0a      	ldr	r2, [pc, #40]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b28:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b2a:	4b08      	ldr	r3, [pc, #32]	@ (8000b4c <HAL_MspInit+0x4c>)
 8000b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	210f      	movs	r1, #15
 8000b3a:	f06f 0001 	mvn.w	r0, #1
 8000b3e:	f000 fb04 	bl	800114a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40021000 	.word	0x40021000

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <NMI_Handler+0x4>

08000b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <HardFault_Handler+0x4>

08000b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <MemManage_Handler+0x4>

08000b68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8a:	f000 f9e3 	bl	8000f54 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b8e:	f004 ffad 	bl	8005aec <xTaskGetSchedulerState>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d001      	beq.n	8000b9c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b98:	f005 fb06 	bl	80061a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ba4:	4802      	ldr	r0, [pc, #8]	@ (8000bb0 <USART2_IRQHandler+0x10>)
 8000ba6:	f002 fa2d 	bl	8003004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000400 	.word	0x20000400

08000bb4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	e00a      	b.n	8000bdc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bc6:	f3af 8000 	nop.w
 8000bca:	4601      	mov	r1, r0
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	60ba      	str	r2, [r7, #8]
 8000bd2:	b2ca      	uxtb	r2, r1
 8000bd4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	dbf0      	blt.n	8000bc6 <_read+0x12>
  }

  return len;
 8000be4:	687b      	ldr	r3, [r7, #4]
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3718      	adds	r7, #24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b086      	sub	sp, #24
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	60f8      	str	r0, [r7, #12]
 8000bf6:	60b9      	str	r1, [r7, #8]
 8000bf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	e009      	b.n	8000c14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	1c5a      	adds	r2, r3, #1
 8000c04:	60ba      	str	r2, [r7, #8]
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fd6b 	bl	80006e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3301      	adds	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	697a      	ldr	r2, [r7, #20]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	dbf1      	blt.n	8000c00 <_write+0x12>
  }
  return len;
 8000c1c:	687b      	ldr	r3, [r7, #4]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3718      	adds	r7, #24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <_close>:

int _close(int file)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	b083      	sub	sp, #12
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <_isatty>:

int _isatty(int file)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c66:	2301      	movs	r3, #1
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3714      	adds	r7, #20
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
	...

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	@ (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f006 fb24 	bl	800730c <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	@ (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20018000 	.word	0x20018000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	200003fc 	.word	0x200003fc
 8000cf8:	200012e8 	.word	0x200012e8

08000cfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d24:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d26:	4a15      	ldr	r2, [pc, #84]	@ (8000d7c <MX_USART2_UART_Init+0x5c>)
 8000d28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d2a:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d32:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d38:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d44:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d46:	220c      	movs	r2, #12
 8000d48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d56:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d62:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <MX_USART2_UART_Init+0x58>)
 8000d64:	f002 f82b 	bl	8002dbe <HAL_UART_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d6e:	f7ff fe20 	bl	80009b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20000400 	.word	0x20000400
 8000d7c:	40004400 	.word	0x40004400

08000d80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b0ac      	sub	sp, #176	@ 0xb0
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2288      	movs	r2, #136	@ 0x88
 8000d9e:	2100      	movs	r1, #0
 8000da0:	4618      	mov	r0, r3
 8000da2:	f006 f9f7 	bl	8007194 <memset>
  if(uartHandle->Instance==USART2)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a25      	ldr	r2, [pc, #148]	@ (8000e40 <HAL_UART_MspInit+0xc0>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d143      	bne.n	8000e38 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000db0:	2302      	movs	r3, #2
 8000db2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000db4:	2300      	movs	r3, #0
 8000db6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f001 fa9f 	bl	8002300 <HAL_RCCEx_PeriphCLKConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000dc8:	f7ff fdf3 	bl	80009b2 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e44 <HAL_UART_MspInit+0xc4>)
 8000dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8000e44 <HAL_UART_MspInit+0xc4>)
 8000dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <HAL_UART_MspInit+0xc4>)
 8000dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de4:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <HAL_UART_MspInit+0xc4>)
 8000de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de8:	4a16      	ldr	r2, [pc, #88]	@ (8000e44 <HAL_UART_MspInit+0xc4>)
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df0:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <HAL_UART_MspInit+0xc4>)
 8000df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df4:	f003 0301 	and.w	r3, r3, #1
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dfc:	230c      	movs	r3, #12
 8000dfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	2302      	movs	r3, #2
 8000e04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e14:	2307      	movs	r3, #7
 8000e16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e1e:	4619      	mov	r1, r3
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e24:	f000 fa46 	bl	80012b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2105      	movs	r1, #5
 8000e2c:	2026      	movs	r0, #38	@ 0x26
 8000e2e:	f000 f98c 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e32:	2026      	movs	r0, #38	@ 0x26
 8000e34:	f000 f9a5 	bl	8001182 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000e38:	bf00      	nop
 8000e3a:	37b0      	adds	r7, #176	@ 0xb0
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40004400 	.word	0x40004400
 8000e44:	40021000 	.word	0x40021000

08000e48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e80 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e4c:	f7ff ff56 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e50:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e52:	490d      	ldr	r1, [pc, #52]	@ (8000e88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e54:	4a0d      	ldr	r2, [pc, #52]	@ (8000e8c <LoopForever+0xe>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e58:	e002      	b.n	8000e60 <LoopCopyDataInit>

08000e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5e:	3304      	adds	r3, #4

08000e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e64:	d3f9      	bcc.n	8000e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e66:	4a0a      	ldr	r2, [pc, #40]	@ (8000e90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e68:	4c0a      	ldr	r4, [pc, #40]	@ (8000e94 <LoopForever+0x16>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e6c:	e001      	b.n	8000e72 <LoopFillZerobss>

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e70:	3204      	adds	r2, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e76:	f006 fa4f 	bl	8007318 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e7a:	f7ff fd07 	bl	800088c <main>

08000e7e <LoopForever>:

LoopForever:
    b LoopForever
 8000e7e:	e7fe      	b.n	8000e7e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e80:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e88:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000e8c:	08007fc0 	.word	0x08007fc0
  ldr r2, =_sbss
 8000e90:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000e94:	200012e8 	.word	0x200012e8

08000e98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC1_2_IRQHandler>
	...

08000e9c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <HAL_Init+0x3c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed8 <HAL_Init+0x3c>)
 8000eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb2:	2003      	movs	r0, #3
 8000eb4:	f000 f93e 	bl	8001134 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eb8:	200f      	movs	r0, #15
 8000eba:	f000 f80f 	bl	8000edc <HAL_InitTick>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d002      	beq.n	8000eca <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	e001      	b.n	8000ece <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eca:	f7ff fe19 	bl	8000b00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ece:	79fb      	ldrb	r3, [r7, #7]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40022000 	.word	0x40022000

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ee8:	4b17      	ldr	r3, [pc, #92]	@ (8000f48 <HAL_InitTick+0x6c>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d023      	beq.n	8000f38 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ef0:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <HAL_InitTick+0x70>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <HAL_InitTick+0x6c>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f949 	bl	800119e <HAL_SYSTICK_Config>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10f      	bne.n	8000f32 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2b0f      	cmp	r3, #15
 8000f16:	d809      	bhi.n	8000f2c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	6879      	ldr	r1, [r7, #4]
 8000f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f20:	f000 f913 	bl	800114a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f24:	4a0a      	ldr	r2, [pc, #40]	@ (8000f50 <HAL_InitTick+0x74>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	e007      	b.n	8000f3c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	73fb      	strb	r3, [r7, #15]
 8000f30:	e004      	b.n	8000f3c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	73fb      	strb	r3, [r7, #15]
 8000f36:	e001      	b.n	8000f3c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	20000004 	.word	0x20000004

08000f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <HAL_IncTick+0x20>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_IncTick+0x24>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4413      	add	r3, r2
 8000f64:	4a04      	ldr	r2, [pc, #16]	@ (8000f78 <HAL_IncTick+0x24>)
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000008 	.word	0x20000008
 8000f78:	20000488 	.word	0x20000488

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <HAL_GetTick+0x14>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000488 	.word	0x20000488

08000f94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fc6:	4a04      	ldr	r2, [pc, #16]	@ (8000fd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	60d3      	str	r3, [r2, #12]
}
 8000fcc:	bf00      	nop
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe0:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	0a1b      	lsrs	r3, r3, #8
 8000fe6:	f003 0307 	and.w	r3, r3, #7
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	2b00      	cmp	r3, #0
 8001008:	db0b      	blt.n	8001022 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	f003 021f 	and.w	r2, r3, #31
 8001010:	4907      	ldr	r1, [pc, #28]	@ (8001030 <__NVIC_EnableIRQ+0x38>)
 8001012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001016:	095b      	lsrs	r3, r3, #5
 8001018:	2001      	movs	r0, #1
 800101a:	fa00 f202 	lsl.w	r2, r0, r2
 800101e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	e000e100 	.word	0xe000e100

08001034 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	6039      	str	r1, [r7, #0]
 800103e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001044:	2b00      	cmp	r3, #0
 8001046:	db0a      	blt.n	800105e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	b2da      	uxtb	r2, r3
 800104c:	490c      	ldr	r1, [pc, #48]	@ (8001080 <__NVIC_SetPriority+0x4c>)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	0112      	lsls	r2, r2, #4
 8001054:	b2d2      	uxtb	r2, r2
 8001056:	440b      	add	r3, r1
 8001058:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800105c:	e00a      	b.n	8001074 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4908      	ldr	r1, [pc, #32]	@ (8001084 <__NVIC_SetPriority+0x50>)
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	f003 030f 	and.w	r3, r3, #15
 800106a:	3b04      	subs	r3, #4
 800106c:	0112      	lsls	r2, r2, #4
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	440b      	add	r3, r1
 8001072:	761a      	strb	r2, [r3, #24]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000e100 	.word	0xe000e100
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	@ 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f1c3 0307 	rsb	r3, r3, #7
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	bf28      	it	cs
 80010a6:	2304      	movcs	r3, #4
 80010a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3304      	adds	r3, #4
 80010ae:	2b06      	cmp	r3, #6
 80010b0:	d902      	bls.n	80010b8 <NVIC_EncodePriority+0x30>
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	3b03      	subs	r3, #3
 80010b6:	e000      	b.n	80010ba <NVIC_EncodePriority+0x32>
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010bc:	f04f 32ff 	mov.w	r2, #4294967295
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43da      	mvns	r2, r3
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	401a      	ands	r2, r3
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d0:	f04f 31ff 	mov.w	r1, #4294967295
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	fa01 f303 	lsl.w	r3, r1, r3
 80010da:	43d9      	mvns	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e0:	4313      	orrs	r3, r2
         );
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3724      	adds	r7, #36	@ 0x24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001100:	d301      	bcc.n	8001106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001102:	2301      	movs	r3, #1
 8001104:	e00f      	b.n	8001126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <SysTick_Config+0x40>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3b01      	subs	r3, #1
 800110c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800110e:	210f      	movs	r1, #15
 8001110:	f04f 30ff 	mov.w	r0, #4294967295
 8001114:	f7ff ff8e 	bl	8001034 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <SysTick_Config+0x40>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <SysTick_Config+0x40>)
 8001120:	2207      	movs	r2, #7
 8001122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	e000e010 	.word	0xe000e010

08001134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff29 	bl	8000f94 <__NVIC_SetPriorityGrouping>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b086      	sub	sp, #24
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
 8001156:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800115c:	f7ff ff3e 	bl	8000fdc <__NVIC_GetPriorityGrouping>
 8001160:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	68b9      	ldr	r1, [r7, #8]
 8001166:	6978      	ldr	r0, [r7, #20]
 8001168:	f7ff ff8e 	bl	8001088 <NVIC_EncodePriority>
 800116c:	4602      	mov	r2, r0
 800116e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff5d 	bl	8001034 <__NVIC_SetPriority>
}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800118c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff31 	bl	8000ff8 <__NVIC_EnableIRQ>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff ffa2 	bl	80010f0 <SysTick_Config>
 80011ac:	4603      	mov	r3, r0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b085      	sub	sp, #20
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011be:	2300      	movs	r3, #0
 80011c0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d008      	beq.n	80011e0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2204      	movs	r2, #4
 80011d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e022      	b.n	8001226 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f022 020e 	bic.w	r2, r2, #14
 80011ee:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0201 	bic.w	r2, r2, #1
 80011fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001204:	f003 021c 	and.w	r2, r3, #28
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120c:	2101      	movs	r1, #1
 800120e:	fa01 f202 	lsl.w	r2, r1, r2
 8001212:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2201      	movs	r2, #1
 8001218:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001224:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001226:	4618      	mov	r0, r3
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b084      	sub	sp, #16
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d005      	beq.n	8001256 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2204      	movs	r2, #4
 800124e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	73fb      	strb	r3, [r7, #15]
 8001254:	e029      	b.n	80012aa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f022 020e 	bic.w	r2, r2, #14
 8001264:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f022 0201 	bic.w	r2, r2, #1
 8001274:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127a:	f003 021c 	and.w	r2, r3, #28
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	2101      	movs	r1, #1
 8001284:	fa01 f202 	lsl.w	r2, r1, r2
 8001288:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2201      	movs	r2, #1
 800128e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	4798      	blx	r3
    }
  }
  return status;
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b087      	sub	sp, #28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012c2:	e17f      	b.n	80015c4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	2101      	movs	r1, #1
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	fa01 f303 	lsl.w	r3, r1, r3
 80012d0:	4013      	ands	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f000 8171 	beq.w	80015be <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f003 0303 	and.w	r3, r3, #3
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d005      	beq.n	80012f4 <HAL_GPIO_Init+0x40>
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 0303 	and.w	r3, r3, #3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d130      	bne.n	8001356 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	2203      	movs	r2, #3
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	4013      	ands	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	68da      	ldr	r2, [r3, #12]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	4313      	orrs	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800132a:	2201      	movs	r2, #1
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	091b      	lsrs	r3, r3, #4
 8001340:	f003 0201 	and.w	r2, r3, #1
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 0303 	and.w	r3, r3, #3
 800135e:	2b03      	cmp	r3, #3
 8001360:	d118      	bne.n	8001394 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001366:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001368:	2201      	movs	r2, #1
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	08db      	lsrs	r3, r3, #3
 800137e:	f003 0201 	and.w	r2, r3, #1
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4313      	orrs	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 0303 	and.w	r3, r3, #3
 800139c:	2b03      	cmp	r3, #3
 800139e:	d017      	beq.n	80013d0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	2203      	movs	r2, #3
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	43db      	mvns	r3, r3
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	4013      	ands	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	689a      	ldr	r2, [r3, #8]
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	693a      	ldr	r2, [r7, #16]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d123      	bne.n	8001424 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	08da      	lsrs	r2, r3, #3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3208      	adds	r2, #8
 80013e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	f003 0307 	and.w	r3, r3, #7
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	220f      	movs	r2, #15
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	43db      	mvns	r3, r3
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	4013      	ands	r3, r2
 80013fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	691a      	ldr	r2, [r3, #16]
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	f003 0307 	and.w	r3, r3, #7
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	4313      	orrs	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	08da      	lsrs	r2, r3, #3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	3208      	adds	r2, #8
 800141e:	6939      	ldr	r1, [r7, #16]
 8001420:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	2203      	movs	r2, #3
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	43db      	mvns	r3, r3
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4013      	ands	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 0203 	and.w	r2, r3, #3
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001460:	2b00      	cmp	r3, #0
 8001462:	f000 80ac 	beq.w	80015be <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001466:	4b5f      	ldr	r3, [pc, #380]	@ (80015e4 <HAL_GPIO_Init+0x330>)
 8001468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800146a:	4a5e      	ldr	r2, [pc, #376]	@ (80015e4 <HAL_GPIO_Init+0x330>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6613      	str	r3, [r2, #96]	@ 0x60
 8001472:	4b5c      	ldr	r3, [pc, #368]	@ (80015e4 <HAL_GPIO_Init+0x330>)
 8001474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800147e:	4a5a      	ldr	r2, [pc, #360]	@ (80015e8 <HAL_GPIO_Init+0x334>)
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	089b      	lsrs	r3, r3, #2
 8001484:	3302      	adds	r3, #2
 8001486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800148a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	f003 0303 	and.w	r3, r3, #3
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	220f      	movs	r2, #15
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	4013      	ands	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80014a8:	d025      	beq.n	80014f6 <HAL_GPIO_Init+0x242>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a4f      	ldr	r2, [pc, #316]	@ (80015ec <HAL_GPIO_Init+0x338>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d01f      	beq.n	80014f2 <HAL_GPIO_Init+0x23e>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a4e      	ldr	r2, [pc, #312]	@ (80015f0 <HAL_GPIO_Init+0x33c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d019      	beq.n	80014ee <HAL_GPIO_Init+0x23a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a4d      	ldr	r2, [pc, #308]	@ (80015f4 <HAL_GPIO_Init+0x340>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d013      	beq.n	80014ea <HAL_GPIO_Init+0x236>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a4c      	ldr	r2, [pc, #304]	@ (80015f8 <HAL_GPIO_Init+0x344>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d00d      	beq.n	80014e6 <HAL_GPIO_Init+0x232>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4b      	ldr	r2, [pc, #300]	@ (80015fc <HAL_GPIO_Init+0x348>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d007      	beq.n	80014e2 <HAL_GPIO_Init+0x22e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4a      	ldr	r2, [pc, #296]	@ (8001600 <HAL_GPIO_Init+0x34c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d101      	bne.n	80014de <HAL_GPIO_Init+0x22a>
 80014da:	2306      	movs	r3, #6
 80014dc:	e00c      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014de:	2307      	movs	r3, #7
 80014e0:	e00a      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014e2:	2305      	movs	r3, #5
 80014e4:	e008      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014e6:	2304      	movs	r3, #4
 80014e8:	e006      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014ea:	2303      	movs	r3, #3
 80014ec:	e004      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014ee:	2302      	movs	r3, #2
 80014f0:	e002      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014f2:	2301      	movs	r3, #1
 80014f4:	e000      	b.n	80014f8 <HAL_GPIO_Init+0x244>
 80014f6:	2300      	movs	r3, #0
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	f002 0203 	and.w	r2, r2, #3
 80014fe:	0092      	lsls	r2, r2, #2
 8001500:	4093      	lsls	r3, r2
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4313      	orrs	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001508:	4937      	ldr	r1, [pc, #220]	@ (80015e8 <HAL_GPIO_Init+0x334>)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	089b      	lsrs	r3, r3, #2
 800150e:	3302      	adds	r3, #2
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001516:	4b3b      	ldr	r3, [pc, #236]	@ (8001604 <HAL_GPIO_Init+0x350>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	43db      	mvns	r3, r3
 8001520:	693a      	ldr	r2, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800153a:	4a32      	ldr	r2, [pc, #200]	@ (8001604 <HAL_GPIO_Init+0x350>)
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001540:	4b30      	ldr	r3, [pc, #192]	@ (8001604 <HAL_GPIO_Init+0x350>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	43db      	mvns	r3, r3
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001564:	4a27      	ldr	r2, [pc, #156]	@ (8001604 <HAL_GPIO_Init+0x350>)
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800156a:	4b26      	ldr	r3, [pc, #152]	@ (8001604 <HAL_GPIO_Init+0x350>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	43db      	mvns	r3, r3
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4313      	orrs	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800158e:	4a1d      	ldr	r2, [pc, #116]	@ (8001604 <HAL_GPIO_Init+0x350>)
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001594:	4b1b      	ldr	r3, [pc, #108]	@ (8001604 <HAL_GPIO_Init+0x350>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	43db      	mvns	r3, r3
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	4013      	ands	r3, r2
 80015a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d003      	beq.n	80015b8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80015b0:	693a      	ldr	r2, [r7, #16]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015b8:	4a12      	ldr	r2, [pc, #72]	@ (8001604 <HAL_GPIO_Init+0x350>)
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	fa22 f303 	lsr.w	r3, r2, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f47f ae78 	bne.w	80012c4 <HAL_GPIO_Init+0x10>
  }
}
 80015d4:	bf00      	nop
 80015d6:	bf00      	nop
 80015d8:	371c      	adds	r7, #28
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000
 80015e8:	40010000 	.word	0x40010000
 80015ec:	48000400 	.word	0x48000400
 80015f0:	48000800 	.word	0x48000800
 80015f4:	48000c00 	.word	0x48000c00
 80015f8:	48001000 	.word	0x48001000
 80015fc:	48001400 	.word	0x48001400
 8001600:	48001800 	.word	0x48001800
 8001604:	40010400 	.word	0x40010400

08001608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
 8001614:	4613      	mov	r3, r2
 8001616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001618:	787b      	ldrb	r3, [r7, #1]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800161e:	887a      	ldrh	r2, [r7, #2]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001624:	e002      	b.n	800162c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001626:	887a      	ldrh	r2, [r7, #2]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800163c:	4b04      	ldr	r3, [pc, #16]	@ (8001650 <HAL_PWREx_GetVoltageRange+0x18>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40007000 	.word	0x40007000

08001654 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001662:	d130      	bne.n	80016c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001664:	4b23      	ldr	r3, [pc, #140]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800166c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001670:	d038      	beq.n	80016e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001672:	4b20      	ldr	r3, [pc, #128]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800167a:	4a1e      	ldr	r2, [pc, #120]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800167c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001680:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001682:	4b1d      	ldr	r3, [pc, #116]	@ (80016f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2232      	movs	r2, #50	@ 0x32
 8001688:	fb02 f303 	mul.w	r3, r2, r3
 800168c:	4a1b      	ldr	r2, [pc, #108]	@ (80016fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800168e:	fba2 2303 	umull	r2, r3, r2, r3
 8001692:	0c9b      	lsrs	r3, r3, #18
 8001694:	3301      	adds	r3, #1
 8001696:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001698:	e002      	b.n	80016a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	3b01      	subs	r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016a0:	4b14      	ldr	r3, [pc, #80]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ac:	d102      	bne.n	80016b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1f2      	bne.n	800169a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016b4:	4b0f      	ldr	r3, [pc, #60]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016b6:	695b      	ldr	r3, [r3, #20]
 80016b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016c0:	d110      	bne.n	80016e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e00f      	b.n	80016e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80016c6:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016d2:	d007      	beq.n	80016e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016d4:	4b07      	ldr	r3, [pc, #28]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016dc:	4a05      	ldr	r2, [pc, #20]	@ (80016f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40007000 	.word	0x40007000
 80016f8:	20000000 	.word	0x20000000
 80016fc:	431bde83 	.word	0x431bde83

08001700 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e3ca      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001712:	4b97      	ldr	r3, [pc, #604]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 030c 	and.w	r3, r3, #12
 800171a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800171c:	4b94      	ldr	r3, [pc, #592]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0310 	and.w	r3, r3, #16
 800172e:	2b00      	cmp	r3, #0
 8001730:	f000 80e4 	beq.w	80018fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d007      	beq.n	800174a <HAL_RCC_OscConfig+0x4a>
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	2b0c      	cmp	r3, #12
 800173e:	f040 808b 	bne.w	8001858 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	2b01      	cmp	r3, #1
 8001746:	f040 8087 	bne.w	8001858 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800174a:	4b89      	ldr	r3, [pc, #548]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d005      	beq.n	8001762 <HAL_RCC_OscConfig+0x62>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e3a2      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a1a      	ldr	r2, [r3, #32]
 8001766:	4b82      	ldr	r3, [pc, #520]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	2b00      	cmp	r3, #0
 8001770:	d004      	beq.n	800177c <HAL_RCC_OscConfig+0x7c>
 8001772:	4b7f      	ldr	r3, [pc, #508]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800177a:	e005      	b.n	8001788 <HAL_RCC_OscConfig+0x88>
 800177c:	4b7c      	ldr	r3, [pc, #496]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 800177e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001788:	4293      	cmp	r3, r2
 800178a:	d223      	bcs.n	80017d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	4618      	mov	r0, r3
 8001792:	f000 fd55 	bl	8002240 <RCC_SetFlashLatencyFromMSIRange>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e383      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017a0:	4b73      	ldr	r3, [pc, #460]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a72      	ldr	r2, [pc, #456]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017a6:	f043 0308 	orr.w	r3, r3, #8
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	4b70      	ldr	r3, [pc, #448]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	496d      	ldr	r1, [pc, #436]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017be:	4b6c      	ldr	r3, [pc, #432]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	021b      	lsls	r3, r3, #8
 80017cc:	4968      	ldr	r1, [pc, #416]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	604b      	str	r3, [r1, #4]
 80017d2:	e025      	b.n	8001820 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017d4:	4b66      	ldr	r3, [pc, #408]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a65      	ldr	r2, [pc, #404]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6013      	str	r3, [r2, #0]
 80017e0:	4b63      	ldr	r3, [pc, #396]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	4960      	ldr	r1, [pc, #384]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	021b      	lsls	r3, r3, #8
 8001800:	495b      	ldr	r1, [pc, #364]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001802:	4313      	orrs	r3, r2
 8001804:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d109      	bne.n	8001820 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	4618      	mov	r0, r3
 8001812:	f000 fd15 	bl	8002240 <RCC_SetFlashLatencyFromMSIRange>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e343      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001820:	f000 fc4a 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8001824:	4602      	mov	r2, r0
 8001826:	4b52      	ldr	r3, [pc, #328]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	091b      	lsrs	r3, r3, #4
 800182c:	f003 030f 	and.w	r3, r3, #15
 8001830:	4950      	ldr	r1, [pc, #320]	@ (8001974 <HAL_RCC_OscConfig+0x274>)
 8001832:	5ccb      	ldrb	r3, [r1, r3]
 8001834:	f003 031f 	and.w	r3, r3, #31
 8001838:	fa22 f303 	lsr.w	r3, r2, r3
 800183c:	4a4e      	ldr	r2, [pc, #312]	@ (8001978 <HAL_RCC_OscConfig+0x278>)
 800183e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001840:	4b4e      	ldr	r3, [pc, #312]	@ (800197c <HAL_RCC_OscConfig+0x27c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fb49 	bl	8000edc <HAL_InitTick>
 800184a:	4603      	mov	r3, r0
 800184c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d052      	beq.n	80018fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001854:	7bfb      	ldrb	r3, [r7, #15]
 8001856:	e327      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d032      	beq.n	80018c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001860:	4b43      	ldr	r3, [pc, #268]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a42      	ldr	r2, [pc, #264]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800186c:	f7ff fb86 	bl	8000f7c <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001874:	f7ff fb82 	bl	8000f7c <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e310      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001886:	4b3a      	ldr	r3, [pc, #232]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0f0      	beq.n	8001874 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001892:	4b37      	ldr	r3, [pc, #220]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a36      	ldr	r2, [pc, #216]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001898:	f043 0308 	orr.w	r3, r3, #8
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	4b34      	ldr	r3, [pc, #208]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a1b      	ldr	r3, [r3, #32]
 80018aa:	4931      	ldr	r1, [pc, #196]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	69db      	ldr	r3, [r3, #28]
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	492c      	ldr	r1, [pc, #176]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018c0:	4313      	orrs	r3, r2
 80018c2:	604b      	str	r3, [r1, #4]
 80018c4:	e01a      	b.n	80018fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80018c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a29      	ldr	r2, [pc, #164]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018cc:	f023 0301 	bic.w	r3, r3, #1
 80018d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018d2:	f7ff fb53 	bl	8000f7c <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018da:	f7ff fb4f 	bl	8000f7c <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e2dd      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018ec:	4b20      	ldr	r3, [pc, #128]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1f0      	bne.n	80018da <HAL_RCC_OscConfig+0x1da>
 80018f8:	e000      	b.n	80018fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b00      	cmp	r3, #0
 8001906:	d074      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	2b08      	cmp	r3, #8
 800190c:	d005      	beq.n	800191a <HAL_RCC_OscConfig+0x21a>
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	2b0c      	cmp	r3, #12
 8001912:	d10e      	bne.n	8001932 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	2b03      	cmp	r3, #3
 8001918:	d10b      	bne.n	8001932 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800191a:	4b15      	ldr	r3, [pc, #84]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d064      	beq.n	80019f0 <HAL_RCC_OscConfig+0x2f0>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d160      	bne.n	80019f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e2ba      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800193a:	d106      	bne.n	800194a <HAL_RCC_OscConfig+0x24a>
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a0b      	ldr	r2, [pc, #44]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	e026      	b.n	8001998 <HAL_RCC_OscConfig+0x298>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001952:	d115      	bne.n	8001980 <HAL_RCC_OscConfig+0x280>
 8001954:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a05      	ldr	r2, [pc, #20]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 800195a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800195e:	6013      	str	r3, [r2, #0]
 8001960:	4b03      	ldr	r3, [pc, #12]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a02      	ldr	r2, [pc, #8]	@ (8001970 <HAL_RCC_OscConfig+0x270>)
 8001966:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e014      	b.n	8001998 <HAL_RCC_OscConfig+0x298>
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000
 8001974:	08007e34 	.word	0x08007e34
 8001978:	20000000 	.word	0x20000000
 800197c:	20000004 	.word	0x20000004
 8001980:	4ba0      	ldr	r3, [pc, #640]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a9f      	ldr	r2, [pc, #636]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b9d      	ldr	r3, [pc, #628]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a9c      	ldr	r2, [pc, #624]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001992:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001996:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d013      	beq.n	80019c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff faec 	bl	8000f7c <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019a8:	f7ff fae8 	bl	8000f7c <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b64      	cmp	r3, #100	@ 0x64
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e276      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019ba:	4b92      	ldr	r3, [pc, #584]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d0f0      	beq.n	80019a8 <HAL_RCC_OscConfig+0x2a8>
 80019c6:	e014      	b.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c8:	f7ff fad8 	bl	8000f7c <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d0:	f7ff fad4 	bl	8000f7c <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b64      	cmp	r3, #100	@ 0x64
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e262      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019e2:	4b88      	ldr	r3, [pc, #544]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x2d0>
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d060      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d005      	beq.n	8001a10 <HAL_RCC_OscConfig+0x310>
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d119      	bne.n	8001a3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d116      	bne.n	8001a3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a10:	4b7c      	ldr	r3, [pc, #496]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_RCC_OscConfig+0x328>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d101      	bne.n	8001a28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e23f      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a28:	4b76      	ldr	r3, [pc, #472]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	061b      	lsls	r3, r3, #24
 8001a36:	4973      	ldr	r1, [pc, #460]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a3c:	e040      	b.n	8001ac0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d023      	beq.n	8001a8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a46:	4b6f      	ldr	r3, [pc, #444]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a6e      	ldr	r2, [pc, #440]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a52:	f7ff fa93 	bl	8000f7c <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a5a:	f7ff fa8f 	bl	8000f7c <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e21d      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a6c:	4b65      	ldr	r3, [pc, #404]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a78:	4b62      	ldr	r3, [pc, #392]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	061b      	lsls	r3, r3, #24
 8001a86:	495f      	ldr	r1, [pc, #380]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	604b      	str	r3, [r1, #4]
 8001a8c:	e018      	b.n	8001ac0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a8e:	4b5d      	ldr	r3, [pc, #372]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a5c      	ldr	r2, [pc, #368]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001a94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fa6f 	bl	8000f7c <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fa6b 	bl	8000f7c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e1f9      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ab4:	4b53      	ldr	r3, [pc, #332]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1f0      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0308 	and.w	r3, r3, #8
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d03c      	beq.n	8001b46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	695b      	ldr	r3, [r3, #20]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d01c      	beq.n	8001b0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ad4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ada:	4a4a      	ldr	r2, [pc, #296]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae4:	f7ff fa4a 	bl	8000f7c <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aec:	f7ff fa46 	bl	8000f7c <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e1d4      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001afe:	4b41      	ldr	r3, [pc, #260]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d0ef      	beq.n	8001aec <HAL_RCC_OscConfig+0x3ec>
 8001b0c:	e01b      	b.n	8001b46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b0e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b14:	4a3b      	ldr	r2, [pc, #236]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b16:	f023 0301 	bic.w	r3, r3, #1
 8001b1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b1e:	f7ff fa2d 	bl	8000f7c <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b24:	e008      	b.n	8001b38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b26:	f7ff fa29 	bl	8000f7c <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e1b7      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b38:	4b32      	ldr	r3, [pc, #200]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1ef      	bne.n	8001b26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	f000 80a6 	beq.w	8001ca0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b54:	2300      	movs	r3, #0
 8001b56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001b58:	4b2a      	ldr	r3, [pc, #168]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d10d      	bne.n	8001b80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b64:	4b27      	ldr	r3, [pc, #156]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b68:	4a26      	ldr	r2, [pc, #152]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b70:	4b24      	ldr	r3, [pc, #144]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	60bb      	str	r3, [r7, #8]
 8001b7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b80:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <HAL_RCC_OscConfig+0x508>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d118      	bne.n	8001bbe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c08 <HAL_RCC_OscConfig+0x508>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a1d      	ldr	r2, [pc, #116]	@ (8001c08 <HAL_RCC_OscConfig+0x508>)
 8001b92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b98:	f7ff f9f0 	bl	8000f7c <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba0:	f7ff f9ec 	bl	8000f7c <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e17a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bb2:	4b15      	ldr	r3, [pc, #84]	@ (8001c08 <HAL_RCC_OscConfig+0x508>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d108      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x4d8>
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bd6:	e029      	b.n	8001c2c <HAL_RCC_OscConfig+0x52c>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	2b05      	cmp	r3, #5
 8001bde:	d115      	bne.n	8001c0c <HAL_RCC_OscConfig+0x50c>
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001be6:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001be8:	f043 0304 	orr.w	r3, r3, #4
 8001bec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bf0:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bf6:	4a03      	ldr	r2, [pc, #12]	@ (8001c04 <HAL_RCC_OscConfig+0x504>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c00:	e014      	b.n	8001c2c <HAL_RCC_OscConfig+0x52c>
 8001c02:	bf00      	nop
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40007000 	.word	0x40007000
 8001c0c:	4b9c      	ldr	r3, [pc, #624]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c12:	4a9b      	ldr	r2, [pc, #620]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c14:	f023 0301 	bic.w	r3, r3, #1
 8001c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c1c:	4b98      	ldr	r3, [pc, #608]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c22:	4a97      	ldr	r2, [pc, #604]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c24:	f023 0304 	bic.w	r3, r3, #4
 8001c28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d016      	beq.n	8001c62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c34:	f7ff f9a2 	bl	8000f7c <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c3a:	e00a      	b.n	8001c52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3c:	f7ff f99e 	bl	8000f7c <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e12a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c52:	4b8b      	ldr	r3, [pc, #556]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0ed      	beq.n	8001c3c <HAL_RCC_OscConfig+0x53c>
 8001c60:	e015      	b.n	8001c8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c62:	f7ff f98b 	bl	8000f7c <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c68:	e00a      	b.n	8001c80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c6a:	f7ff f987 	bl	8000f7c <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e113      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c80:	4b7f      	ldr	r3, [pc, #508]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1ed      	bne.n	8001c6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c8e:	7ffb      	ldrb	r3, [r7, #31]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d105      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c94:	4b7a      	ldr	r3, [pc, #488]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c98:	4a79      	ldr	r2, [pc, #484]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f000 80fe 	beq.w	8001ea6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	f040 80d0 	bne.w	8001e54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001cb4:	4b72      	ldr	r3, [pc, #456]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f003 0203 	and.w	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d130      	bne.n	8001d2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d127      	bne.n	8001d2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ce4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d11f      	bne.n	8001d2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001cf4:	2a07      	cmp	r2, #7
 8001cf6:	bf14      	ite	ne
 8001cf8:	2201      	movne	r2, #1
 8001cfa:	2200      	moveq	r2, #0
 8001cfc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d113      	bne.n	8001d2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d0c:	085b      	lsrs	r3, r3, #1
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d109      	bne.n	8001d2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d20:	085b      	lsrs	r3, r3, #1
 8001d22:	3b01      	subs	r3, #1
 8001d24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d06e      	beq.n	8001e08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	2b0c      	cmp	r3, #12
 8001d2e:	d069      	beq.n	8001e04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001d30:	4b53      	ldr	r3, [pc, #332]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d105      	bne.n	8001d48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001d3c:	4b50      	ldr	r3, [pc, #320]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e0ad      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001d4c:	4b4c      	ldr	r3, [pc, #304]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a4b      	ldr	r2, [pc, #300]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001d52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d58:	f7ff f910 	bl	8000f7c <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d60:	f7ff f90c 	bl	8000f7c <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e09a      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d72:	4b43      	ldr	r3, [pc, #268]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d7e:	4b40      	ldr	r3, [pc, #256]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	4b40      	ldr	r3, [pc, #256]	@ (8001e84 <HAL_RCC_OscConfig+0x784>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001d8e:	3a01      	subs	r2, #1
 8001d90:	0112      	lsls	r2, r2, #4
 8001d92:	4311      	orrs	r1, r2
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001d98:	0212      	lsls	r2, r2, #8
 8001d9a:	4311      	orrs	r1, r2
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001da0:	0852      	lsrs	r2, r2, #1
 8001da2:	3a01      	subs	r2, #1
 8001da4:	0552      	lsls	r2, r2, #21
 8001da6:	4311      	orrs	r1, r2
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001dac:	0852      	lsrs	r2, r2, #1
 8001dae:	3a01      	subs	r2, #1
 8001db0:	0652      	lsls	r2, r2, #25
 8001db2:	4311      	orrs	r1, r2
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001db8:	0912      	lsrs	r2, r2, #4
 8001dba:	0452      	lsls	r2, r2, #17
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	4930      	ldr	r1, [pc, #192]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a2d      	ldr	r2, [pc, #180]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001dca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ddc:	f7ff f8ce 	bl	8000f7c <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de4:	f7ff f8ca 	bl	8000f7c <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e058      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001df6:	4b22      	ldr	r3, [pc, #136]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0f0      	beq.n	8001de4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e02:	e050      	b.n	8001ea6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e04f      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e08:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d148      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a19      	ldr	r2, [pc, #100]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e20:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	4a16      	ldr	r2, [pc, #88]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e2c:	f7ff f8a6 	bl	8000f7c <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e34:	f7ff f8a2 	bl	8000f7c <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e030      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0f0      	beq.n	8001e34 <HAL_RCC_OscConfig+0x734>
 8001e52:	e028      	b.n	8001ea6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	2b0c      	cmp	r3, #12
 8001e58:	d023      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5a:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a08      	ldr	r2, [pc, #32]	@ (8001e80 <HAL_RCC_OscConfig+0x780>)
 8001e60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e66:	f7ff f889 	bl	8000f7c <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e6c:	e00c      	b.n	8001e88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6e:	f7ff f885 	bl	8000f7c <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d905      	bls.n	8001e88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e013      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
 8001e80:	40021000 	.word	0x40021000
 8001e84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e88:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <HAL_RCC_OscConfig+0x7b0>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1ec      	bne.n	8001e6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e94:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_RCC_OscConfig+0x7b0>)
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	4905      	ldr	r1, [pc, #20]	@ (8001eb0 <HAL_RCC_OscConfig+0x7b0>)
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_RCC_OscConfig+0x7b4>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60cb      	str	r3, [r1, #12]
 8001ea0:	e001      	b.n	8001ea6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3720      	adds	r7, #32
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	feeefffc 	.word	0xfeeefffc

08001eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e0e7      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ecc:	4b75      	ldr	r3, [pc, #468]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d910      	bls.n	8001efc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eda:	4b72      	ldr	r3, [pc, #456]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f023 0207 	bic.w	r2, r3, #7
 8001ee2:	4970      	ldr	r1, [pc, #448]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eea:	4b6e      	ldr	r3, [pc, #440]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e0cf      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d010      	beq.n	8001f2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	4b66      	ldr	r3, [pc, #408]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d908      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f18:	4b63      	ldr	r3, [pc, #396]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	4960      	ldr	r1, [pc, #384]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d04c      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b03      	cmp	r3, #3
 8001f3c:	d107      	bne.n	8001f4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f3e:	4b5a      	ldr	r3, [pc, #360]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d121      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e0a6      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d107      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f56:	4b54      	ldr	r3, [pc, #336]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d115      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e09a      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d107      	bne.n	8001f7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f6e:	4b4e      	ldr	r3, [pc, #312]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d109      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e08e      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f7e:	4b4a      	ldr	r3, [pc, #296]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e086      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f8e:	4b46      	ldr	r3, [pc, #280]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f023 0203 	bic.w	r2, r3, #3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4943      	ldr	r1, [pc, #268]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fa0:	f7fe ffec 	bl	8000f7c <HAL_GetTick>
 8001fa4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa6:	e00a      	b.n	8001fbe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa8:	f7fe ffe8 	bl	8000f7c <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e06e      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fbe:	4b3a      	ldr	r3, [pc, #232]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 020c 	and.w	r2, r3, #12
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d1eb      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d010      	beq.n	8001ffe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	4b31      	ldr	r3, [pc, #196]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d208      	bcs.n	8001ffe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fec:	4b2e      	ldr	r3, [pc, #184]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	492b      	ldr	r1, [pc, #172]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ffe:	4b29      	ldr	r3, [pc, #164]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d210      	bcs.n	800202e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200c:	4b25      	ldr	r3, [pc, #148]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f023 0207 	bic.w	r2, r3, #7
 8002014:	4923      	ldr	r1, [pc, #140]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	4313      	orrs	r3, r2
 800201a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800201c:	4b21      	ldr	r3, [pc, #132]	@ (80020a4 <HAL_RCC_ClockConfig+0x1ec>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d001      	beq.n	800202e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e036      	b.n	800209c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0304 	and.w	r3, r3, #4
 8002036:	2b00      	cmp	r3, #0
 8002038:	d008      	beq.n	800204c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800203a:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	4918      	ldr	r1, [pc, #96]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002048:	4313      	orrs	r3, r2
 800204a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0308 	and.w	r3, r3, #8
 8002054:	2b00      	cmp	r3, #0
 8002056:	d009      	beq.n	800206c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4910      	ldr	r1, [pc, #64]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002068:	4313      	orrs	r3, r2
 800206a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800206c:	f000 f824 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8002070:	4602      	mov	r2, r0
 8002072:	4b0d      	ldr	r3, [pc, #52]	@ (80020a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	091b      	lsrs	r3, r3, #4
 8002078:	f003 030f 	and.w	r3, r3, #15
 800207c:	490b      	ldr	r1, [pc, #44]	@ (80020ac <HAL_RCC_ClockConfig+0x1f4>)
 800207e:	5ccb      	ldrb	r3, [r1, r3]
 8002080:	f003 031f 	and.w	r3, r3, #31
 8002084:	fa22 f303 	lsr.w	r3, r2, r3
 8002088:	4a09      	ldr	r2, [pc, #36]	@ (80020b0 <HAL_RCC_ClockConfig+0x1f8>)
 800208a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800208c:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <HAL_RCC_ClockConfig+0x1fc>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7fe ff23 	bl	8000edc <HAL_InitTick>
 8002096:	4603      	mov	r3, r0
 8002098:	72fb      	strb	r3, [r7, #11]

  return status;
 800209a:	7afb      	ldrb	r3, [r7, #11]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40022000 	.word	0x40022000
 80020a8:	40021000 	.word	0x40021000
 80020ac:	08007e34 	.word	0x08007e34
 80020b0:	20000000 	.word	0x20000000
 80020b4:	20000004 	.word	0x20000004

080020b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b089      	sub	sp, #36	@ 0x24
 80020bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
 80020c2:	2300      	movs	r3, #0
 80020c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c6:	4b3e      	ldr	r3, [pc, #248]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020d0:	4b3b      	ldr	r3, [pc, #236]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <HAL_RCC_GetSysClockFreq+0x34>
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	2b0c      	cmp	r3, #12
 80020e4:	d121      	bne.n	800212a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d11e      	bne.n	800212a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80020ec:	4b34      	ldr	r3, [pc, #208]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d107      	bne.n	8002108 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80020f8:	4b31      	ldr	r3, [pc, #196]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80020fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020fe:	0a1b      	lsrs	r3, r3, #8
 8002100:	f003 030f 	and.w	r3, r3, #15
 8002104:	61fb      	str	r3, [r7, #28]
 8002106:	e005      	b.n	8002114 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002108:	4b2d      	ldr	r3, [pc, #180]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	091b      	lsrs	r3, r3, #4
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002114:	4a2b      	ldr	r2, [pc, #172]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10d      	bne.n	8002140 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002128:	e00a      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	2b04      	cmp	r3, #4
 800212e:	d102      	bne.n	8002136 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002130:	4b25      	ldr	r3, [pc, #148]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	e004      	b.n	8002140 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	2b08      	cmp	r3, #8
 800213a:	d101      	bne.n	8002140 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800213c:	4b23      	ldr	r3, [pc, #140]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x114>)
 800213e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	2b0c      	cmp	r3, #12
 8002144:	d134      	bne.n	80021b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002146:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	2b02      	cmp	r3, #2
 8002154:	d003      	beq.n	800215e <HAL_RCC_GetSysClockFreq+0xa6>
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	2b03      	cmp	r3, #3
 800215a:	d003      	beq.n	8002164 <HAL_RCC_GetSysClockFreq+0xac>
 800215c:	e005      	b.n	800216a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800215e:	4b1a      	ldr	r3, [pc, #104]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002160:	617b      	str	r3, [r7, #20]
      break;
 8002162:	e005      	b.n	8002170 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002164:	4b19      	ldr	r3, [pc, #100]	@ (80021cc <HAL_RCC_GetSysClockFreq+0x114>)
 8002166:	617b      	str	r3, [r7, #20]
      break;
 8002168:	e002      	b.n	8002170 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	617b      	str	r3, [r7, #20]
      break;
 800216e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	091b      	lsrs	r3, r3, #4
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	3301      	adds	r3, #1
 800217c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	fb03 f202 	mul.w	r2, r3, r2
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	fbb2 f3f3 	udiv	r3, r2, r3
 8002194:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002196:	4b0a      	ldr	r3, [pc, #40]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	0e5b      	lsrs	r3, r3, #25
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	3301      	adds	r3, #1
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80021b0:	69bb      	ldr	r3, [r7, #24]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3724      	adds	r7, #36	@ 0x24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	40021000 	.word	0x40021000
 80021c4:	08007e4c 	.word	0x08007e4c
 80021c8:	00f42400 	.word	0x00f42400
 80021cc:	007a1200 	.word	0x007a1200

080021d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021d4:	4b03      	ldr	r3, [pc, #12]	@ (80021e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000000 	.word	0x20000000

080021e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80021ec:	f7ff fff0 	bl	80021d0 <HAL_RCC_GetHCLKFreq>
 80021f0:	4602      	mov	r2, r0
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_RCC_GetPCLK1Freq+0x24>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	0a1b      	lsrs	r3, r3, #8
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	4904      	ldr	r1, [pc, #16]	@ (8002210 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021fe:	5ccb      	ldrb	r3, [r1, r3]
 8002200:	f003 031f 	and.w	r3, r3, #31
 8002204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002208:	4618      	mov	r0, r3
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	08007e44 	.word	0x08007e44

08002214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002218:	f7ff ffda 	bl	80021d0 <HAL_RCC_GetHCLKFreq>
 800221c:	4602      	mov	r2, r0
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	0adb      	lsrs	r3, r3, #11
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	4904      	ldr	r1, [pc, #16]	@ (800223c <HAL_RCC_GetPCLK2Freq+0x28>)
 800222a:	5ccb      	ldrb	r3, [r1, r3]
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002234:	4618      	mov	r0, r3
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40021000 	.word	0x40021000
 800223c:	08007e44 	.word	0x08007e44

08002240 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002248:	2300      	movs	r3, #0
 800224a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800224c:	4b2a      	ldr	r3, [pc, #168]	@ (80022f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800224e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002258:	f7ff f9ee 	bl	8001638 <HAL_PWREx_GetVoltageRange>
 800225c:	6178      	str	r0, [r7, #20]
 800225e:	e014      	b.n	800228a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002260:	4b25      	ldr	r3, [pc, #148]	@ (80022f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002264:	4a24      	ldr	r2, [pc, #144]	@ (80022f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002266:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800226a:	6593      	str	r3, [r2, #88]	@ 0x58
 800226c:	4b22      	ldr	r3, [pc, #136]	@ (80022f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002278:	f7ff f9de 	bl	8001638 <HAL_PWREx_GetVoltageRange>
 800227c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800227e:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	4a1d      	ldr	r2, [pc, #116]	@ (80022f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002288:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002290:	d10b      	bne.n	80022aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b80      	cmp	r3, #128	@ 0x80
 8002296:	d919      	bls.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2ba0      	cmp	r3, #160	@ 0xa0
 800229c:	d902      	bls.n	80022a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800229e:	2302      	movs	r3, #2
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	e013      	b.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022a4:	2301      	movs	r3, #1
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	e010      	b.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b80      	cmp	r3, #128	@ 0x80
 80022ae:	d902      	bls.n	80022b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80022b0:	2303      	movs	r3, #3
 80022b2:	613b      	str	r3, [r7, #16]
 80022b4:	e00a      	b.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b80      	cmp	r3, #128	@ 0x80
 80022ba:	d102      	bne.n	80022c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022bc:	2302      	movs	r3, #2
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	e004      	b.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b70      	cmp	r3, #112	@ 0x70
 80022c6:	d101      	bne.n	80022cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022c8:	2301      	movs	r3, #1
 80022ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022cc:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f023 0207 	bic.w	r2, r3, #7
 80022d4:	4909      	ldr	r1, [pc, #36]	@ (80022fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80022dc:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d001      	beq.n	80022ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e000      	b.n	80022f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40021000 	.word	0x40021000
 80022fc:	40022000 	.word	0x40022000

08002300 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002308:	2300      	movs	r3, #0
 800230a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800230c:	2300      	movs	r3, #0
 800230e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002318:	2b00      	cmp	r3, #0
 800231a:	d041      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002320:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002324:	d02a      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002326:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800232a:	d824      	bhi.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800232c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002330:	d008      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002332:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002336:	d81e      	bhi.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00a      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800233c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002340:	d010      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002342:	e018      	b.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002344:	4b86      	ldr	r3, [pc, #536]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	4a85      	ldr	r2, [pc, #532]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800234a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800234e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002350:	e015      	b.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	3304      	adds	r3, #4
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f000 fabb 	bl	80028d4 <RCCEx_PLLSAI1_Config>
 800235e:	4603      	mov	r3, r0
 8002360:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002362:	e00c      	b.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3320      	adds	r3, #32
 8002368:	2100      	movs	r1, #0
 800236a:	4618      	mov	r0, r3
 800236c:	f000 fba6 	bl	8002abc <RCCEx_PLLSAI2_Config>
 8002370:	4603      	mov	r3, r0
 8002372:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002374:	e003      	b.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	74fb      	strb	r3, [r7, #19]
      break;
 800237a:	e000      	b.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800237c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800237e:	7cfb      	ldrb	r3, [r7, #19]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10b      	bne.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002384:	4b76      	ldr	r3, [pc, #472]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002392:	4973      	ldr	r1, [pc, #460]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002394:	4313      	orrs	r3, r2
 8002396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800239a:	e001      	b.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800239c:	7cfb      	ldrb	r3, [r7, #19]
 800239e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d041      	beq.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80023b4:	d02a      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80023b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80023ba:	d824      	bhi.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80023bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80023c0:	d008      	beq.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80023c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80023c6:	d81e      	bhi.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00a      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80023cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023d0:	d010      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80023d2:	e018      	b.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023d4:	4b62      	ldr	r3, [pc, #392]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	4a61      	ldr	r2, [pc, #388]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023e0:	e015      	b.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3304      	adds	r3, #4
 80023e6:	2100      	movs	r1, #0
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 fa73 	bl	80028d4 <RCCEx_PLLSAI1_Config>
 80023ee:	4603      	mov	r3, r0
 80023f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023f2:	e00c      	b.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3320      	adds	r3, #32
 80023f8:	2100      	movs	r1, #0
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 fb5e 	bl	8002abc <RCCEx_PLLSAI2_Config>
 8002400:	4603      	mov	r3, r0
 8002402:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002404:	e003      	b.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	74fb      	strb	r3, [r7, #19]
      break;
 800240a:	e000      	b.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800240c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800240e:	7cfb      	ldrb	r3, [r7, #19]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10b      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002414:	4b52      	ldr	r3, [pc, #328]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002422:	494f      	ldr	r1, [pc, #316]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002424:	4313      	orrs	r3, r2
 8002426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800242a:	e001      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800242c:	7cfb      	ldrb	r3, [r7, #19]
 800242e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 80a0 	beq.w	800257e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800243e:	2300      	movs	r3, #0
 8002440:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002442:	4b47      	ldr	r3, [pc, #284]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002452:	2300      	movs	r3, #0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00d      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002458:	4b41      	ldr	r3, [pc, #260]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800245a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245c:	4a40      	ldr	r2, [pc, #256]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800245e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002462:	6593      	str	r3, [r2, #88]	@ 0x58
 8002464:	4b3e      	ldr	r3, [pc, #248]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002468:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002470:	2301      	movs	r3, #1
 8002472:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002474:	4b3b      	ldr	r3, [pc, #236]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a3a      	ldr	r2, [pc, #232]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800247a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800247e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002480:	f7fe fd7c 	bl	8000f7c <HAL_GetTick>
 8002484:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002486:	e009      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002488:	f7fe fd78 	bl	8000f7c <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d902      	bls.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	74fb      	strb	r3, [r7, #19]
        break;
 800249a:	e005      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800249c:	4b31      	ldr	r3, [pc, #196]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d0ef      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80024a8:	7cfb      	ldrb	r3, [r7, #19]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d15c      	bne.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01f      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d019      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024cc:	4b24      	ldr	r3, [pc, #144]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024d8:	4b21      	ldr	r3, [pc, #132]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024de:	4a20      	ldr	r2, [pc, #128]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80024f8:	4a19      	ldr	r2, [pc, #100]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b00      	cmp	r3, #0
 8002508:	d016      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250a:	f7fe fd37 	bl	8000f7c <HAL_GetTick>
 800250e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002510:	e00b      	b.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002512:	f7fe fd33 	bl	8000f7c <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002520:	4293      	cmp	r3, r2
 8002522:	d902      	bls.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	74fb      	strb	r3, [r7, #19]
            break;
 8002528:	e006      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800252a:	4b0d      	ldr	r3, [pc, #52]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800252c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0ec      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002538:	7cfb      	ldrb	r3, [r7, #19]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800253e:	4b08      	ldr	r3, [pc, #32]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002544:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800254e:	4904      	ldr	r1, [pc, #16]	@ (8002560 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002556:	e009      	b.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	74bb      	strb	r3, [r7, #18]
 800255c:	e006      	b.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800255e:	bf00      	nop
 8002560:	40021000 	.word	0x40021000
 8002564:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002568:	7cfb      	ldrb	r3, [r7, #19]
 800256a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800256c:	7c7b      	ldrb	r3, [r7, #17]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d105      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002572:	4b9e      	ldr	r3, [pc, #632]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002576:	4a9d      	ldr	r2, [pc, #628]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002578:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800257c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00a      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800258a:	4b98      	ldr	r3, [pc, #608]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002590:	f023 0203 	bic.w	r2, r3, #3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002598:	4994      	ldr	r1, [pc, #592]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259a:	4313      	orrs	r3, r2
 800259c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00a      	beq.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025ac:	4b8f      	ldr	r3, [pc, #572]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	f023 020c 	bic.w	r2, r3, #12
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ba:	498c      	ldr	r1, [pc, #560]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00a      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025ce:	4b87      	ldr	r3, [pc, #540]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025dc:	4983      	ldr	r1, [pc, #524]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025f0:	4b7e      	ldr	r3, [pc, #504]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	497b      	ldr	r1, [pc, #492]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002600:	4313      	orrs	r3, r2
 8002602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0310 	and.w	r3, r3, #16
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00a      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002612:	4b76      	ldr	r3, [pc, #472]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002618:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002620:	4972      	ldr	r1, [pc, #456]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002622:	4313      	orrs	r3, r2
 8002624:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b00      	cmp	r3, #0
 8002632:	d00a      	beq.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002634:	4b6d      	ldr	r3, [pc, #436]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002642:	496a      	ldr	r1, [pc, #424]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002644:	4313      	orrs	r3, r2
 8002646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002656:	4b65      	ldr	r3, [pc, #404]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800265c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002664:	4961      	ldr	r1, [pc, #388]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002666:	4313      	orrs	r3, r2
 8002668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002674:	2b00      	cmp	r3, #0
 8002676:	d00a      	beq.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002678:	4b5c      	ldr	r3, [pc, #368]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002686:	4959      	ldr	r1, [pc, #356]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002688:	4313      	orrs	r3, r2
 800268a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00a      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800269a:	4b54      	ldr	r3, [pc, #336]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800269c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026a8:	4950      	ldr	r1, [pc, #320]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00a      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026bc:	4b4b      	ldr	r3, [pc, #300]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ca:	4948      	ldr	r1, [pc, #288]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00a      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026de:	4b43      	ldr	r3, [pc, #268]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ec:	493f      	ldr	r1, [pc, #252]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d028      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002700:	4b3a      	ldr	r3, [pc, #232]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002706:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800270e:	4937      	ldr	r1, [pc, #220]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002710:	4313      	orrs	r3, r2
 8002712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800271a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800271e:	d106      	bne.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002720:	4b32      	ldr	r3, [pc, #200]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a31      	ldr	r2, [pc, #196]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800272a:	60d3      	str	r3, [r2, #12]
 800272c:	e011      	b.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002732:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002736:	d10c      	bne.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3304      	adds	r3, #4
 800273c:	2101      	movs	r1, #1
 800273e:	4618      	mov	r0, r3
 8002740:	f000 f8c8 	bl	80028d4 <RCCEx_PLLSAI1_Config>
 8002744:	4603      	mov	r3, r0
 8002746:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002748:	7cfb      	ldrb	r3, [r7, #19]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800274e:	7cfb      	ldrb	r3, [r7, #19]
 8002750:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d028      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800275e:	4b23      	ldr	r3, [pc, #140]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002764:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800276c:	491f      	ldr	r1, [pc, #124]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800276e:	4313      	orrs	r3, r2
 8002770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800277c:	d106      	bne.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800277e:	4b1b      	ldr	r3, [pc, #108]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	4a1a      	ldr	r2, [pc, #104]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002784:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002788:	60d3      	str	r3, [r2, #12]
 800278a:	e011      	b.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002790:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002794:	d10c      	bne.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3304      	adds	r3, #4
 800279a:	2101      	movs	r1, #1
 800279c:	4618      	mov	r0, r3
 800279e:	f000 f899 	bl	80028d4 <RCCEx_PLLSAI1_Config>
 80027a2:	4603      	mov	r3, r0
 80027a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027a6:	7cfb      	ldrb	r3, [r7, #19]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80027ac:	7cfb      	ldrb	r3, [r7, #19]
 80027ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d02b      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027bc:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ca:	4908      	ldr	r1, [pc, #32]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027da:	d109      	bne.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027dc:	4b03      	ldr	r3, [pc, #12]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	4a02      	ldr	r2, [pc, #8]	@ (80027ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027e6:	60d3      	str	r3, [r2, #12]
 80027e8:	e014      	b.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80027ea:	bf00      	nop
 80027ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027f8:	d10c      	bne.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3304      	adds	r3, #4
 80027fe:	2101      	movs	r1, #1
 8002800:	4618      	mov	r0, r3
 8002802:	f000 f867 	bl	80028d4 <RCCEx_PLLSAI1_Config>
 8002806:	4603      	mov	r3, r0
 8002808:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800280a:	7cfb      	ldrb	r3, [r7, #19]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d02f      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002820:	4b2b      	ldr	r3, [pc, #172]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002826:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800282e:	4928      	ldr	r1, [pc, #160]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002830:	4313      	orrs	r3, r2
 8002832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800283a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800283e:	d10d      	bne.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3304      	adds	r3, #4
 8002844:	2102      	movs	r1, #2
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f844 	bl	80028d4 <RCCEx_PLLSAI1_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002850:	7cfb      	ldrb	r3, [r7, #19]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d014      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002856:	7cfb      	ldrb	r3, [r7, #19]
 8002858:	74bb      	strb	r3, [r7, #18]
 800285a:	e011      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002860:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002864:	d10c      	bne.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	3320      	adds	r3, #32
 800286a:	2102      	movs	r1, #2
 800286c:	4618      	mov	r0, r3
 800286e:	f000 f925 	bl	8002abc <RCCEx_PLLSAI2_Config>
 8002872:	4603      	mov	r3, r0
 8002874:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002876:	7cfb      	ldrb	r3, [r7, #19]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800287c:	7cfb      	ldrb	r3, [r7, #19]
 800287e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00a      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800288c:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800288e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002892:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800289a:	490d      	ldr	r1, [pc, #52]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800289c:	4313      	orrs	r3, r2
 800289e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80028ae:	4b08      	ldr	r3, [pc, #32]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80028b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028be:	4904      	ldr	r1, [pc, #16]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80028c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40021000 	.word	0x40021000

080028d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028de:	2300      	movs	r3, #0
 80028e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028e2:	4b75      	ldr	r3, [pc, #468]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	f003 0303 	and.w	r3, r3, #3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d018      	beq.n	8002920 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80028ee:	4b72      	ldr	r3, [pc, #456]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0203 	and.w	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d10d      	bne.n	800291a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
       ||
 8002902:	2b00      	cmp	r3, #0
 8002904:	d009      	beq.n	800291a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002906:	4b6c      	ldr	r3, [pc, #432]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	091b      	lsrs	r3, r3, #4
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	1c5a      	adds	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
       ||
 8002916:	429a      	cmp	r2, r3
 8002918:	d047      	beq.n	80029aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	73fb      	strb	r3, [r7, #15]
 800291e:	e044      	b.n	80029aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b03      	cmp	r3, #3
 8002926:	d018      	beq.n	800295a <RCCEx_PLLSAI1_Config+0x86>
 8002928:	2b03      	cmp	r3, #3
 800292a:	d825      	bhi.n	8002978 <RCCEx_PLLSAI1_Config+0xa4>
 800292c:	2b01      	cmp	r3, #1
 800292e:	d002      	beq.n	8002936 <RCCEx_PLLSAI1_Config+0x62>
 8002930:	2b02      	cmp	r3, #2
 8002932:	d009      	beq.n	8002948 <RCCEx_PLLSAI1_Config+0x74>
 8002934:	e020      	b.n	8002978 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002936:	4b60      	ldr	r3, [pc, #384]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d11d      	bne.n	800297e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002946:	e01a      	b.n	800297e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002948:	4b5b      	ldr	r3, [pc, #364]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002950:	2b00      	cmp	r3, #0
 8002952:	d116      	bne.n	8002982 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002958:	e013      	b.n	8002982 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800295a:	4b57      	ldr	r3, [pc, #348]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10f      	bne.n	8002986 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002966:	4b54      	ldr	r3, [pc, #336]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d109      	bne.n	8002986 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002976:	e006      	b.n	8002986 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	73fb      	strb	r3, [r7, #15]
      break;
 800297c:	e004      	b.n	8002988 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800297e:	bf00      	nop
 8002980:	e002      	b.n	8002988 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002982:	bf00      	nop
 8002984:	e000      	b.n	8002988 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002986:	bf00      	nop
    }

    if(status == HAL_OK)
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10d      	bne.n	80029aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800298e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6819      	ldr	r1, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	430b      	orrs	r3, r1
 80029a4:	4944      	ldr	r1, [pc, #272]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d17d      	bne.n	8002aac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80029b0:	4b41      	ldr	r3, [pc, #260]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a40      	ldr	r2, [pc, #256]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80029ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029bc:	f7fe fade 	bl	8000f7c <HAL_GetTick>
 80029c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029c2:	e009      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029c4:	f7fe fada 	bl	8000f7c <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d902      	bls.n	80029d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	73fb      	strb	r3, [r7, #15]
        break;
 80029d6:	e005      	b.n	80029e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029d8:	4b37      	ldr	r3, [pc, #220]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ef      	bne.n	80029c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d160      	bne.n	8002aac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d111      	bne.n	8002a14 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80029f0:	4b31      	ldr	r3, [pc, #196]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80029f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6892      	ldr	r2, [r2, #8]
 8002a00:	0211      	lsls	r1, r2, #8
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	68d2      	ldr	r2, [r2, #12]
 8002a06:	0912      	lsrs	r2, r2, #4
 8002a08:	0452      	lsls	r2, r2, #17
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	492a      	ldr	r1, [pc, #168]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	610b      	str	r3, [r1, #16]
 8002a12:	e027      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d112      	bne.n	8002a40 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a1a:	4b27      	ldr	r3, [pc, #156]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002a22:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6892      	ldr	r2, [r2, #8]
 8002a2a:	0211      	lsls	r1, r2, #8
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	6912      	ldr	r2, [r2, #16]
 8002a30:	0852      	lsrs	r2, r2, #1
 8002a32:	3a01      	subs	r2, #1
 8002a34:	0552      	lsls	r2, r2, #21
 8002a36:	430a      	orrs	r2, r1
 8002a38:	491f      	ldr	r1, [pc, #124]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	610b      	str	r3, [r1, #16]
 8002a3e:	e011      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a40:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002a48:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6892      	ldr	r2, [r2, #8]
 8002a50:	0211      	lsls	r1, r2, #8
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	6952      	ldr	r2, [r2, #20]
 8002a56:	0852      	lsrs	r2, r2, #1
 8002a58:	3a01      	subs	r2, #1
 8002a5a:	0652      	lsls	r2, r2, #25
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	4916      	ldr	r1, [pc, #88]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002a64:	4b14      	ldr	r3, [pc, #80]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a13      	ldr	r2, [pc, #76]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a70:	f7fe fa84 	bl	8000f7c <HAL_GetTick>
 8002a74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a76:	e009      	b.n	8002a8c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a78:	f7fe fa80 	bl	8000f7c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d902      	bls.n	8002a8c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	73fb      	strb	r3, [r7, #15]
          break;
 8002a8a:	e005      	b.n	8002a98 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0ef      	beq.n	8002a78 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002a98:	7bfb      	ldrb	r3, [r7, #15]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d106      	bne.n	8002aac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002a9e:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aa0:	691a      	ldr	r2, [r3, #16]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	4904      	ldr	r1, [pc, #16]	@ (8002ab8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40021000 	.word	0x40021000

08002abc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002aca:	4b6a      	ldr	r3, [pc, #424]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d018      	beq.n	8002b08 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ad6:	4b67      	ldr	r3, [pc, #412]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	f003 0203 	and.w	r2, r3, #3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d10d      	bne.n	8002b02 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
       ||
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d009      	beq.n	8002b02 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002aee:	4b61      	ldr	r3, [pc, #388]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
       ||
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d047      	beq.n	8002b92 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
 8002b06:	e044      	b.n	8002b92 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d018      	beq.n	8002b42 <RCCEx_PLLSAI2_Config+0x86>
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	d825      	bhi.n	8002b60 <RCCEx_PLLSAI2_Config+0xa4>
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d002      	beq.n	8002b1e <RCCEx_PLLSAI2_Config+0x62>
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d009      	beq.n	8002b30 <RCCEx_PLLSAI2_Config+0x74>
 8002b1c:	e020      	b.n	8002b60 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b1e:	4b55      	ldr	r3, [pc, #340]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d11d      	bne.n	8002b66 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b2e:	e01a      	b.n	8002b66 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b30:	4b50      	ldr	r3, [pc, #320]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d116      	bne.n	8002b6a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b40:	e013      	b.n	8002b6a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b42:	4b4c      	ldr	r3, [pc, #304]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10f      	bne.n	8002b6e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b4e:	4b49      	ldr	r3, [pc, #292]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d109      	bne.n	8002b6e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b5e:	e006      	b.n	8002b6e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	73fb      	strb	r3, [r7, #15]
      break;
 8002b64:	e004      	b.n	8002b70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002b66:	bf00      	nop
 8002b68:	e002      	b.n	8002b70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002b6a:	bf00      	nop
 8002b6c:	e000      	b.n	8002b70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002b6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10d      	bne.n	8002b92 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b76:	4b3f      	ldr	r3, [pc, #252]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6819      	ldr	r1, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	011b      	lsls	r3, r3, #4
 8002b8a:	430b      	orrs	r3, r1
 8002b8c:	4939      	ldr	r1, [pc, #228]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d167      	bne.n	8002c68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002b98:	4b36      	ldr	r3, [pc, #216]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a35      	ldr	r2, [pc, #212]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ba2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ba4:	f7fe f9ea 	bl	8000f7c <HAL_GetTick>
 8002ba8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002baa:	e009      	b.n	8002bc0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bac:	f7fe f9e6 	bl	8000f7c <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d902      	bls.n	8002bc0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	73fb      	strb	r3, [r7, #15]
        break;
 8002bbe:	e005      	b.n	8002bcc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bc0:	4b2c      	ldr	r3, [pc, #176]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1ef      	bne.n	8002bac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d14a      	bne.n	8002c68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d111      	bne.n	8002bfc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002bd8:	4b26      	ldr	r3, [pc, #152]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6892      	ldr	r2, [r2, #8]
 8002be8:	0211      	lsls	r1, r2, #8
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68d2      	ldr	r2, [r2, #12]
 8002bee:	0912      	lsrs	r2, r2, #4
 8002bf0:	0452      	lsls	r2, r2, #17
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	491f      	ldr	r1, [pc, #124]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	614b      	str	r3, [r1, #20]
 8002bfa:	e011      	b.n	8002c20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002c04:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6892      	ldr	r2, [r2, #8]
 8002c0c:	0211      	lsls	r1, r2, #8
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6912      	ldr	r2, [r2, #16]
 8002c12:	0852      	lsrs	r2, r2, #1
 8002c14:	3a01      	subs	r2, #1
 8002c16:	0652      	lsls	r2, r2, #25
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	4916      	ldr	r1, [pc, #88]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c20:	4b14      	ldr	r3, [pc, #80]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a13      	ldr	r2, [pc, #76]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2c:	f7fe f9a6 	bl	8000f7c <HAL_GetTick>
 8002c30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c32:	e009      	b.n	8002c48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c34:	f7fe f9a2 	bl	8000f7c <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d902      	bls.n	8002c48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	73fb      	strb	r3, [r7, #15]
          break;
 8002c46:	e005      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c48:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0ef      	beq.n	8002c34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d106      	bne.n	8002c68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002c5a:	4b06      	ldr	r3, [pc, #24]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5c:	695a      	ldr	r2, [r3, #20]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	4904      	ldr	r1, [pc, #16]	@ (8002c74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40021000 	.word	0x40021000

08002c78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e095      	b.n	8002db6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d108      	bne.n	8002ca4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c9a:	d009      	beq.n	8002cb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	61da      	str	r2, [r3, #28]
 8002ca2:	e005      	b.n	8002cb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d106      	bne.n	8002cd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7fd feb6 	bl	8000a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ce6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002cf0:	d902      	bls.n	8002cf8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	e002      	b.n	8002cfe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002cf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cfc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002d06:	d007      	beq.n	8002d18 <HAL_SPI_Init+0xa0>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d10:	d002      	beq.n	8002d18 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d50:	431a      	orrs	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d5a:	ea42 0103 	orr.w	r1, r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d62:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	0c1b      	lsrs	r3, r3, #16
 8002d74:	f003 0204 	and.w	r2, r3, #4
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	f003 0310 	and.w	r3, r3, #16
 8002d80:	431a      	orrs	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002d94:	ea42 0103 	orr.w	r1, r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e040      	b.n	8002e52 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d106      	bne.n	8002de6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f7fd ffcd 	bl	8000d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2224      	movs	r2, #36	@ 0x24
 8002dea:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 fedb 	bl	8003bc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 fc20 	bl	8003650 <UART_SetConfig>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e01b      	b.n	8002e52 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f042 0201 	orr.w	r2, r2, #1
 8002e48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 ff5a 	bl	8003d04 <UART_CheckIdleState>
 8002e50:	4603      	mov	r3, r0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b08a      	sub	sp, #40	@ 0x28
 8002e5e:	af02      	add	r7, sp, #8
 8002e60:	60f8      	str	r0, [r7, #12]
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	603b      	str	r3, [r7, #0]
 8002e66:	4613      	mov	r3, r2
 8002e68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d177      	bne.n	8002f62 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <HAL_UART_Transmit+0x24>
 8002e78:	88fb      	ldrh	r3, [r7, #6]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e070      	b.n	8002f64 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2221      	movs	r2, #33	@ 0x21
 8002e8e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e90:	f7fe f874 	bl	8000f7c <HAL_GetTick>
 8002e94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	88fa      	ldrh	r2, [r7, #6]
 8002e9a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	88fa      	ldrh	r2, [r7, #6]
 8002ea2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eae:	d108      	bne.n	8002ec2 <HAL_UART_Transmit+0x68>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d104      	bne.n	8002ec2 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	61bb      	str	r3, [r7, #24]
 8002ec0:	e003      	b.n	8002eca <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002eca:	e02f      	b.n	8002f2c <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2180      	movs	r1, #128	@ 0x80
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 ffbc 	bl	8003e54 <UART_WaitOnFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d004      	beq.n	8002eec <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e03b      	b.n	8002f64 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10b      	bne.n	8002f0a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	881a      	ldrh	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002efe:	b292      	uxth	r2, r2
 8002f00:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	3302      	adds	r3, #2
 8002f06:	61bb      	str	r3, [r7, #24]
 8002f08:	e007      	b.n	8002f1a <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	781a      	ldrb	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	3301      	adds	r3, #1
 8002f18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	3b01      	subs	r3, #1
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1c9      	bne.n	8002ecc <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2140      	movs	r1, #64	@ 0x40
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 ff86 	bl	8003e54 <UART_WaitOnFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d004      	beq.n	8002f58 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2220      	movs	r2, #32
 8002f52:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e005      	b.n	8002f64 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	e000      	b.n	8002f64 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002f62:	2302      	movs	r3, #2
  }
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3720      	adds	r7, #32
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	@ 0x28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	4613      	mov	r3, r2
 8002f78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	d137      	bne.n	8002ff4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d002      	beq.n	8002f90 <HAL_UART_Receive_IT+0x24>
 8002f8a:	88fb      	ldrh	r3, [r7, #6]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e030      	b.n	8002ff6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a18      	ldr	r2, [pc, #96]	@ (8003000 <HAL_UART_Receive_IT+0x94>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d01f      	beq.n	8002fe4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d018      	beq.n	8002fe4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	e853 3f00 	ldrex	r3, [r3]
 8002fbe:	613b      	str	r3, [r7, #16]
   return(result);
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	461a      	mov	r2, r3
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	623b      	str	r3, [r7, #32]
 8002fd2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd4:	69f9      	ldr	r1, [r7, #28]
 8002fd6:	6a3a      	ldr	r2, [r7, #32]
 8002fd8:	e841 2300 	strex	r3, r2, [r1]
 8002fdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e6      	bne.n	8002fb2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002fe4:	88fb      	ldrh	r3, [r7, #6]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 ffa0 	bl	8003f30 <UART_Start_Receive_IT>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	e000      	b.n	8002ff6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
  }
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3728      	adds	r7, #40	@ 0x28
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40008000 	.word	0x40008000

08003004 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b0ba      	sub	sp, #232	@ 0xe8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800302a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800302e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003032:	4013      	ands	r3, r2
 8003034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800303c:	2b00      	cmp	r3, #0
 800303e:	d115      	bne.n	800306c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003044:	f003 0320 	and.w	r3, r3, #32
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00f      	beq.n	800306c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800304c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003050:	f003 0320 	and.w	r3, r3, #32
 8003054:	2b00      	cmp	r3, #0
 8003056:	d009      	beq.n	800306c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 82ca 	beq.w	80035f6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	4798      	blx	r3
      }
      return;
 800306a:	e2c4      	b.n	80035f6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800306c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 8117 	beq.w	80032a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d106      	bne.n	8003090 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003082:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003086:	4b85      	ldr	r3, [pc, #532]	@ (800329c <HAL_UART_IRQHandler+0x298>)
 8003088:	4013      	ands	r3, r2
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 810a 	beq.w	80032a4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b00      	cmp	r3, #0
 800309a:	d011      	beq.n	80030c0 <HAL_UART_IRQHandler+0xbc>
 800309c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2201      	movs	r2, #1
 80030ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030b6:	f043 0201 	orr.w	r2, r3, #1
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d011      	beq.n	80030f0 <HAL_UART_IRQHandler+0xec>
 80030cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00b      	beq.n	80030f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2202      	movs	r2, #2
 80030de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030e6:	f043 0204 	orr.w	r2, r3, #4
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80030f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d011      	beq.n	8003120 <HAL_UART_IRQHandler+0x11c>
 80030fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00b      	beq.n	8003120 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2204      	movs	r2, #4
 800310e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003116:	f043 0202 	orr.w	r2, r3, #2
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d017      	beq.n	800315c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800312c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b00      	cmp	r3, #0
 8003136:	d105      	bne.n	8003144 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800313c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00b      	beq.n	800315c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2208      	movs	r2, #8
 800314a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003152:	f043 0208 	orr.w	r2, r3, #8
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800315c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003164:	2b00      	cmp	r3, #0
 8003166:	d012      	beq.n	800318e <HAL_UART_IRQHandler+0x18a>
 8003168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800316c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00c      	beq.n	800318e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800317c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003184:	f043 0220 	orr.w	r2, r3, #32
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 8230 	beq.w	80035fa <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800319a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800319e:	f003 0320 	and.w	r3, r3, #32
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00d      	beq.n	80031c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80031a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031aa:	f003 0320 	and.w	r3, r3, #32
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d007      	beq.n	80031c2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d6:	2b40      	cmp	r3, #64	@ 0x40
 80031d8:	d005      	beq.n	80031e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80031da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d04f      	beq.n	8003286 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 ff68 	bl	80040bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031f6:	2b40      	cmp	r3, #64	@ 0x40
 80031f8:	d141      	bne.n	800327e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3308      	adds	r3, #8
 8003200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003208:	e853 3f00 	ldrex	r3, [r3]
 800320c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3308      	adds	r3, #8
 8003222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800322a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800322e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003236:	e841 2300 	strex	r3, r2, [r1]
 800323a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800323e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1d9      	bne.n	80031fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800324a:	2b00      	cmp	r3, #0
 800324c:	d013      	beq.n	8003276 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003252:	4a13      	ldr	r2, [pc, #76]	@ (80032a0 <HAL_UART_IRQHandler+0x29c>)
 8003254:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800325a:	4618      	mov	r0, r3
 800325c:	f7fd ffe9 	bl	8001232 <HAL_DMA_Abort_IT>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d017      	beq.n	8003296 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003270:	4610      	mov	r0, r2
 8003272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003274:	e00f      	b.n	8003296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f9d4 	bl	8003624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800327c:	e00b      	b.n	8003296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f9d0 	bl	8003624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003284:	e007      	b.n	8003296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f9cc 	bl	8003624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003294:	e1b1      	b.n	80035fa <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003296:	bf00      	nop
    return;
 8003298:	e1af      	b.n	80035fa <HAL_UART_IRQHandler+0x5f6>
 800329a:	bf00      	nop
 800329c:	04000120 	.word	0x04000120
 80032a0:	08004185 	.word	0x08004185

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	f040 816a 	bne.w	8003582 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80032ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032b2:	f003 0310 	and.w	r3, r3, #16
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 8163 	beq.w	8003582 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80032bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 815c 	beq.w	8003582 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2210      	movs	r2, #16
 80032d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032dc:	2b40      	cmp	r3, #64	@ 0x40
 80032de:	f040 80d4 	bne.w	800348a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80032ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	f000 80ad 	beq.w	8003452 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80032fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003302:	429a      	cmp	r2, r3
 8003304:	f080 80a5 	bcs.w	8003452 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800330e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0320 	and.w	r3, r3, #32
 800331e:	2b00      	cmp	r3, #0
 8003320:	f040 8086 	bne.w	8003430 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003330:	e853 3f00 	ldrex	r3, [r3]
 8003334:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800333c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003340:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800334e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003352:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003356:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800335a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800335e:	e841 2300 	strex	r3, r2, [r1]
 8003362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1da      	bne.n	8003324 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3308      	adds	r3, #8
 8003374:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800337e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003380:	f023 0301 	bic.w	r3, r3, #1
 8003384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	3308      	adds	r3, #8
 800338e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003392:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003396:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003398:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800339a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800339e:	e841 2300 	strex	r3, r2, [r1]
 80033a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80033a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1e1      	bne.n	800336e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	3308      	adds	r3, #8
 80033b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033b4:	e853 3f00 	ldrex	r3, [r3]
 80033b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80033ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	3308      	adds	r3, #8
 80033ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80033ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80033d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80033d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80033d6:	e841 2300 	strex	r3, r2, [r1]
 80033da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80033dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1e3      	bne.n	80033aa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2220      	movs	r2, #32
 80033e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033f8:	e853 3f00 	ldrex	r3, [r3]
 80033fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80033fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003400:	f023 0310 	bic.w	r3, r3, #16
 8003404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003412:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003414:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003416:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003418:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800341a:	e841 2300 	strex	r3, r2, [r1]
 800341e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1e4      	bne.n	80033f0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800342a:	4618      	mov	r0, r3
 800342c:	f7fd fec3 	bl	80011b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003442:	b29b      	uxth	r3, r3
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	b29b      	uxth	r3, r3
 8003448:	4619      	mov	r1, r3
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f8f4 	bl	8003638 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003450:	e0d5      	b.n	80035fe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003458:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800345c:	429a      	cmp	r2, r3
 800345e:	f040 80ce 	bne.w	80035fe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b20      	cmp	r3, #32
 8003470:	f040 80c5 	bne.w	80035fe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003480:	4619      	mov	r1, r3
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f8d8 	bl	8003638 <HAL_UARTEx_RxEventCallback>
      return;
 8003488:	e0b9      	b.n	80035fe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003496:	b29b      	uxth	r3, r3
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 80ab 	beq.w	8003602 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80034ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f000 80a6 	beq.w	8003602 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034be:	e853 3f00 	ldrex	r3, [r3]
 80034c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80034d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80034da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034e0:	e841 2300 	strex	r3, r2, [r1]
 80034e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1e4      	bne.n	80034b6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	3308      	adds	r3, #8
 80034f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f6:	e853 3f00 	ldrex	r3, [r3]
 80034fa:	623b      	str	r3, [r7, #32]
   return(result);
 80034fc:	6a3b      	ldr	r3, [r7, #32]
 80034fe:	f023 0301 	bic.w	r3, r3, #1
 8003502:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	3308      	adds	r3, #8
 800350c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003510:	633a      	str	r2, [r7, #48]	@ 0x30
 8003512:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003518:	e841 2300 	strex	r3, r2, [r1]
 800351c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800351e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1e3      	bne.n	80034ec <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2220      	movs	r2, #32
 8003528:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	e853 3f00 	ldrex	r3, [r3]
 8003544:	60fb      	str	r3, [r7, #12]
   return(result);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f023 0310 	bic.w	r3, r3, #16
 800354c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	461a      	mov	r2, r3
 8003556:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800355a:	61fb      	str	r3, [r7, #28]
 800355c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	69b9      	ldr	r1, [r7, #24]
 8003560:	69fa      	ldr	r2, [r7, #28]
 8003562:	e841 2300 	strex	r3, r2, [r1]
 8003566:	617b      	str	r3, [r7, #20]
   return(result);
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1e4      	bne.n	8003538 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2202      	movs	r2, #2
 8003572:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003578:	4619      	mov	r1, r3
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f85c 	bl	8003638 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003580:	e03f      	b.n	8003602 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00e      	beq.n	80035ac <HAL_UART_IRQHandler+0x5a8>
 800358e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d008      	beq.n	80035ac <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80035a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 ffe9 	bl	800457c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80035aa:	e02d      	b.n	8003608 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80035ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00e      	beq.n	80035d6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80035b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01c      	beq.n	8003606 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
    }
    return;
 80035d4:	e017      	b.n	8003606 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80035d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d012      	beq.n	8003608 <HAL_UART_IRQHandler+0x604>
 80035e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00c      	beq.n	8003608 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fdde 	bl	80041b0 <UART_EndTransmit_IT>
    return;
 80035f4:	e008      	b.n	8003608 <HAL_UART_IRQHandler+0x604>
      return;
 80035f6:	bf00      	nop
 80035f8:	e006      	b.n	8003608 <HAL_UART_IRQHandler+0x604>
    return;
 80035fa:	bf00      	nop
 80035fc:	e004      	b.n	8003608 <HAL_UART_IRQHandler+0x604>
      return;
 80035fe:	bf00      	nop
 8003600:	e002      	b.n	8003608 <HAL_UART_IRQHandler+0x604>
      return;
 8003602:	bf00      	nop
 8003604:	e000      	b.n	8003608 <HAL_UART_IRQHandler+0x604>
    return;
 8003606:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003608:	37e8      	adds	r7, #232	@ 0xe8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop

08003610 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003654:	b08a      	sub	sp, #40	@ 0x28
 8003656:	af00      	add	r7, sp, #0
 8003658:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	431a      	orrs	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	431a      	orrs	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	69db      	ldr	r3, [r3, #28]
 8003674:	4313      	orrs	r3, r2
 8003676:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	4ba4      	ldr	r3, [pc, #656]	@ (8003910 <UART_SetConfig+0x2c0>)
 8003680:	4013      	ands	r3, r2
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	6812      	ldr	r2, [r2, #0]
 8003686:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003688:	430b      	orrs	r3, r1
 800368a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a99      	ldr	r2, [pc, #612]	@ (8003914 <UART_SetConfig+0x2c4>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d004      	beq.n	80036bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036b8:	4313      	orrs	r3, r2
 80036ba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036cc:	430a      	orrs	r2, r1
 80036ce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a90      	ldr	r2, [pc, #576]	@ (8003918 <UART_SetConfig+0x2c8>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d126      	bne.n	8003728 <UART_SetConfig+0xd8>
 80036da:	4b90      	ldr	r3, [pc, #576]	@ (800391c <UART_SetConfig+0x2cc>)
 80036dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	2b03      	cmp	r3, #3
 80036e6:	d81b      	bhi.n	8003720 <UART_SetConfig+0xd0>
 80036e8:	a201      	add	r2, pc, #4	@ (adr r2, 80036f0 <UART_SetConfig+0xa0>)
 80036ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ee:	bf00      	nop
 80036f0:	08003701 	.word	0x08003701
 80036f4:	08003711 	.word	0x08003711
 80036f8:	08003709 	.word	0x08003709
 80036fc:	08003719 	.word	0x08003719
 8003700:	2301      	movs	r3, #1
 8003702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003706:	e116      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003708:	2302      	movs	r3, #2
 800370a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800370e:	e112      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003710:	2304      	movs	r3, #4
 8003712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003716:	e10e      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003718:	2308      	movs	r3, #8
 800371a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800371e:	e10a      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003720:	2310      	movs	r3, #16
 8003722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003726:	e106      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a7c      	ldr	r2, [pc, #496]	@ (8003920 <UART_SetConfig+0x2d0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d138      	bne.n	80037a4 <UART_SetConfig+0x154>
 8003732:	4b7a      	ldr	r3, [pc, #488]	@ (800391c <UART_SetConfig+0x2cc>)
 8003734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003738:	f003 030c 	and.w	r3, r3, #12
 800373c:	2b0c      	cmp	r3, #12
 800373e:	d82d      	bhi.n	800379c <UART_SetConfig+0x14c>
 8003740:	a201      	add	r2, pc, #4	@ (adr r2, 8003748 <UART_SetConfig+0xf8>)
 8003742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003746:	bf00      	nop
 8003748:	0800377d 	.word	0x0800377d
 800374c:	0800379d 	.word	0x0800379d
 8003750:	0800379d 	.word	0x0800379d
 8003754:	0800379d 	.word	0x0800379d
 8003758:	0800378d 	.word	0x0800378d
 800375c:	0800379d 	.word	0x0800379d
 8003760:	0800379d 	.word	0x0800379d
 8003764:	0800379d 	.word	0x0800379d
 8003768:	08003785 	.word	0x08003785
 800376c:	0800379d 	.word	0x0800379d
 8003770:	0800379d 	.word	0x0800379d
 8003774:	0800379d 	.word	0x0800379d
 8003778:	08003795 	.word	0x08003795
 800377c:	2300      	movs	r3, #0
 800377e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003782:	e0d8      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003784:	2302      	movs	r3, #2
 8003786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800378a:	e0d4      	b.n	8003936 <UART_SetConfig+0x2e6>
 800378c:	2304      	movs	r3, #4
 800378e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003792:	e0d0      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003794:	2308      	movs	r3, #8
 8003796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800379a:	e0cc      	b.n	8003936 <UART_SetConfig+0x2e6>
 800379c:	2310      	movs	r3, #16
 800379e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037a2:	e0c8      	b.n	8003936 <UART_SetConfig+0x2e6>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a5e      	ldr	r2, [pc, #376]	@ (8003924 <UART_SetConfig+0x2d4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d125      	bne.n	80037fa <UART_SetConfig+0x1aa>
 80037ae:	4b5b      	ldr	r3, [pc, #364]	@ (800391c <UART_SetConfig+0x2cc>)
 80037b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80037b8:	2b30      	cmp	r3, #48	@ 0x30
 80037ba:	d016      	beq.n	80037ea <UART_SetConfig+0x19a>
 80037bc:	2b30      	cmp	r3, #48	@ 0x30
 80037be:	d818      	bhi.n	80037f2 <UART_SetConfig+0x1a2>
 80037c0:	2b20      	cmp	r3, #32
 80037c2:	d00a      	beq.n	80037da <UART_SetConfig+0x18a>
 80037c4:	2b20      	cmp	r3, #32
 80037c6:	d814      	bhi.n	80037f2 <UART_SetConfig+0x1a2>
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <UART_SetConfig+0x182>
 80037cc:	2b10      	cmp	r3, #16
 80037ce:	d008      	beq.n	80037e2 <UART_SetConfig+0x192>
 80037d0:	e00f      	b.n	80037f2 <UART_SetConfig+0x1a2>
 80037d2:	2300      	movs	r3, #0
 80037d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037d8:	e0ad      	b.n	8003936 <UART_SetConfig+0x2e6>
 80037da:	2302      	movs	r3, #2
 80037dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037e0:	e0a9      	b.n	8003936 <UART_SetConfig+0x2e6>
 80037e2:	2304      	movs	r3, #4
 80037e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037e8:	e0a5      	b.n	8003936 <UART_SetConfig+0x2e6>
 80037ea:	2308      	movs	r3, #8
 80037ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037f0:	e0a1      	b.n	8003936 <UART_SetConfig+0x2e6>
 80037f2:	2310      	movs	r3, #16
 80037f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037f8:	e09d      	b.n	8003936 <UART_SetConfig+0x2e6>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a4a      	ldr	r2, [pc, #296]	@ (8003928 <UART_SetConfig+0x2d8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d125      	bne.n	8003850 <UART_SetConfig+0x200>
 8003804:	4b45      	ldr	r3, [pc, #276]	@ (800391c <UART_SetConfig+0x2cc>)
 8003806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800380e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003810:	d016      	beq.n	8003840 <UART_SetConfig+0x1f0>
 8003812:	2bc0      	cmp	r3, #192	@ 0xc0
 8003814:	d818      	bhi.n	8003848 <UART_SetConfig+0x1f8>
 8003816:	2b80      	cmp	r3, #128	@ 0x80
 8003818:	d00a      	beq.n	8003830 <UART_SetConfig+0x1e0>
 800381a:	2b80      	cmp	r3, #128	@ 0x80
 800381c:	d814      	bhi.n	8003848 <UART_SetConfig+0x1f8>
 800381e:	2b00      	cmp	r3, #0
 8003820:	d002      	beq.n	8003828 <UART_SetConfig+0x1d8>
 8003822:	2b40      	cmp	r3, #64	@ 0x40
 8003824:	d008      	beq.n	8003838 <UART_SetConfig+0x1e8>
 8003826:	e00f      	b.n	8003848 <UART_SetConfig+0x1f8>
 8003828:	2300      	movs	r3, #0
 800382a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800382e:	e082      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003830:	2302      	movs	r3, #2
 8003832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003836:	e07e      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003838:	2304      	movs	r3, #4
 800383a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800383e:	e07a      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003840:	2308      	movs	r3, #8
 8003842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003846:	e076      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003848:	2310      	movs	r3, #16
 800384a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800384e:	e072      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a35      	ldr	r2, [pc, #212]	@ (800392c <UART_SetConfig+0x2dc>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d12a      	bne.n	80038b0 <UART_SetConfig+0x260>
 800385a:	4b30      	ldr	r3, [pc, #192]	@ (800391c <UART_SetConfig+0x2cc>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003864:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003868:	d01a      	beq.n	80038a0 <UART_SetConfig+0x250>
 800386a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800386e:	d81b      	bhi.n	80038a8 <UART_SetConfig+0x258>
 8003870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003874:	d00c      	beq.n	8003890 <UART_SetConfig+0x240>
 8003876:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800387a:	d815      	bhi.n	80038a8 <UART_SetConfig+0x258>
 800387c:	2b00      	cmp	r3, #0
 800387e:	d003      	beq.n	8003888 <UART_SetConfig+0x238>
 8003880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003884:	d008      	beq.n	8003898 <UART_SetConfig+0x248>
 8003886:	e00f      	b.n	80038a8 <UART_SetConfig+0x258>
 8003888:	2300      	movs	r3, #0
 800388a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800388e:	e052      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003890:	2302      	movs	r3, #2
 8003892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003896:	e04e      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003898:	2304      	movs	r3, #4
 800389a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800389e:	e04a      	b.n	8003936 <UART_SetConfig+0x2e6>
 80038a0:	2308      	movs	r3, #8
 80038a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038a6:	e046      	b.n	8003936 <UART_SetConfig+0x2e6>
 80038a8:	2310      	movs	r3, #16
 80038aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038ae:	e042      	b.n	8003936 <UART_SetConfig+0x2e6>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a17      	ldr	r2, [pc, #92]	@ (8003914 <UART_SetConfig+0x2c4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d13a      	bne.n	8003930 <UART_SetConfig+0x2e0>
 80038ba:	4b18      	ldr	r3, [pc, #96]	@ (800391c <UART_SetConfig+0x2cc>)
 80038bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80038c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038c8:	d01a      	beq.n	8003900 <UART_SetConfig+0x2b0>
 80038ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80038ce:	d81b      	bhi.n	8003908 <UART_SetConfig+0x2b8>
 80038d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038d4:	d00c      	beq.n	80038f0 <UART_SetConfig+0x2a0>
 80038d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038da:	d815      	bhi.n	8003908 <UART_SetConfig+0x2b8>
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d003      	beq.n	80038e8 <UART_SetConfig+0x298>
 80038e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e4:	d008      	beq.n	80038f8 <UART_SetConfig+0x2a8>
 80038e6:	e00f      	b.n	8003908 <UART_SetConfig+0x2b8>
 80038e8:	2300      	movs	r3, #0
 80038ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038ee:	e022      	b.n	8003936 <UART_SetConfig+0x2e6>
 80038f0:	2302      	movs	r3, #2
 80038f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038f6:	e01e      	b.n	8003936 <UART_SetConfig+0x2e6>
 80038f8:	2304      	movs	r3, #4
 80038fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038fe:	e01a      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003900:	2308      	movs	r3, #8
 8003902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003906:	e016      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003908:	2310      	movs	r3, #16
 800390a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800390e:	e012      	b.n	8003936 <UART_SetConfig+0x2e6>
 8003910:	efff69f3 	.word	0xefff69f3
 8003914:	40008000 	.word	0x40008000
 8003918:	40013800 	.word	0x40013800
 800391c:	40021000 	.word	0x40021000
 8003920:	40004400 	.word	0x40004400
 8003924:	40004800 	.word	0x40004800
 8003928:	40004c00 	.word	0x40004c00
 800392c:	40005000 	.word	0x40005000
 8003930:	2310      	movs	r3, #16
 8003932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a9f      	ldr	r2, [pc, #636]	@ (8003bb8 <UART_SetConfig+0x568>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d17a      	bne.n	8003a36 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003940:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003944:	2b08      	cmp	r3, #8
 8003946:	d824      	bhi.n	8003992 <UART_SetConfig+0x342>
 8003948:	a201      	add	r2, pc, #4	@ (adr r2, 8003950 <UART_SetConfig+0x300>)
 800394a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394e:	bf00      	nop
 8003950:	08003975 	.word	0x08003975
 8003954:	08003993 	.word	0x08003993
 8003958:	0800397d 	.word	0x0800397d
 800395c:	08003993 	.word	0x08003993
 8003960:	08003983 	.word	0x08003983
 8003964:	08003993 	.word	0x08003993
 8003968:	08003993 	.word	0x08003993
 800396c:	08003993 	.word	0x08003993
 8003970:	0800398b 	.word	0x0800398b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003974:	f7fe fc38 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 8003978:	61f8      	str	r0, [r7, #28]
        break;
 800397a:	e010      	b.n	800399e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800397c:	4b8f      	ldr	r3, [pc, #572]	@ (8003bbc <UART_SetConfig+0x56c>)
 800397e:	61fb      	str	r3, [r7, #28]
        break;
 8003980:	e00d      	b.n	800399e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003982:	f7fe fb99 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8003986:	61f8      	str	r0, [r7, #28]
        break;
 8003988:	e009      	b.n	800399e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800398a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800398e:	61fb      	str	r3, [r7, #28]
        break;
 8003990:	e005      	b.n	800399e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800399c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 80fb 	beq.w	8003b9c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	4413      	add	r3, r2
 80039b0:	69fa      	ldr	r2, [r7, #28]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d305      	bcc.n	80039c2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80039bc:	69fa      	ldr	r2, [r7, #28]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d903      	bls.n	80039ca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80039c8:	e0e8      	b.n	8003b9c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	2200      	movs	r2, #0
 80039ce:	461c      	mov	r4, r3
 80039d0:	4615      	mov	r5, r2
 80039d2:	f04f 0200 	mov.w	r2, #0
 80039d6:	f04f 0300 	mov.w	r3, #0
 80039da:	022b      	lsls	r3, r5, #8
 80039dc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80039e0:	0222      	lsls	r2, r4, #8
 80039e2:	68f9      	ldr	r1, [r7, #12]
 80039e4:	6849      	ldr	r1, [r1, #4]
 80039e6:	0849      	lsrs	r1, r1, #1
 80039e8:	2000      	movs	r0, #0
 80039ea:	4688      	mov	r8, r1
 80039ec:	4681      	mov	r9, r0
 80039ee:	eb12 0a08 	adds.w	sl, r2, r8
 80039f2:	eb43 0b09 	adc.w	fp, r3, r9
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	603b      	str	r3, [r7, #0]
 80039fe:	607a      	str	r2, [r7, #4]
 8003a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a04:	4650      	mov	r0, sl
 8003a06:	4659      	mov	r1, fp
 8003a08:	f7fc fc32 	bl	8000270 <__aeabi_uldivmod>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4613      	mov	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a1a:	d308      	bcc.n	8003a2e <UART_SetConfig+0x3de>
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a22:	d204      	bcs.n	8003a2e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	60da      	str	r2, [r3, #12]
 8003a2c:	e0b6      	b.n	8003b9c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003a34:	e0b2      	b.n	8003b9c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a3e:	d15e      	bne.n	8003afe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003a40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	d828      	bhi.n	8003a9a <UART_SetConfig+0x44a>
 8003a48:	a201      	add	r2, pc, #4	@ (adr r2, 8003a50 <UART_SetConfig+0x400>)
 8003a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4e:	bf00      	nop
 8003a50:	08003a75 	.word	0x08003a75
 8003a54:	08003a7d 	.word	0x08003a7d
 8003a58:	08003a85 	.word	0x08003a85
 8003a5c:	08003a9b 	.word	0x08003a9b
 8003a60:	08003a8b 	.word	0x08003a8b
 8003a64:	08003a9b 	.word	0x08003a9b
 8003a68:	08003a9b 	.word	0x08003a9b
 8003a6c:	08003a9b 	.word	0x08003a9b
 8003a70:	08003a93 	.word	0x08003a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a74:	f7fe fbb8 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 8003a78:	61f8      	str	r0, [r7, #28]
        break;
 8003a7a:	e014      	b.n	8003aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a7c:	f7fe fbca 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 8003a80:	61f8      	str	r0, [r7, #28]
        break;
 8003a82:	e010      	b.n	8003aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a84:	4b4d      	ldr	r3, [pc, #308]	@ (8003bbc <UART_SetConfig+0x56c>)
 8003a86:	61fb      	str	r3, [r7, #28]
        break;
 8003a88:	e00d      	b.n	8003aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a8a:	f7fe fb15 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8003a8e:	61f8      	str	r0, [r7, #28]
        break;
 8003a90:	e009      	b.n	8003aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a96:	61fb      	str	r3, [r7, #28]
        break;
 8003a98:	e005      	b.n	8003aa6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003aa4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d077      	beq.n	8003b9c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	005a      	lsls	r2, r3, #1
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	085b      	lsrs	r3, r3, #1
 8003ab6:	441a      	add	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	2b0f      	cmp	r3, #15
 8003ac6:	d916      	bls.n	8003af6 <UART_SetConfig+0x4a6>
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ace:	d212      	bcs.n	8003af6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	f023 030f 	bic.w	r3, r3, #15
 8003ad8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	085b      	lsrs	r3, r3, #1
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	8afb      	ldrh	r3, [r7, #22]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	8afa      	ldrh	r2, [r7, #22]
 8003af2:	60da      	str	r2, [r3, #12]
 8003af4:	e052      	b.n	8003b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003afc:	e04e      	b.n	8003b9c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003afe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003b02:	2b08      	cmp	r3, #8
 8003b04:	d827      	bhi.n	8003b56 <UART_SetConfig+0x506>
 8003b06:	a201      	add	r2, pc, #4	@ (adr r2, 8003b0c <UART_SetConfig+0x4bc>)
 8003b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0c:	08003b31 	.word	0x08003b31
 8003b10:	08003b39 	.word	0x08003b39
 8003b14:	08003b41 	.word	0x08003b41
 8003b18:	08003b57 	.word	0x08003b57
 8003b1c:	08003b47 	.word	0x08003b47
 8003b20:	08003b57 	.word	0x08003b57
 8003b24:	08003b57 	.word	0x08003b57
 8003b28:	08003b57 	.word	0x08003b57
 8003b2c:	08003b4f 	.word	0x08003b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b30:	f7fe fb5a 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
 8003b34:	61f8      	str	r0, [r7, #28]
        break;
 8003b36:	e014      	b.n	8003b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b38:	f7fe fb6c 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 8003b3c:	61f8      	str	r0, [r7, #28]
        break;
 8003b3e:	e010      	b.n	8003b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b40:	4b1e      	ldr	r3, [pc, #120]	@ (8003bbc <UART_SetConfig+0x56c>)
 8003b42:	61fb      	str	r3, [r7, #28]
        break;
 8003b44:	e00d      	b.n	8003b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b46:	f7fe fab7 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8003b4a:	61f8      	str	r0, [r7, #28]
        break;
 8003b4c:	e009      	b.n	8003b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b52:	61fb      	str	r3, [r7, #28]
        break;
 8003b54:	e005      	b.n	8003b62 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003b60:	bf00      	nop
    }

    if (pclk != 0U)
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d019      	beq.n	8003b9c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	085a      	lsrs	r2, r3, #1
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	441a      	add	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2b0f      	cmp	r3, #15
 8003b80:	d909      	bls.n	8003b96 <UART_SetConfig+0x546>
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b88:	d205      	bcs.n	8003b96 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60da      	str	r2, [r3, #12]
 8003b94:	e002      	b.n	8003b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003ba8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3728      	adds	r7, #40	@ 0x28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40008000 	.word	0x40008000
 8003bbc:	00f42400 	.word	0x00f42400

08003bc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bcc:	f003 0308 	and.w	r3, r3, #8
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	f003 0304 	and.w	r3, r3, #4
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d01a      	beq.n	8003cd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cbe:	d10a      	bne.n	8003cd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	605a      	str	r2, [r3, #4]
  }
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b098      	sub	sp, #96	@ 0x60
 8003d08:	af02      	add	r7, sp, #8
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d14:	f7fd f932 	bl	8000f7c <HAL_GetTick>
 8003d18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0308 	and.w	r3, r3, #8
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d12e      	bne.n	8003d86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d2c:	9300      	str	r3, [sp, #0]
 8003d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d30:	2200      	movs	r2, #0
 8003d32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f88c 	bl	8003e54 <UART_WaitOnFlagUntilTimeout>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d021      	beq.n	8003d86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d4a:	e853 3f00 	ldrex	r3, [r3]
 8003d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d56:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d68:	e841 2300 	strex	r3, r2, [r1]
 8003d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1e6      	bne.n	8003d42 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e062      	b.n	8003e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d149      	bne.n	8003e28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f856 	bl	8003e54 <UART_WaitOnFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d03c      	beq.n	8003e28 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db6:	e853 3f00 	ldrex	r3, [r3]
 8003dba:	623b      	str	r3, [r7, #32]
   return(result);
 8003dbc:	6a3b      	ldr	r3, [r7, #32]
 8003dbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dd4:	e841 2300 	strex	r3, r2, [r1]
 8003dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1e6      	bne.n	8003dae <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3308      	adds	r3, #8
 8003de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	e853 3f00 	ldrex	r3, [r3]
 8003dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f023 0301 	bic.w	r3, r3, #1
 8003df6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	3308      	adds	r3, #8
 8003dfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e00:	61fa      	str	r2, [r7, #28]
 8003e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e04:	69b9      	ldr	r1, [r7, #24]
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	e841 2300 	strex	r3, r2, [r1]
 8003e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1e5      	bne.n	8003de0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2220      	movs	r2, #32
 8003e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e011      	b.n	8003e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3758      	adds	r7, #88	@ 0x58
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	603b      	str	r3, [r7, #0]
 8003e60:	4613      	mov	r3, r2
 8003e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e64:	e04f      	b.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6c:	d04b      	beq.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6e:	f7fd f885 	bl	8000f7c <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d302      	bcc.n	8003e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e04e      	b.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d037      	beq.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2b80      	cmp	r3, #128	@ 0x80
 8003e9a:	d034      	beq.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b40      	cmp	r3, #64	@ 0x40
 8003ea0:	d031      	beq.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	f003 0308 	and.w	r3, r3, #8
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d110      	bne.n	8003ed2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2208      	movs	r2, #8
 8003eb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 f8ff 	bl	80040bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2208      	movs	r2, #8
 8003ec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e029      	b.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ee0:	d111      	bne.n	8003f06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f8e5 	bl	80040bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e00f      	b.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	69da      	ldr	r2, [r3, #28]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	bf0c      	ite	eq
 8003f16:	2301      	moveq	r3, #1
 8003f18:	2300      	movne	r3, #0
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	79fb      	ldrb	r3, [r7, #7]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d0a0      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
	...

08003f30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b097      	sub	sp, #92	@ 0x5c
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	88fa      	ldrh	r2, [r7, #6]
 8003f48:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	88fa      	ldrh	r2, [r7, #6]
 8003f50:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f62:	d10e      	bne.n	8003f82 <UART_Start_Receive_IT+0x52>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d105      	bne.n	8003f78 <UART_Start_Receive_IT+0x48>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003f72:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f76:	e02d      	b.n	8003fd4 <UART_Start_Receive_IT+0xa4>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	22ff      	movs	r2, #255	@ 0xff
 8003f7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f80:	e028      	b.n	8003fd4 <UART_Start_Receive_IT+0xa4>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10d      	bne.n	8003fa6 <UART_Start_Receive_IT+0x76>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d104      	bne.n	8003f9c <UART_Start_Receive_IT+0x6c>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	22ff      	movs	r2, #255	@ 0xff
 8003f96:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f9a:	e01b      	b.n	8003fd4 <UART_Start_Receive_IT+0xa4>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	227f      	movs	r2, #127	@ 0x7f
 8003fa0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003fa4:	e016      	b.n	8003fd4 <UART_Start_Receive_IT+0xa4>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fae:	d10d      	bne.n	8003fcc <UART_Start_Receive_IT+0x9c>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d104      	bne.n	8003fc2 <UART_Start_Receive_IT+0x92>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	227f      	movs	r2, #127	@ 0x7f
 8003fbc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003fc0:	e008      	b.n	8003fd4 <UART_Start_Receive_IT+0xa4>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	223f      	movs	r2, #63	@ 0x3f
 8003fc6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003fca:	e003      	b.n	8003fd4 <UART_Start_Receive_IT+0xa4>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2222      	movs	r2, #34	@ 0x22
 8003fe0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3308      	adds	r3, #8
 8003fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fee:	e853 3f00 	ldrex	r3, [r3]
 8003ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff6:	f043 0301 	orr.w	r3, r3, #1
 8003ffa:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	3308      	adds	r3, #8
 8004002:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004004:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004006:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004008:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800400a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800400c:	e841 2300 	strex	r3, r2, [r1]
 8004010:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e5      	bne.n	8003fe4 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004020:	d107      	bne.n	8004032 <UART_Start_Receive_IT+0x102>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d103      	bne.n	8004032 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4a21      	ldr	r2, [pc, #132]	@ (80040b4 <UART_Start_Receive_IT+0x184>)
 800402e:	669a      	str	r2, [r3, #104]	@ 0x68
 8004030:	e002      	b.n	8004038 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	4a20      	ldr	r2, [pc, #128]	@ (80040b8 <UART_Start_Receive_IT+0x188>)
 8004036:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d019      	beq.n	8004074 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004048:	e853 3f00 	ldrex	r3, [r3]
 800404c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800405e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004060:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004062:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004064:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004066:	e841 2300 	strex	r3, r2, [r1]
 800406a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800406c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1e6      	bne.n	8004040 <UART_Start_Receive_IT+0x110>
 8004072:	e018      	b.n	80040a6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	e853 3f00 	ldrex	r3, [r3]
 8004080:	613b      	str	r3, [r7, #16]
   return(result);
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	f043 0320 	orr.w	r3, r3, #32
 8004088:	653b      	str	r3, [r7, #80]	@ 0x50
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004092:	623b      	str	r3, [r7, #32]
 8004094:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004096:	69f9      	ldr	r1, [r7, #28]
 8004098:	6a3a      	ldr	r2, [r7, #32]
 800409a:	e841 2300 	strex	r3, r2, [r1]
 800409e:	61bb      	str	r3, [r7, #24]
   return(result);
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e6      	bne.n	8004074 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	375c      	adds	r7, #92	@ 0x5c
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	080043c1 	.word	0x080043c1
 80040b8:	08004205 	.word	0x08004205

080040bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040bc:	b480      	push	{r7}
 80040be:	b095      	sub	sp, #84	@ 0x54
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040cc:	e853 3f00 	ldrex	r3, [r3]
 80040d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80040e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80040e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040ea:	e841 2300 	strex	r3, r2, [r1]
 80040ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1e6      	bne.n	80040c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	3308      	adds	r3, #8
 80040fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	e853 3f00 	ldrex	r3, [r3]
 8004104:	61fb      	str	r3, [r7, #28]
   return(result);
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	f023 0301 	bic.w	r3, r3, #1
 800410c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3308      	adds	r3, #8
 8004114:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004116:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004118:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800411c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800411e:	e841 2300 	strex	r3, r2, [r1]
 8004122:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1e5      	bne.n	80040f6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800412e:	2b01      	cmp	r3, #1
 8004130:	d118      	bne.n	8004164 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	f023 0310 	bic.w	r3, r3, #16
 8004146:	647b      	str	r3, [r7, #68]	@ 0x44
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	461a      	mov	r2, r3
 800414e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004150:	61bb      	str	r3, [r7, #24]
 8004152:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004154:	6979      	ldr	r1, [r7, #20]
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	e841 2300 	strex	r3, r2, [r1]
 800415c:	613b      	str	r3, [r7, #16]
   return(result);
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1e6      	bne.n	8004132 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2220      	movs	r2, #32
 8004168:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004178:	bf00      	nop
 800417a:	3754      	adds	r7, #84	@ 0x54
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004190:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f7ff fa3e 	bl	8003624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041a8:	bf00      	nop
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b088      	sub	sp, #32
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	e853 3f00 	ldrex	r3, [r3]
 80041c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041cc:	61fb      	str	r3, [r7, #28]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	461a      	mov	r2, r3
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	61bb      	str	r3, [r7, #24]
 80041d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041da:	6979      	ldr	r1, [r7, #20]
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	e841 2300 	strex	r3, r2, [r1]
 80041e2:	613b      	str	r3, [r7, #16]
   return(result);
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1e6      	bne.n	80041b8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2220      	movs	r2, #32
 80041ee:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7ff fa0a 	bl	8003610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041fc:	bf00      	nop
 80041fe:	3720      	adds	r7, #32
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b09c      	sub	sp, #112	@ 0x70
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004212:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800421c:	2b22      	cmp	r3, #34	@ 0x22
 800421e:	f040 80be 	bne.w	800439e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004228:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800422c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004230:	b2d9      	uxtb	r1, r3
 8004232:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004236:	b2da      	uxtb	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423c:	400a      	ands	r2, r1
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	f040 80a3 	bne.w	80043b2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004274:	e853 3f00 	ldrex	r3, [r3]
 8004278:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800427a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800427c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004280:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800428a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800428c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800428e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004290:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004292:	e841 2300 	strex	r3, r2, [r1]
 8004296:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1e6      	bne.n	800426c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	3308      	adds	r3, #8
 80042a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a8:	e853 3f00 	ldrex	r3, [r3]
 80042ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	3308      	adds	r3, #8
 80042bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80042be:	647a      	str	r2, [r7, #68]	@ 0x44
 80042c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042c6:	e841 2300 	strex	r3, r2, [r1]
 80042ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1e5      	bne.n	800429e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2220      	movs	r2, #32
 80042d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a34      	ldr	r2, [pc, #208]	@ (80043bc <UART_RxISR_8BIT+0x1b8>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d01f      	beq.n	8004330 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d018      	beq.n	8004330 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	e853 3f00 	ldrex	r3, [r3]
 800430a:	623b      	str	r3, [r7, #32]
   return(result);
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004312:	663b      	str	r3, [r7, #96]	@ 0x60
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800431c:	633b      	str	r3, [r7, #48]	@ 0x30
 800431e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004320:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004324:	e841 2300 	strex	r3, r2, [r1]
 8004328:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800432a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1e6      	bne.n	80042fe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004334:	2b01      	cmp	r3, #1
 8004336:	d12e      	bne.n	8004396 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	e853 3f00 	ldrex	r3, [r3]
 800434a:	60fb      	str	r3, [r7, #12]
   return(result);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0310 	bic.w	r3, r3, #16
 8004352:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	461a      	mov	r2, r3
 800435a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800435c:	61fb      	str	r3, [r7, #28]
 800435e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	69b9      	ldr	r1, [r7, #24]
 8004362:	69fa      	ldr	r2, [r7, #28]
 8004364:	e841 2300 	strex	r3, r2, [r1]
 8004368:	617b      	str	r3, [r7, #20]
   return(result);
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e6      	bne.n	800433e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b10      	cmp	r3, #16
 800437c:	d103      	bne.n	8004386 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2210      	movs	r2, #16
 8004384:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800438c:	4619      	mov	r1, r3
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7ff f952 	bl	8003638 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004394:	e00d      	b.n	80043b2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fc fa68 	bl	800086c <HAL_UART_RxCpltCallback>
}
 800439c:	e009      	b.n	80043b2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	8b1b      	ldrh	r3, [r3, #24]
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0208 	orr.w	r2, r2, #8
 80043ae:	b292      	uxth	r2, r2
 80043b0:	831a      	strh	r2, [r3, #24]
}
 80043b2:	bf00      	nop
 80043b4:	3770      	adds	r7, #112	@ 0x70
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40008000 	.word	0x40008000

080043c0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b09c      	sub	sp, #112	@ 0x70
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80043ce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043d8:	2b22      	cmp	r3, #34	@ 0x22
 80043da:	f040 80be 	bne.w	800455a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80043e4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80043ee:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80043f2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80043f6:	4013      	ands	r3, r2
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004402:	1c9a      	adds	r2, r3, #2
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800440e:	b29b      	uxth	r3, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	b29a      	uxth	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	f040 80a3 	bne.w	800456e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004430:	e853 3f00 	ldrex	r3, [r3]
 8004434:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800443c:	667b      	str	r3, [r7, #100]	@ 0x64
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	461a      	mov	r2, r3
 8004444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004446:	657b      	str	r3, [r7, #84]	@ 0x54
 8004448:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800444c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800444e:	e841 2300 	strex	r3, r2, [r1]
 8004452:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1e6      	bne.n	8004428 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	3308      	adds	r3, #8
 8004460:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004464:	e853 3f00 	ldrex	r3, [r3]
 8004468:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800446a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446c:	f023 0301 	bic.w	r3, r3, #1
 8004470:	663b      	str	r3, [r7, #96]	@ 0x60
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	3308      	adds	r3, #8
 8004478:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800447a:	643a      	str	r2, [r7, #64]	@ 0x40
 800447c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004480:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004482:	e841 2300 	strex	r3, r2, [r1]
 8004486:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1e5      	bne.n	800445a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2220      	movs	r2, #32
 8004492:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a34      	ldr	r2, [pc, #208]	@ (8004578 <UART_RxISR_16BIT+0x1b8>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d01f      	beq.n	80044ec <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d018      	beq.n	80044ec <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80044ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	461a      	mov	r2, r3
 80044d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044da:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044e0:	e841 2300 	strex	r3, r2, [r1]
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e6      	bne.n	80044ba <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d12e      	bne.n	8004552 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	e853 3f00 	ldrex	r3, [r3]
 8004506:	60bb      	str	r3, [r7, #8]
   return(result);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f023 0310 	bic.w	r3, r3, #16
 800450e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	461a      	mov	r2, r3
 8004516:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451c:	6979      	ldr	r1, [r7, #20]
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	e841 2300 	strex	r3, r2, [r1]
 8004524:	613b      	str	r3, [r7, #16]
   return(result);
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d1e6      	bne.n	80044fa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	f003 0310 	and.w	r3, r3, #16
 8004536:	2b10      	cmp	r3, #16
 8004538:	d103      	bne.n	8004542 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2210      	movs	r2, #16
 8004540:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004548:	4619      	mov	r1, r3
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7ff f874 	bl	8003638 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004550:	e00d      	b.n	800456e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7fc f98a 	bl	800086c <HAL_UART_RxCpltCallback>
}
 8004558:	e009      	b.n	800456e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	8b1b      	ldrh	r3, [r3, #24]
 8004560:	b29a      	uxth	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0208 	orr.w	r2, r2, #8
 800456a:	b292      	uxth	r2, r2
 800456c:	831a      	strh	r2, [r3, #24]
}
 800456e:	bf00      	nop
 8004570:	3770      	adds	r7, #112	@ 0x70
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40008000 	.word	0x40008000

0800457c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800459a:	2300      	movs	r3, #0
 800459c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800459e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045a2:	2b84      	cmp	r3, #132	@ 0x84
 80045a4:	d005      	beq.n	80045b2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80045a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4413      	add	r3, r2
 80045ae:	3303      	adds	r3, #3
 80045b0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80045b2:	68fb      	ldr	r3, [r7, #12]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80045c4:	f000 fe72 	bl	80052ac <vTaskStartScheduler>
  
  return osOK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	bd80      	pop	{r7, pc}

080045ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80045ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045d0:	b089      	sub	sp, #36	@ 0x24
 80045d2:	af04      	add	r7, sp, #16
 80045d4:	6078      	str	r0, [r7, #4]
 80045d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d020      	beq.n	8004622 <osThreadCreate+0x54>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d01c      	beq.n	8004622 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685c      	ldr	r4, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691e      	ldr	r6, [r3, #16]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7ff ffc8 	bl	8004590 <makeFreeRtosPriority>
 8004600:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800460a:	9202      	str	r2, [sp, #8]
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	9100      	str	r1, [sp, #0]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	4632      	mov	r2, r6
 8004614:	4629      	mov	r1, r5
 8004616:	4620      	mov	r0, r4
 8004618:	f000 fbd2 	bl	8004dc0 <xTaskCreateStatic>
 800461c:	4603      	mov	r3, r0
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	e01c      	b.n	800465c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685c      	ldr	r4, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800462e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004636:	4618      	mov	r0, r3
 8004638:	f7ff ffaa 	bl	8004590 <makeFreeRtosPriority>
 800463c:	4602      	mov	r2, r0
 800463e:	f107 030c 	add.w	r3, r7, #12
 8004642:	9301      	str	r3, [sp, #4]
 8004644:	9200      	str	r2, [sp, #0]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	4632      	mov	r2, r6
 800464a:	4629      	mov	r1, r5
 800464c:	4620      	mov	r0, r4
 800464e:	f000 fc17 	bl	8004e80 <xTaskCreate>
 8004652:	4603      	mov	r3, r0
 8004654:	2b01      	cmp	r3, #1
 8004656:	d001      	beq.n	800465c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004658:	2300      	movs	r3, #0
 800465a:	e000      	b.n	800465e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800465c:	68fb      	ldr	r3, [r7, #12]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004666 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b084      	sub	sp, #16
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <osDelay+0x16>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	e000      	b.n	800467e <osDelay+0x18>
 800467c:	2301      	movs	r3, #1
 800467e:	4618      	mov	r0, r3
 8004680:	f000 fdde 	bl	8005240 <vTaskDelay>
  
  return osOK;
 8004684:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f103 0208 	add.w	r2, r3, #8
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f04f 32ff 	mov.w	r2, #4294967295
 80046a6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f103 0208 	add.w	r2, r3, #8
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f103 0208 	add.w	r2, r3, #8
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	683a      	ldr	r2, [r7, #0]
 800470c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	601a      	str	r2, [r3, #0]
}
 8004724:	bf00      	nop
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004746:	d103      	bne.n	8004750 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e00c      	b.n	800476a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3308      	adds	r3, #8
 8004754:	60fb      	str	r3, [r7, #12]
 8004756:	e002      	b.n	800475e <vListInsert+0x2e>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	60fb      	str	r3, [r7, #12]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	429a      	cmp	r2, r3
 8004768:	d2f6      	bcs.n	8004758 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	601a      	str	r2, [r3, #0]
}
 8004796:	bf00      	nop
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80047a2:	b480      	push	{r7}
 80047a4:	b085      	sub	sp, #20
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6892      	ldr	r2, [r2, #8]
 80047b8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6852      	ldr	r2, [r2, #4]
 80047c2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d103      	bne.n	80047d6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	1e5a      	subs	r2, r3, #1
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
	...

080047f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10b      	bne.n	8004824 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800481e:	bf00      	nop
 8004820:	bf00      	nop
 8004822:	e7fd      	b.n	8004820 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004824:	f001 fc30 	bl	8006088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004830:	68f9      	ldr	r1, [r7, #12]
 8004832:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004834:	fb01 f303 	mul.w	r3, r1, r3
 8004838:	441a      	add	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004854:	3b01      	subs	r3, #1
 8004856:	68f9      	ldr	r1, [r7, #12]
 8004858:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800485a:	fb01 f303 	mul.w	r3, r1, r3
 800485e:	441a      	add	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	22ff      	movs	r2, #255	@ 0xff
 8004868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	22ff      	movs	r2, #255	@ 0xff
 8004870:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d114      	bne.n	80048a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d01a      	beq.n	80048b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3310      	adds	r3, #16
 8004886:	4618      	mov	r0, r3
 8004888:	f000 ff6a 	bl	8005760 <xTaskRemoveFromEventList>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d012      	beq.n	80048b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004892:	4b0d      	ldr	r3, [pc, #52]	@ (80048c8 <xQueueGenericReset+0xd0>)
 8004894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	f3bf 8f4f 	dsb	sy
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	e009      	b.n	80048b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	3310      	adds	r3, #16
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7ff fef0 	bl	800468e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	3324      	adds	r3, #36	@ 0x24
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7ff feeb 	bl	800468e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80048b8:	f001 fc18 	bl	80060ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80048bc:	2301      	movs	r3, #1
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	e000ed04 	.word	0xe000ed04

080048cc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08a      	sub	sp, #40	@ 0x28
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	4613      	mov	r3, r2
 80048d8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10b      	bne.n	80048f8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80048e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e4:	f383 8811 	msr	BASEPRI, r3
 80048e8:	f3bf 8f6f 	isb	sy
 80048ec:	f3bf 8f4f 	dsb	sy
 80048f0:	613b      	str	r3, [r7, #16]
}
 80048f2:	bf00      	nop
 80048f4:	bf00      	nop
 80048f6:	e7fd      	b.n	80048f4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	fb02 f303 	mul.w	r3, r2, r3
 8004900:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	3348      	adds	r3, #72	@ 0x48
 8004906:	4618      	mov	r0, r3
 8004908:	f001 fce0 	bl	80062cc <pvPortMalloc>
 800490c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d011      	beq.n	8004938 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	3348      	adds	r3, #72	@ 0x48
 800491c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004926:	79fa      	ldrb	r2, [r7, #7]
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	4613      	mov	r3, r2
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 f805 	bl	8004942 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004938:	69bb      	ldr	r3, [r7, #24]
	}
 800493a:	4618      	mov	r0, r3
 800493c:	3720      	adds	r7, #32
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b084      	sub	sp, #16
 8004946:	af00      	add	r7, sp, #0
 8004948:	60f8      	str	r0, [r7, #12]
 800494a:	60b9      	str	r1, [r7, #8]
 800494c:	607a      	str	r2, [r7, #4]
 800494e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d103      	bne.n	800495e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	e002      	b.n	8004964 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004970:	2101      	movs	r1, #1
 8004972:	69b8      	ldr	r0, [r7, #24]
 8004974:	f7ff ff40 	bl	80047f8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004978:	bf00      	nop
 800497a:	3710      	adds	r7, #16
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b08e      	sub	sp, #56	@ 0x38
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800498e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	623b      	str	r3, [r7, #32]
}
 80049a6:	bf00      	nop
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00b      	beq.n	80049cc <xQueueGiveFromISR+0x4c>
	__asm volatile
 80049b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b8:	f383 8811 	msr	BASEPRI, r3
 80049bc:	f3bf 8f6f 	isb	sy
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	61fb      	str	r3, [r7, #28]
}
 80049c6:	bf00      	nop
 80049c8:	bf00      	nop
 80049ca:	e7fd      	b.n	80049c8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80049cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d103      	bne.n	80049dc <xQueueGiveFromISR+0x5c>
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <xQueueGiveFromISR+0x60>
 80049dc:	2301      	movs	r3, #1
 80049de:	e000      	b.n	80049e2 <xQueueGiveFromISR+0x62>
 80049e0:	2300      	movs	r3, #0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10b      	bne.n	80049fe <xQueueGiveFromISR+0x7e>
	__asm volatile
 80049e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ea:	f383 8811 	msr	BASEPRI, r3
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	61bb      	str	r3, [r7, #24]
}
 80049f8:	bf00      	nop
 80049fa:	bf00      	nop
 80049fc:	e7fd      	b.n	80049fa <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049fe:	f001 fc23 	bl	8006248 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a02:	f3ef 8211 	mrs	r2, BASEPRI
 8004a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0a:	f383 8811 	msr	BASEPRI, r3
 8004a0e:	f3bf 8f6f 	isb	sy
 8004a12:	f3bf 8f4f 	dsb	sy
 8004a16:	617a      	str	r2, [r7, #20]
 8004a18:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004a1a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a22:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d22b      	bcs.n	8004a86 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3a:	1c5a      	adds	r2, r3, #1
 8004a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a48:	d112      	bne.n	8004a70 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d016      	beq.n	8004a80 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a54:	3324      	adds	r3, #36	@ 0x24
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 fe82 	bl	8005760 <xTaskRemoveFromEventList>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00e      	beq.n	8004a80 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00b      	beq.n	8004a80 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	601a      	str	r2, [r3, #0]
 8004a6e:	e007      	b.n	8004a80 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a74:	3301      	adds	r3, #1
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	b25a      	sxtb	r2, r3
 8004a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004a80:	2301      	movs	r3, #1
 8004a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a84:	e001      	b.n	8004a8a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a86:	2300      	movs	r3, #0
 8004a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a8c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004a94:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3738      	adds	r7, #56	@ 0x38
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b08e      	sub	sp, #56	@ 0x38
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10b      	bne.n	8004ad4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac0:	f383 8811 	msr	BASEPRI, r3
 8004ac4:	f3bf 8f6f 	isb	sy
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	623b      	str	r3, [r7, #32]
}
 8004ace:	bf00      	nop
 8004ad0:	bf00      	nop
 8004ad2:	e7fd      	b.n	8004ad0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00b      	beq.n	8004af4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	61fb      	str	r3, [r7, #28]
}
 8004aee:	bf00      	nop
 8004af0:	bf00      	nop
 8004af2:	e7fd      	b.n	8004af0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004af4:	f000 fffa 	bl	8005aec <xTaskGetSchedulerState>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d102      	bne.n	8004b04 <xQueueSemaphoreTake+0x64>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <xQueueSemaphoreTake+0x68>
 8004b04:	2301      	movs	r3, #1
 8004b06:	e000      	b.n	8004b0a <xQueueSemaphoreTake+0x6a>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d10b      	bne.n	8004b26 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b12:	f383 8811 	msr	BASEPRI, r3
 8004b16:	f3bf 8f6f 	isb	sy
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	61bb      	str	r3, [r7, #24]
}
 8004b20:	bf00      	nop
 8004b22:	bf00      	nop
 8004b24:	e7fd      	b.n	8004b22 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b26:	f001 faaf 	bl	8006088 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d024      	beq.n	8004b80 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b38:	1e5a      	subs	r2, r3, #1
 8004b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b3c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d104      	bne.n	8004b50 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004b46:	f001 f8f5 	bl	8005d34 <pvTaskIncrementMutexHeldCount>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00f      	beq.n	8004b78 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b5a:	3310      	adds	r3, #16
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 fdff 	bl	8005760 <xTaskRemoveFromEventList>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d007      	beq.n	8004b78 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b68:	4b54      	ldr	r3, [pc, #336]	@ (8004cbc <xQueueSemaphoreTake+0x21c>)
 8004b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b78:	f001 fab8 	bl	80060ec <vPortExitCritical>
				return pdPASS;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e098      	b.n	8004cb2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d112      	bne.n	8004bac <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00b      	beq.n	8004ba4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b90:	f383 8811 	msr	BASEPRI, r3
 8004b94:	f3bf 8f6f 	isb	sy
 8004b98:	f3bf 8f4f 	dsb	sy
 8004b9c:	617b      	str	r3, [r7, #20]
}
 8004b9e:	bf00      	nop
 8004ba0:	bf00      	nop
 8004ba2:	e7fd      	b.n	8004ba0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004ba4:	f001 faa2 	bl	80060ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	e082      	b.n	8004cb2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d106      	bne.n	8004bc0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bb2:	f107 030c 	add.w	r3, r7, #12
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fe36 	bl	8005828 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bc0:	f001 fa94 	bl	80060ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004bc4:	f000 fbdc 	bl	8005380 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004bc8:	f001 fa5e 	bl	8006088 <vPortEnterCritical>
 8004bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004bd2:	b25b      	sxtb	r3, r3
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd8:	d103      	bne.n	8004be2 <xQueueSemaphoreTake+0x142>
 8004bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004be8:	b25b      	sxtb	r3, r3
 8004bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bee:	d103      	bne.n	8004bf8 <xQueueSemaphoreTake+0x158>
 8004bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bf8:	f001 fa78 	bl	80060ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bfc:	463a      	mov	r2, r7
 8004bfe:	f107 030c 	add.w	r3, r7, #12
 8004c02:	4611      	mov	r1, r2
 8004c04:	4618      	mov	r0, r3
 8004c06:	f000 fe25 	bl	8005854 <xTaskCheckForTimeOut>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d132      	bne.n	8004c76 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c12:	f000 f8bf 	bl	8004d94 <prvIsQueueEmpty>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d026      	beq.n	8004c6a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d109      	bne.n	8004c38 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004c24:	f001 fa30 	bl	8006088 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 ff7b 	bl	8005b28 <xTaskPriorityInherit>
 8004c32:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004c34:	f001 fa5a 	bl	80060ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c3a:	3324      	adds	r3, #36	@ 0x24
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	4611      	mov	r1, r2
 8004c40:	4618      	mov	r0, r3
 8004c42:	f000 fd67 	bl	8005714 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c48:	f000 f852 	bl	8004cf0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c4c:	f000 fba6 	bl	800539c <xTaskResumeAll>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f47f af67 	bne.w	8004b26 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004c58:	4b18      	ldr	r3, [pc, #96]	@ (8004cbc <xQueueSemaphoreTake+0x21c>)
 8004c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	e75d      	b.n	8004b26 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004c6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c6c:	f000 f840 	bl	8004cf0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c70:	f000 fb94 	bl	800539c <xTaskResumeAll>
 8004c74:	e757      	b.n	8004b26 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004c76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c78:	f000 f83a 	bl	8004cf0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c7c:	f000 fb8e 	bl	800539c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c82:	f000 f887 	bl	8004d94 <prvIsQueueEmpty>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f43f af4c 	beq.w	8004b26 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00d      	beq.n	8004cb0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004c94:	f001 f9f8 	bl	8006088 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004c98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c9a:	f000 f811 	bl	8004cc0 <prvGetDisinheritPriorityAfterTimeout>
 8004c9e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 ffb4 	bl	8005c14 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004cac:	f001 fa1e 	bl	80060ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004cb0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3738      	adds	r7, #56	@ 0x38
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	e000ed04 	.word	0xe000ed04

08004cc0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d006      	beq.n	8004cde <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f1c3 0307 	rsb	r3, r3, #7
 8004cda:	60fb      	str	r3, [r7, #12]
 8004cdc:	e001      	b.n	8004ce2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
	}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004cf8:	f001 f9c6 	bl	8006088 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d04:	e011      	b.n	8004d2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d012      	beq.n	8004d34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	3324      	adds	r3, #36	@ 0x24
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fd24 	bl	8005760 <xTaskRemoveFromEventList>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d1e:	f000 fdfd 	bl	800591c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	dce9      	bgt.n	8004d06 <prvUnlockQueue+0x16>
 8004d32:	e000      	b.n	8004d36 <prvUnlockQueue+0x46>
					break;
 8004d34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	22ff      	movs	r2, #255	@ 0xff
 8004d3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004d3e:	f001 f9d5 	bl	80060ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d42:	f001 f9a1 	bl	8006088 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d4e:	e011      	b.n	8004d74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d012      	beq.n	8004d7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3310      	adds	r3, #16
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fcff 	bl	8005760 <xTaskRemoveFromEventList>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004d68:	f000 fdd8 	bl	800591c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d6c:	7bbb      	ldrb	r3, [r7, #14]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	dce9      	bgt.n	8004d50 <prvUnlockQueue+0x60>
 8004d7c:	e000      	b.n	8004d80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	22ff      	movs	r2, #255	@ 0xff
 8004d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004d88:	f001 f9b0 	bl	80060ec <vPortExitCritical>
}
 8004d8c:	bf00      	nop
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d9c:	f001 f974 	bl	8006088 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d102      	bne.n	8004dae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004da8:	2301      	movs	r3, #1
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	e001      	b.n	8004db2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004dae:	2300      	movs	r3, #0
 8004db0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004db2:	f001 f99b 	bl	80060ec <vPortExitCritical>

	return xReturn;
 8004db6:	68fb      	ldr	r3, [r7, #12]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b08e      	sub	sp, #56	@ 0x38
 8004dc4:	af04      	add	r7, sp, #16
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10b      	bne.n	8004dec <xTaskCreateStatic+0x2c>
	__asm volatile
 8004dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd8:	f383 8811 	msr	BASEPRI, r3
 8004ddc:	f3bf 8f6f 	isb	sy
 8004de0:	f3bf 8f4f 	dsb	sy
 8004de4:	623b      	str	r3, [r7, #32]
}
 8004de6:	bf00      	nop
 8004de8:	bf00      	nop
 8004dea:	e7fd      	b.n	8004de8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10b      	bne.n	8004e0a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	61fb      	str	r3, [r7, #28]
}
 8004e04:	bf00      	nop
 8004e06:	bf00      	nop
 8004e08:	e7fd      	b.n	8004e06 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e0a:	23a0      	movs	r3, #160	@ 0xa0
 8004e0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	2ba0      	cmp	r3, #160	@ 0xa0
 8004e12:	d00b      	beq.n	8004e2c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e18:	f383 8811 	msr	BASEPRI, r3
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	f3bf 8f4f 	dsb	sy
 8004e24:	61bb      	str	r3, [r7, #24]
}
 8004e26:	bf00      	nop
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e2c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d01e      	beq.n	8004e72 <xTaskCreateStatic+0xb2>
 8004e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d01b      	beq.n	8004e72 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e3c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e42:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e46:	2202      	movs	r2, #2
 8004e48:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	9303      	str	r3, [sp, #12]
 8004e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e52:	9302      	str	r3, [sp, #8]
 8004e54:	f107 0314 	add.w	r3, r7, #20
 8004e58:	9301      	str	r3, [sp, #4]
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	9300      	str	r3, [sp, #0]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f000 f851 	bl	8004f0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e6c:	f000 f8ee 	bl	800504c <prvAddNewTaskToReadyList>
 8004e70:	e001      	b.n	8004e76 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004e72:	2300      	movs	r3, #0
 8004e74:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e76:	697b      	ldr	r3, [r7, #20]
	}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3728      	adds	r7, #40	@ 0x28
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08c      	sub	sp, #48	@ 0x30
 8004e84:	af04      	add	r7, sp, #16
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e90:	88fb      	ldrh	r3, [r7, #6]
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f001 fa19 	bl	80062cc <pvPortMalloc>
 8004e9a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00e      	beq.n	8004ec0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ea2:	20a0      	movs	r0, #160	@ 0xa0
 8004ea4:	f001 fa12 	bl	80062cc <pvPortMalloc>
 8004ea8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8004eb6:	e005      	b.n	8004ec4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004eb8:	6978      	ldr	r0, [r7, #20]
 8004eba:	f001 fad5 	bl	8006468 <vPortFree>
 8004ebe:	e001      	b.n	8004ec4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d017      	beq.n	8004efa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ed2:	88fa      	ldrh	r2, [r7, #6]
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	9303      	str	r3, [sp, #12]
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	9302      	str	r3, [sp, #8]
 8004edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ede:	9301      	str	r3, [sp, #4]
 8004ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 f80f 	bl	8004f0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004eee:	69f8      	ldr	r0, [r7, #28]
 8004ef0:	f000 f8ac 	bl	800504c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	61bb      	str	r3, [r7, #24]
 8004ef8:	e002      	b.n	8004f00 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004efa:	f04f 33ff 	mov.w	r3, #4294967295
 8004efe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f00:	69bb      	ldr	r3, [r7, #24]
	}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3720      	adds	r7, #32
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b088      	sub	sp, #32
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
 8004f18:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004f24:	3b01      	subs	r3, #1
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	f023 0307 	bic.w	r3, r3, #7
 8004f32:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00b      	beq.n	8004f56 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	617b      	str	r3, [r7, #20]
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	e7fd      	b.n	8004f52 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01f      	beq.n	8004f9c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61fb      	str	r3, [r7, #28]
 8004f60:	e012      	b.n	8004f88 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	4413      	add	r3, r2
 8004f68:	7819      	ldrb	r1, [r3, #0]
 8004f6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	4413      	add	r3, r2
 8004f70:	3334      	adds	r3, #52	@ 0x34
 8004f72:	460a      	mov	r2, r1
 8004f74:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f76:	68ba      	ldr	r2, [r7, #8]
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d006      	beq.n	8004f90 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	3301      	adds	r3, #1
 8004f86:	61fb      	str	r3, [r7, #28]
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	2b0f      	cmp	r3, #15
 8004f8c:	d9e9      	bls.n	8004f62 <prvInitialiseNewTask+0x56>
 8004f8e:	e000      	b.n	8004f92 <prvInitialiseNewTask+0x86>
			{
				break;
 8004f90:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f9a:	e003      	b.n	8004fa4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa6:	2b06      	cmp	r3, #6
 8004fa8:	d901      	bls.n	8004fae <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004faa:	2306      	movs	r3, #6
 8004fac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fb8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc2:	3304      	adds	r3, #4
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff fb82 	bl	80046ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fcc:	3318      	adds	r3, #24
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7ff fb7d 	bl	80046ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fd8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fdc:	f1c3 0207 	rsb	r2, r3, #7
 8004fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fe8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fec:	2200      	movs	r2, #0
 8004fee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ffc:	334c      	adds	r3, #76	@ 0x4c
 8004ffe:	224c      	movs	r2, #76	@ 0x4c
 8005000:	2100      	movs	r1, #0
 8005002:	4618      	mov	r0, r3
 8005004:	f002 f8c6 	bl	8007194 <memset>
 8005008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500a:	4a0d      	ldr	r2, [pc, #52]	@ (8005040 <prvInitialiseNewTask+0x134>)
 800500c:	651a      	str	r2, [r3, #80]	@ 0x50
 800500e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005010:	4a0c      	ldr	r2, [pc, #48]	@ (8005044 <prvInitialiseNewTask+0x138>)
 8005012:	655a      	str	r2, [r3, #84]	@ 0x54
 8005014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005016:	4a0c      	ldr	r2, [pc, #48]	@ (8005048 <prvInitialiseNewTask+0x13c>)
 8005018:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	68f9      	ldr	r1, [r7, #12]
 800501e:	69b8      	ldr	r0, [r7, #24]
 8005020:	f000 ff02 	bl	8005e28 <pxPortInitialiseStack>
 8005024:	4602      	mov	r2, r0
 8005026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005028:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800502a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005036:	bf00      	nop
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	200011a4 	.word	0x200011a4
 8005044:	2000120c 	.word	0x2000120c
 8005048:	20001274 	.word	0x20001274

0800504c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005054:	f001 f818 	bl	8006088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005058:	4b2a      	ldr	r3, [pc, #168]	@ (8005104 <prvAddNewTaskToReadyList+0xb8>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	3301      	adds	r3, #1
 800505e:	4a29      	ldr	r2, [pc, #164]	@ (8005104 <prvAddNewTaskToReadyList+0xb8>)
 8005060:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005062:	4b29      	ldr	r3, [pc, #164]	@ (8005108 <prvAddNewTaskToReadyList+0xbc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d109      	bne.n	800507e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800506a:	4a27      	ldr	r2, [pc, #156]	@ (8005108 <prvAddNewTaskToReadyList+0xbc>)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005070:	4b24      	ldr	r3, [pc, #144]	@ (8005104 <prvAddNewTaskToReadyList+0xb8>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d110      	bne.n	800509a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005078:	f000 fc74 	bl	8005964 <prvInitialiseTaskLists>
 800507c:	e00d      	b.n	800509a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800507e:	4b23      	ldr	r3, [pc, #140]	@ (800510c <prvAddNewTaskToReadyList+0xc0>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d109      	bne.n	800509a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005086:	4b20      	ldr	r3, [pc, #128]	@ (8005108 <prvAddNewTaskToReadyList+0xbc>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005090:	429a      	cmp	r2, r3
 8005092:	d802      	bhi.n	800509a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005094:	4a1c      	ldr	r2, [pc, #112]	@ (8005108 <prvAddNewTaskToReadyList+0xbc>)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800509a:	4b1d      	ldr	r3, [pc, #116]	@ (8005110 <prvAddNewTaskToReadyList+0xc4>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	3301      	adds	r3, #1
 80050a0:	4a1b      	ldr	r2, [pc, #108]	@ (8005110 <prvAddNewTaskToReadyList+0xc4>)
 80050a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a8:	2201      	movs	r2, #1
 80050aa:	409a      	lsls	r2, r3
 80050ac:	4b19      	ldr	r3, [pc, #100]	@ (8005114 <prvAddNewTaskToReadyList+0xc8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	4a18      	ldr	r2, [pc, #96]	@ (8005114 <prvAddNewTaskToReadyList+0xc8>)
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ba:	4613      	mov	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4a15      	ldr	r2, [pc, #84]	@ (8005118 <prvAddNewTaskToReadyList+0xcc>)
 80050c4:	441a      	add	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	3304      	adds	r3, #4
 80050ca:	4619      	mov	r1, r3
 80050cc:	4610      	mov	r0, r2
 80050ce:	f7ff fb0b 	bl	80046e8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80050d2:	f001 f80b 	bl	80060ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80050d6:	4b0d      	ldr	r3, [pc, #52]	@ (800510c <prvAddNewTaskToReadyList+0xc0>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00e      	beq.n	80050fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050de:	4b0a      	ldr	r3, [pc, #40]	@ (8005108 <prvAddNewTaskToReadyList+0xbc>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d207      	bcs.n	80050fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80050ec:	4b0b      	ldr	r3, [pc, #44]	@ (800511c <prvAddNewTaskToReadyList+0xd0>)
 80050ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050fc:	bf00      	nop
 80050fe:	3708      	adds	r7, #8
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	2000058c 	.word	0x2000058c
 8005108:	2000048c 	.word	0x2000048c
 800510c:	20000598 	.word	0x20000598
 8005110:	200005a8 	.word	0x200005a8
 8005114:	20000594 	.word	0x20000594
 8005118:	20000490 	.word	0x20000490
 800511c:	e000ed04 	.word	0xe000ed04

08005120 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005128:	f000 ffae 	bl	8006088 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d102      	bne.n	8005138 <vTaskDelete+0x18>
 8005132:	4b39      	ldr	r3, [pc, #228]	@ (8005218 <vTaskDelete+0xf8>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	e000      	b.n	800513a <vTaskDelete+0x1a>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3304      	adds	r3, #4
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff fb2e 	bl	80047a2 <uxListRemove>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d115      	bne.n	8005178 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005150:	4932      	ldr	r1, [pc, #200]	@ (800521c <vTaskDelete+0xfc>)
 8005152:	4613      	mov	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4413      	add	r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	440b      	add	r3, r1
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10a      	bne.n	8005178 <vTaskDelete+0x58>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005166:	2201      	movs	r2, #1
 8005168:	fa02 f303 	lsl.w	r3, r2, r3
 800516c:	43da      	mvns	r2, r3
 800516e:	4b2c      	ldr	r3, [pc, #176]	@ (8005220 <vTaskDelete+0x100>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4013      	ands	r3, r2
 8005174:	4a2a      	ldr	r2, [pc, #168]	@ (8005220 <vTaskDelete+0x100>)
 8005176:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517c:	2b00      	cmp	r3, #0
 800517e:	d004      	beq.n	800518a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	3318      	adds	r3, #24
 8005184:	4618      	mov	r0, r3
 8005186:	f7ff fb0c 	bl	80047a2 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800518a:	4b26      	ldr	r3, [pc, #152]	@ (8005224 <vTaskDelete+0x104>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	3301      	adds	r3, #1
 8005190:	4a24      	ldr	r2, [pc, #144]	@ (8005224 <vTaskDelete+0x104>)
 8005192:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005194:	4b20      	ldr	r3, [pc, #128]	@ (8005218 <vTaskDelete+0xf8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	429a      	cmp	r2, r3
 800519c:	d10b      	bne.n	80051b6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	3304      	adds	r3, #4
 80051a2:	4619      	mov	r1, r3
 80051a4:	4820      	ldr	r0, [pc, #128]	@ (8005228 <vTaskDelete+0x108>)
 80051a6:	f7ff fa9f 	bl	80046e8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80051aa:	4b20      	ldr	r3, [pc, #128]	@ (800522c <vTaskDelete+0x10c>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	3301      	adds	r3, #1
 80051b0:	4a1e      	ldr	r2, [pc, #120]	@ (800522c <vTaskDelete+0x10c>)
 80051b2:	6013      	str	r3, [r2, #0]
 80051b4:	e009      	b.n	80051ca <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80051b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005230 <vTaskDelete+0x110>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	3b01      	subs	r3, #1
 80051bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005230 <vTaskDelete+0x110>)
 80051be:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 fc3d 	bl	8005a40 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80051c6:	f000 fc71 	bl	8005aac <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80051ca:	f000 ff8f 	bl	80060ec <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80051ce:	4b19      	ldr	r3, [pc, #100]	@ (8005234 <vTaskDelete+0x114>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d01c      	beq.n	8005210 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 80051d6:	4b10      	ldr	r3, [pc, #64]	@ (8005218 <vTaskDelete+0xf8>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d117      	bne.n	8005210 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80051e0:	4b15      	ldr	r3, [pc, #84]	@ (8005238 <vTaskDelete+0x118>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00b      	beq.n	8005200 <vTaskDelete+0xe0>
	__asm volatile
 80051e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ec:	f383 8811 	msr	BASEPRI, r3
 80051f0:	f3bf 8f6f 	isb	sy
 80051f4:	f3bf 8f4f 	dsb	sy
 80051f8:	60bb      	str	r3, [r7, #8]
}
 80051fa:	bf00      	nop
 80051fc:	bf00      	nop
 80051fe:	e7fd      	b.n	80051fc <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8005200:	4b0e      	ldr	r3, [pc, #56]	@ (800523c <vTaskDelete+0x11c>)
 8005202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005210:	bf00      	nop
 8005212:	3710      	adds	r7, #16
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	2000048c 	.word	0x2000048c
 800521c:	20000490 	.word	0x20000490
 8005220:	20000594 	.word	0x20000594
 8005224:	200005a8 	.word	0x200005a8
 8005228:	20000560 	.word	0x20000560
 800522c:	20000574 	.word	0x20000574
 8005230:	2000058c 	.word	0x2000058c
 8005234:	20000598 	.word	0x20000598
 8005238:	200005b4 	.word	0x200005b4
 800523c:	e000ed04 	.word	0xe000ed04

08005240 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d018      	beq.n	8005284 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005252:	4b14      	ldr	r3, [pc, #80]	@ (80052a4 <vTaskDelay+0x64>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <vTaskDelay+0x32>
	__asm volatile
 800525a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525e:	f383 8811 	msr	BASEPRI, r3
 8005262:	f3bf 8f6f 	isb	sy
 8005266:	f3bf 8f4f 	dsb	sy
 800526a:	60bb      	str	r3, [r7, #8]
}
 800526c:	bf00      	nop
 800526e:	bf00      	nop
 8005270:	e7fd      	b.n	800526e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005272:	f000 f885 	bl	8005380 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005276:	2100      	movs	r1, #0
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fd6f 	bl	8005d5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800527e:	f000 f88d 	bl	800539c <xTaskResumeAll>
 8005282:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d107      	bne.n	800529a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800528a:	4b07      	ldr	r3, [pc, #28]	@ (80052a8 <vTaskDelay+0x68>)
 800528c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800529a:	bf00      	nop
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	200005b4 	.word	0x200005b4
 80052a8:	e000ed04 	.word	0xe000ed04

080052ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08a      	sub	sp, #40	@ 0x28
 80052b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052b2:	2300      	movs	r3, #0
 80052b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052b6:	2300      	movs	r3, #0
 80052b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052ba:	463a      	mov	r2, r7
 80052bc:	1d39      	adds	r1, r7, #4
 80052be:	f107 0308 	add.w	r3, r7, #8
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fb f96a 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052c8:	6839      	ldr	r1, [r7, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	9202      	str	r2, [sp, #8]
 80052d0:	9301      	str	r3, [sp, #4]
 80052d2:	2300      	movs	r3, #0
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	2300      	movs	r3, #0
 80052d8:	460a      	mov	r2, r1
 80052da:	4921      	ldr	r1, [pc, #132]	@ (8005360 <vTaskStartScheduler+0xb4>)
 80052dc:	4821      	ldr	r0, [pc, #132]	@ (8005364 <vTaskStartScheduler+0xb8>)
 80052de:	f7ff fd6f 	bl	8004dc0 <xTaskCreateStatic>
 80052e2:	4603      	mov	r3, r0
 80052e4:	4a20      	ldr	r2, [pc, #128]	@ (8005368 <vTaskStartScheduler+0xbc>)
 80052e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005368 <vTaskStartScheduler+0xbc>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d002      	beq.n	80052f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052f0:	2301      	movs	r3, #1
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	e001      	b.n	80052fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052f6:	2300      	movs	r3, #0
 80052f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d11b      	bne.n	8005338 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005304:	f383 8811 	msr	BASEPRI, r3
 8005308:	f3bf 8f6f 	isb	sy
 800530c:	f3bf 8f4f 	dsb	sy
 8005310:	613b      	str	r3, [r7, #16]
}
 8005312:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005314:	4b15      	ldr	r3, [pc, #84]	@ (800536c <vTaskStartScheduler+0xc0>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	334c      	adds	r3, #76	@ 0x4c
 800531a:	4a15      	ldr	r2, [pc, #84]	@ (8005370 <vTaskStartScheduler+0xc4>)
 800531c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800531e:	4b15      	ldr	r3, [pc, #84]	@ (8005374 <vTaskStartScheduler+0xc8>)
 8005320:	f04f 32ff 	mov.w	r2, #4294967295
 8005324:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005326:	4b14      	ldr	r3, [pc, #80]	@ (8005378 <vTaskStartScheduler+0xcc>)
 8005328:	2201      	movs	r2, #1
 800532a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800532c:	4b13      	ldr	r3, [pc, #76]	@ (800537c <vTaskStartScheduler+0xd0>)
 800532e:	2200      	movs	r2, #0
 8005330:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005332:	f000 fe05 	bl	8005f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005336:	e00f      	b.n	8005358 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800533e:	d10b      	bne.n	8005358 <vTaskStartScheduler+0xac>
	__asm volatile
 8005340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	60fb      	str	r3, [r7, #12]
}
 8005352:	bf00      	nop
 8005354:	bf00      	nop
 8005356:	e7fd      	b.n	8005354 <vTaskStartScheduler+0xa8>
}
 8005358:	bf00      	nop
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	08007dd4 	.word	0x08007dd4
 8005364:	08005935 	.word	0x08005935
 8005368:	200005b0 	.word	0x200005b0
 800536c:	2000048c 	.word	0x2000048c
 8005370:	20000024 	.word	0x20000024
 8005374:	200005ac 	.word	0x200005ac
 8005378:	20000598 	.word	0x20000598
 800537c:	20000590 	.word	0x20000590

08005380 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005380:	b480      	push	{r7}
 8005382:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005384:	4b04      	ldr	r3, [pc, #16]	@ (8005398 <vTaskSuspendAll+0x18>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	3301      	adds	r3, #1
 800538a:	4a03      	ldr	r2, [pc, #12]	@ (8005398 <vTaskSuspendAll+0x18>)
 800538c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800538e:	bf00      	nop
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	200005b4 	.word	0x200005b4

0800539c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053a6:	2300      	movs	r3, #0
 80053a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053aa:	4b42      	ldr	r3, [pc, #264]	@ (80054b4 <xTaskResumeAll+0x118>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10b      	bne.n	80053ca <xTaskResumeAll+0x2e>
	__asm volatile
 80053b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b6:	f383 8811 	msr	BASEPRI, r3
 80053ba:	f3bf 8f6f 	isb	sy
 80053be:	f3bf 8f4f 	dsb	sy
 80053c2:	603b      	str	r3, [r7, #0]
}
 80053c4:	bf00      	nop
 80053c6:	bf00      	nop
 80053c8:	e7fd      	b.n	80053c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053ca:	f000 fe5d 	bl	8006088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053ce:	4b39      	ldr	r3, [pc, #228]	@ (80054b4 <xTaskResumeAll+0x118>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3b01      	subs	r3, #1
 80053d4:	4a37      	ldr	r2, [pc, #220]	@ (80054b4 <xTaskResumeAll+0x118>)
 80053d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053d8:	4b36      	ldr	r3, [pc, #216]	@ (80054b4 <xTaskResumeAll+0x118>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d161      	bne.n	80054a4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053e0:	4b35      	ldr	r3, [pc, #212]	@ (80054b8 <xTaskResumeAll+0x11c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d05d      	beq.n	80054a4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053e8:	e02e      	b.n	8005448 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ea:	4b34      	ldr	r3, [pc, #208]	@ (80054bc <xTaskResumeAll+0x120>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	3318      	adds	r3, #24
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7ff f9d3 	bl	80047a2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	3304      	adds	r3, #4
 8005400:	4618      	mov	r0, r3
 8005402:	f7ff f9ce 	bl	80047a2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540a:	2201      	movs	r2, #1
 800540c:	409a      	lsls	r2, r3
 800540e:	4b2c      	ldr	r3, [pc, #176]	@ (80054c0 <xTaskResumeAll+0x124>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4313      	orrs	r3, r2
 8005414:	4a2a      	ldr	r2, [pc, #168]	@ (80054c0 <xTaskResumeAll+0x124>)
 8005416:	6013      	str	r3, [r2, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800541c:	4613      	mov	r3, r2
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	4413      	add	r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4a27      	ldr	r2, [pc, #156]	@ (80054c4 <xTaskResumeAll+0x128>)
 8005426:	441a      	add	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3304      	adds	r3, #4
 800542c:	4619      	mov	r1, r3
 800542e:	4610      	mov	r0, r2
 8005430:	f7ff f95a 	bl	80046e8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005438:	4b23      	ldr	r3, [pc, #140]	@ (80054c8 <xTaskResumeAll+0x12c>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543e:	429a      	cmp	r2, r3
 8005440:	d302      	bcc.n	8005448 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005442:	4b22      	ldr	r3, [pc, #136]	@ (80054cc <xTaskResumeAll+0x130>)
 8005444:	2201      	movs	r2, #1
 8005446:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005448:	4b1c      	ldr	r3, [pc, #112]	@ (80054bc <xTaskResumeAll+0x120>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1cc      	bne.n	80053ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005456:	f000 fb29 	bl	8005aac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800545a:	4b1d      	ldr	r3, [pc, #116]	@ (80054d0 <xTaskResumeAll+0x134>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d010      	beq.n	8005488 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005466:	f000 f837 	bl	80054d8 <xTaskIncrementTick>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005470:	4b16      	ldr	r3, [pc, #88]	@ (80054cc <xTaskResumeAll+0x130>)
 8005472:	2201      	movs	r2, #1
 8005474:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	3b01      	subs	r3, #1
 800547a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1f1      	bne.n	8005466 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005482:	4b13      	ldr	r3, [pc, #76]	@ (80054d0 <xTaskResumeAll+0x134>)
 8005484:	2200      	movs	r2, #0
 8005486:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005488:	4b10      	ldr	r3, [pc, #64]	@ (80054cc <xTaskResumeAll+0x130>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d009      	beq.n	80054a4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005490:	2301      	movs	r3, #1
 8005492:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005494:	4b0f      	ldr	r3, [pc, #60]	@ (80054d4 <xTaskResumeAll+0x138>)
 8005496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	f3bf 8f4f 	dsb	sy
 80054a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054a4:	f000 fe22 	bl	80060ec <vPortExitCritical>

	return xAlreadyYielded;
 80054a8:	68bb      	ldr	r3, [r7, #8]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	200005b4 	.word	0x200005b4
 80054b8:	2000058c 	.word	0x2000058c
 80054bc:	2000054c 	.word	0x2000054c
 80054c0:	20000594 	.word	0x20000594
 80054c4:	20000490 	.word	0x20000490
 80054c8:	2000048c 	.word	0x2000048c
 80054cc:	200005a0 	.word	0x200005a0
 80054d0:	2000059c 	.word	0x2000059c
 80054d4:	e000ed04 	.word	0xe000ed04

080054d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b086      	sub	sp, #24
 80054dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054de:	2300      	movs	r3, #0
 80054e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054e2:	4b4f      	ldr	r3, [pc, #316]	@ (8005620 <xTaskIncrementTick+0x148>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f040 808f 	bne.w	800560a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054ec:	4b4d      	ldr	r3, [pc, #308]	@ (8005624 <xTaskIncrementTick+0x14c>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3301      	adds	r3, #1
 80054f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054f4:	4a4b      	ldr	r2, [pc, #300]	@ (8005624 <xTaskIncrementTick+0x14c>)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d121      	bne.n	8005544 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005500:	4b49      	ldr	r3, [pc, #292]	@ (8005628 <xTaskIncrementTick+0x150>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00b      	beq.n	8005522 <xTaskIncrementTick+0x4a>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	603b      	str	r3, [r7, #0]
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	e7fd      	b.n	800551e <xTaskIncrementTick+0x46>
 8005522:	4b41      	ldr	r3, [pc, #260]	@ (8005628 <xTaskIncrementTick+0x150>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	4b40      	ldr	r3, [pc, #256]	@ (800562c <xTaskIncrementTick+0x154>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a3e      	ldr	r2, [pc, #248]	@ (8005628 <xTaskIncrementTick+0x150>)
 800552e:	6013      	str	r3, [r2, #0]
 8005530:	4a3e      	ldr	r2, [pc, #248]	@ (800562c <xTaskIncrementTick+0x154>)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	4b3e      	ldr	r3, [pc, #248]	@ (8005630 <xTaskIncrementTick+0x158>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3301      	adds	r3, #1
 800553c:	4a3c      	ldr	r2, [pc, #240]	@ (8005630 <xTaskIncrementTick+0x158>)
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	f000 fab4 	bl	8005aac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005544:	4b3b      	ldr	r3, [pc, #236]	@ (8005634 <xTaskIncrementTick+0x15c>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	429a      	cmp	r2, r3
 800554c:	d348      	bcc.n	80055e0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800554e:	4b36      	ldr	r3, [pc, #216]	@ (8005628 <xTaskIncrementTick+0x150>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d104      	bne.n	8005562 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005558:	4b36      	ldr	r3, [pc, #216]	@ (8005634 <xTaskIncrementTick+0x15c>)
 800555a:	f04f 32ff 	mov.w	r2, #4294967295
 800555e:	601a      	str	r2, [r3, #0]
					break;
 8005560:	e03e      	b.n	80055e0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005562:	4b31      	ldr	r3, [pc, #196]	@ (8005628 <xTaskIncrementTick+0x150>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	429a      	cmp	r2, r3
 8005578:	d203      	bcs.n	8005582 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800557a:	4a2e      	ldr	r2, [pc, #184]	@ (8005634 <xTaskIncrementTick+0x15c>)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005580:	e02e      	b.n	80055e0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	3304      	adds	r3, #4
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff f90b 	bl	80047a2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005590:	2b00      	cmp	r3, #0
 8005592:	d004      	beq.n	800559e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	3318      	adds	r3, #24
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff f902 	bl	80047a2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a2:	2201      	movs	r2, #1
 80055a4:	409a      	lsls	r2, r3
 80055a6:	4b24      	ldr	r3, [pc, #144]	@ (8005638 <xTaskIncrementTick+0x160>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	4a22      	ldr	r2, [pc, #136]	@ (8005638 <xTaskIncrementTick+0x160>)
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	4a1f      	ldr	r2, [pc, #124]	@ (800563c <xTaskIncrementTick+0x164>)
 80055be:	441a      	add	r2, r3
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	3304      	adds	r3, #4
 80055c4:	4619      	mov	r1, r3
 80055c6:	4610      	mov	r0, r2
 80055c8:	f7ff f88e 	bl	80046e8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055d0:	4b1b      	ldr	r3, [pc, #108]	@ (8005640 <xTaskIncrementTick+0x168>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d3b9      	bcc.n	800554e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80055da:	2301      	movs	r3, #1
 80055dc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055de:	e7b6      	b.n	800554e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055e0:	4b17      	ldr	r3, [pc, #92]	@ (8005640 <xTaskIncrementTick+0x168>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e6:	4915      	ldr	r1, [pc, #84]	@ (800563c <xTaskIncrementTick+0x164>)
 80055e8:	4613      	mov	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	440b      	add	r3, r1
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d901      	bls.n	80055fc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80055f8:	2301      	movs	r3, #1
 80055fa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80055fc:	4b11      	ldr	r3, [pc, #68]	@ (8005644 <xTaskIncrementTick+0x16c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d007      	beq.n	8005614 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005604:	2301      	movs	r3, #1
 8005606:	617b      	str	r3, [r7, #20]
 8005608:	e004      	b.n	8005614 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800560a:	4b0f      	ldr	r3, [pc, #60]	@ (8005648 <xTaskIncrementTick+0x170>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3301      	adds	r3, #1
 8005610:	4a0d      	ldr	r2, [pc, #52]	@ (8005648 <xTaskIncrementTick+0x170>)
 8005612:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005614:	697b      	ldr	r3, [r7, #20]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	200005b4 	.word	0x200005b4
 8005624:	20000590 	.word	0x20000590
 8005628:	20000544 	.word	0x20000544
 800562c:	20000548 	.word	0x20000548
 8005630:	200005a4 	.word	0x200005a4
 8005634:	200005ac 	.word	0x200005ac
 8005638:	20000594 	.word	0x20000594
 800563c:	20000490 	.word	0x20000490
 8005640:	2000048c 	.word	0x2000048c
 8005644:	200005a0 	.word	0x200005a0
 8005648:	2000059c 	.word	0x2000059c

0800564c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005652:	4b2a      	ldr	r3, [pc, #168]	@ (80056fc <vTaskSwitchContext+0xb0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d003      	beq.n	8005662 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800565a:	4b29      	ldr	r3, [pc, #164]	@ (8005700 <vTaskSwitchContext+0xb4>)
 800565c:	2201      	movs	r2, #1
 800565e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005660:	e045      	b.n	80056ee <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005662:	4b27      	ldr	r3, [pc, #156]	@ (8005700 <vTaskSwitchContext+0xb4>)
 8005664:	2200      	movs	r2, #0
 8005666:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005668:	4b26      	ldr	r3, [pc, #152]	@ (8005704 <vTaskSwitchContext+0xb8>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	fab3 f383 	clz	r3, r3
 8005674:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005676:	7afb      	ldrb	r3, [r7, #11]
 8005678:	f1c3 031f 	rsb	r3, r3, #31
 800567c:	617b      	str	r3, [r7, #20]
 800567e:	4922      	ldr	r1, [pc, #136]	@ (8005708 <vTaskSwitchContext+0xbc>)
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4613      	mov	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4413      	add	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	440b      	add	r3, r1
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10b      	bne.n	80056aa <vTaskSwitchContext+0x5e>
	__asm volatile
 8005692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005696:	f383 8811 	msr	BASEPRI, r3
 800569a:	f3bf 8f6f 	isb	sy
 800569e:	f3bf 8f4f 	dsb	sy
 80056a2:	607b      	str	r3, [r7, #4]
}
 80056a4:	bf00      	nop
 80056a6:	bf00      	nop
 80056a8:	e7fd      	b.n	80056a6 <vTaskSwitchContext+0x5a>
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	4613      	mov	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4a14      	ldr	r2, [pc, #80]	@ (8005708 <vTaskSwitchContext+0xbc>)
 80056b6:	4413      	add	r3, r2
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	605a      	str	r2, [r3, #4]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	3308      	adds	r3, #8
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d104      	bne.n	80056da <vTaskSwitchContext+0x8e>
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	605a      	str	r2, [r3, #4]
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	4a0a      	ldr	r2, [pc, #40]	@ (800570c <vTaskSwitchContext+0xc0>)
 80056e2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056e4:	4b09      	ldr	r3, [pc, #36]	@ (800570c <vTaskSwitchContext+0xc0>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	334c      	adds	r3, #76	@ 0x4c
 80056ea:	4a09      	ldr	r2, [pc, #36]	@ (8005710 <vTaskSwitchContext+0xc4>)
 80056ec:	6013      	str	r3, [r2, #0]
}
 80056ee:	bf00      	nop
 80056f0:	371c      	adds	r7, #28
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	200005b4 	.word	0x200005b4
 8005700:	200005a0 	.word	0x200005a0
 8005704:	20000594 	.word	0x20000594
 8005708:	20000490 	.word	0x20000490
 800570c:	2000048c 	.word	0x2000048c
 8005710:	20000024 	.word	0x20000024

08005714 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d10b      	bne.n	800573c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	60fb      	str	r3, [r7, #12]
}
 8005736:	bf00      	nop
 8005738:	bf00      	nop
 800573a:	e7fd      	b.n	8005738 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800573c:	4b07      	ldr	r3, [pc, #28]	@ (800575c <vTaskPlaceOnEventList+0x48>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	3318      	adds	r3, #24
 8005742:	4619      	mov	r1, r3
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7fe fff3 	bl	8004730 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800574a:	2101      	movs	r1, #1
 800574c:	6838      	ldr	r0, [r7, #0]
 800574e:	f000 fb05 	bl	8005d5c <prvAddCurrentTaskToDelayedList>
}
 8005752:	bf00      	nop
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	2000048c 	.word	0x2000048c

08005760 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10b      	bne.n	800578e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577a:	f383 8811 	msr	BASEPRI, r3
 800577e:	f3bf 8f6f 	isb	sy
 8005782:	f3bf 8f4f 	dsb	sy
 8005786:	60fb      	str	r3, [r7, #12]
}
 8005788:	bf00      	nop
 800578a:	bf00      	nop
 800578c:	e7fd      	b.n	800578a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	3318      	adds	r3, #24
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff f805 	bl	80047a2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005798:	4b1d      	ldr	r3, [pc, #116]	@ (8005810 <xTaskRemoveFromEventList+0xb0>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d11c      	bne.n	80057da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	3304      	adds	r3, #4
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fe fffc 	bl	80047a2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ae:	2201      	movs	r2, #1
 80057b0:	409a      	lsls	r2, r3
 80057b2:	4b18      	ldr	r3, [pc, #96]	@ (8005814 <xTaskRemoveFromEventList+0xb4>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	4a16      	ldr	r2, [pc, #88]	@ (8005814 <xTaskRemoveFromEventList+0xb4>)
 80057ba:	6013      	str	r3, [r2, #0]
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c0:	4613      	mov	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4a13      	ldr	r2, [pc, #76]	@ (8005818 <xTaskRemoveFromEventList+0xb8>)
 80057ca:	441a      	add	r2, r3
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	3304      	adds	r3, #4
 80057d0:	4619      	mov	r1, r3
 80057d2:	4610      	mov	r0, r2
 80057d4:	f7fe ff88 	bl	80046e8 <vListInsertEnd>
 80057d8:	e005      	b.n	80057e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	3318      	adds	r3, #24
 80057de:	4619      	mov	r1, r3
 80057e0:	480e      	ldr	r0, [pc, #56]	@ (800581c <xTaskRemoveFromEventList+0xbc>)
 80057e2:	f7fe ff81 	bl	80046e8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005820 <xTaskRemoveFromEventList+0xc0>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d905      	bls.n	8005800 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057f4:	2301      	movs	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005824 <xTaskRemoveFromEventList+0xc4>)
 80057fa:	2201      	movs	r2, #1
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e001      	b.n	8005804 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005800:	2300      	movs	r3, #0
 8005802:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005804:	697b      	ldr	r3, [r7, #20]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	200005b4 	.word	0x200005b4
 8005814:	20000594 	.word	0x20000594
 8005818:	20000490 	.word	0x20000490
 800581c:	2000054c 	.word	0x2000054c
 8005820:	2000048c 	.word	0x2000048c
 8005824:	200005a0 	.word	0x200005a0

08005828 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005830:	4b06      	ldr	r3, [pc, #24]	@ (800584c <vTaskInternalSetTimeOutState+0x24>)
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005838:	4b05      	ldr	r3, [pc, #20]	@ (8005850 <vTaskInternalSetTimeOutState+0x28>)
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	605a      	str	r2, [r3, #4]
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr
 800584c:	200005a4 	.word	0x200005a4
 8005850:	20000590 	.word	0x20000590

08005854 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10b      	bne.n	800587c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005868:	f383 8811 	msr	BASEPRI, r3
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	613b      	str	r3, [r7, #16]
}
 8005876:	bf00      	nop
 8005878:	bf00      	nop
 800587a:	e7fd      	b.n	8005878 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10b      	bne.n	800589a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005886:	f383 8811 	msr	BASEPRI, r3
 800588a:	f3bf 8f6f 	isb	sy
 800588e:	f3bf 8f4f 	dsb	sy
 8005892:	60fb      	str	r3, [r7, #12]
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop
 8005898:	e7fd      	b.n	8005896 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800589a:	f000 fbf5 	bl	8006088 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800589e:	4b1d      	ldr	r3, [pc, #116]	@ (8005914 <xTaskCheckForTimeOut+0xc0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b6:	d102      	bne.n	80058be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80058b8:	2300      	movs	r3, #0
 80058ba:	61fb      	str	r3, [r7, #28]
 80058bc:	e023      	b.n	8005906 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	4b15      	ldr	r3, [pc, #84]	@ (8005918 <xTaskCheckForTimeOut+0xc4>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d007      	beq.n	80058da <xTaskCheckForTimeOut+0x86>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d302      	bcc.n	80058da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80058d4:	2301      	movs	r3, #1
 80058d6:	61fb      	str	r3, [r7, #28]
 80058d8:	e015      	b.n	8005906 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d20b      	bcs.n	80058fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	1ad2      	subs	r2, r2, r3
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f7ff ff99 	bl	8005828 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058f6:	2300      	movs	r3, #0
 80058f8:	61fb      	str	r3, [r7, #28]
 80058fa:	e004      	b.n	8005906 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	2200      	movs	r2, #0
 8005900:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005902:	2301      	movs	r3, #1
 8005904:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005906:	f000 fbf1 	bl	80060ec <vPortExitCritical>

	return xReturn;
 800590a:	69fb      	ldr	r3, [r7, #28]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3720      	adds	r7, #32
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	20000590 	.word	0x20000590
 8005918:	200005a4 	.word	0x200005a4

0800591c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800591c:	b480      	push	{r7}
 800591e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005920:	4b03      	ldr	r3, [pc, #12]	@ (8005930 <vTaskMissedYield+0x14>)
 8005922:	2201      	movs	r2, #1
 8005924:	601a      	str	r2, [r3, #0]
}
 8005926:	bf00      	nop
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	200005a0 	.word	0x200005a0

08005934 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800593c:	f000 f852 	bl	80059e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005940:	4b06      	ldr	r3, [pc, #24]	@ (800595c <prvIdleTask+0x28>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d9f9      	bls.n	800593c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005948:	4b05      	ldr	r3, [pc, #20]	@ (8005960 <prvIdleTask+0x2c>)
 800594a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800594e:	601a      	str	r2, [r3, #0]
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005958:	e7f0      	b.n	800593c <prvIdleTask+0x8>
 800595a:	bf00      	nop
 800595c:	20000490 	.word	0x20000490
 8005960:	e000ed04 	.word	0xe000ed04

08005964 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800596a:	2300      	movs	r3, #0
 800596c:	607b      	str	r3, [r7, #4]
 800596e:	e00c      	b.n	800598a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	4a12      	ldr	r2, [pc, #72]	@ (80059c4 <prvInitialiseTaskLists+0x60>)
 800597c:	4413      	add	r3, r2
 800597e:	4618      	mov	r0, r3
 8005980:	f7fe fe85 	bl	800468e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	3301      	adds	r3, #1
 8005988:	607b      	str	r3, [r7, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b06      	cmp	r3, #6
 800598e:	d9ef      	bls.n	8005970 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005990:	480d      	ldr	r0, [pc, #52]	@ (80059c8 <prvInitialiseTaskLists+0x64>)
 8005992:	f7fe fe7c 	bl	800468e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005996:	480d      	ldr	r0, [pc, #52]	@ (80059cc <prvInitialiseTaskLists+0x68>)
 8005998:	f7fe fe79 	bl	800468e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800599c:	480c      	ldr	r0, [pc, #48]	@ (80059d0 <prvInitialiseTaskLists+0x6c>)
 800599e:	f7fe fe76 	bl	800468e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059a2:	480c      	ldr	r0, [pc, #48]	@ (80059d4 <prvInitialiseTaskLists+0x70>)
 80059a4:	f7fe fe73 	bl	800468e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059a8:	480b      	ldr	r0, [pc, #44]	@ (80059d8 <prvInitialiseTaskLists+0x74>)
 80059aa:	f7fe fe70 	bl	800468e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059ae:	4b0b      	ldr	r3, [pc, #44]	@ (80059dc <prvInitialiseTaskLists+0x78>)
 80059b0:	4a05      	ldr	r2, [pc, #20]	@ (80059c8 <prvInitialiseTaskLists+0x64>)
 80059b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059b4:	4b0a      	ldr	r3, [pc, #40]	@ (80059e0 <prvInitialiseTaskLists+0x7c>)
 80059b6:	4a05      	ldr	r2, [pc, #20]	@ (80059cc <prvInitialiseTaskLists+0x68>)
 80059b8:	601a      	str	r2, [r3, #0]
}
 80059ba:	bf00      	nop
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	20000490 	.word	0x20000490
 80059c8:	2000051c 	.word	0x2000051c
 80059cc:	20000530 	.word	0x20000530
 80059d0:	2000054c 	.word	0x2000054c
 80059d4:	20000560 	.word	0x20000560
 80059d8:	20000578 	.word	0x20000578
 80059dc:	20000544 	.word	0x20000544
 80059e0:	20000548 	.word	0x20000548

080059e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059ea:	e019      	b.n	8005a20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059ec:	f000 fb4c 	bl	8006088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059f0:	4b10      	ldr	r3, [pc, #64]	@ (8005a34 <prvCheckTasksWaitingTermination+0x50>)
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	3304      	adds	r3, #4
 80059fc:	4618      	mov	r0, r3
 80059fe:	f7fe fed0 	bl	80047a2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a02:	4b0d      	ldr	r3, [pc, #52]	@ (8005a38 <prvCheckTasksWaitingTermination+0x54>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	3b01      	subs	r3, #1
 8005a08:	4a0b      	ldr	r2, [pc, #44]	@ (8005a38 <prvCheckTasksWaitingTermination+0x54>)
 8005a0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005a3c <prvCheckTasksWaitingTermination+0x58>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3b01      	subs	r3, #1
 8005a12:	4a0a      	ldr	r2, [pc, #40]	@ (8005a3c <prvCheckTasksWaitingTermination+0x58>)
 8005a14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a16:	f000 fb69 	bl	80060ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f810 	bl	8005a40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a20:	4b06      	ldr	r3, [pc, #24]	@ (8005a3c <prvCheckTasksWaitingTermination+0x58>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1e1      	bne.n	80059ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a28:	bf00      	nop
 8005a2a:	bf00      	nop
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	20000560 	.word	0x20000560
 8005a38:	2000058c 	.word	0x2000058c
 8005a3c:	20000574 	.word	0x20000574

08005a40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	334c      	adds	r3, #76	@ 0x4c
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f001 fbb9 	bl	80071c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d108      	bne.n	8005a6e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 fd01 	bl	8006468 <vPortFree>
				vPortFree( pxTCB );
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 fcfe 	bl	8006468 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a6c:	e019      	b.n	8005aa2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d103      	bne.n	8005a80 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 fcf5 	bl	8006468 <vPortFree>
	}
 8005a7e:	e010      	b.n	8005aa2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d00b      	beq.n	8005aa2 <prvDeleteTCB+0x62>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	60fb      	str	r3, [r7, #12]
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <prvDeleteTCB+0x5e>
	}
 8005aa2:	bf00      	nop
 8005aa4:	3710      	adds	r7, #16
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
	...

08005aac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae4 <prvResetNextTaskUnblockTime+0x38>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d104      	bne.n	8005ac6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005abc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ae8 <prvResetNextTaskUnblockTime+0x3c>)
 8005abe:	f04f 32ff 	mov.w	r2, #4294967295
 8005ac2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ac4:	e008      	b.n	8005ad8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ac6:	4b07      	ldr	r3, [pc, #28]	@ (8005ae4 <prvResetNextTaskUnblockTime+0x38>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	4a04      	ldr	r2, [pc, #16]	@ (8005ae8 <prvResetNextTaskUnblockTime+0x3c>)
 8005ad6:	6013      	str	r3, [r2, #0]
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	20000544 	.word	0x20000544
 8005ae8:	200005ac 	.word	0x200005ac

08005aec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005af2:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <xTaskGetSchedulerState+0x34>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d102      	bne.n	8005b00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005afa:	2301      	movs	r3, #1
 8005afc:	607b      	str	r3, [r7, #4]
 8005afe:	e008      	b.n	8005b12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b00:	4b08      	ldr	r3, [pc, #32]	@ (8005b24 <xTaskGetSchedulerState+0x38>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d102      	bne.n	8005b0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b08:	2302      	movs	r3, #2
 8005b0a:	607b      	str	r3, [r7, #4]
 8005b0c:	e001      	b.n	8005b12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b12:	687b      	ldr	r3, [r7, #4]
	}
 8005b14:	4618      	mov	r0, r3
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	20000598 	.word	0x20000598
 8005b24:	200005b4 	.word	0x200005b4

08005b28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005b34:	2300      	movs	r3, #0
 8005b36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d05e      	beq.n	8005bfc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b42:	4b31      	ldr	r3, [pc, #196]	@ (8005c08 <xTaskPriorityInherit+0xe0>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d24e      	bcs.n	8005bea <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	db06      	blt.n	8005b62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b54:	4b2c      	ldr	r3, [pc, #176]	@ (8005c08 <xTaskPriorityInherit+0xe0>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	f1c3 0207 	rsb	r2, r3, #7
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	6959      	ldr	r1, [r3, #20]
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	4413      	add	r3, r2
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	4a26      	ldr	r2, [pc, #152]	@ (8005c0c <xTaskPriorityInherit+0xe4>)
 8005b74:	4413      	add	r3, r2
 8005b76:	4299      	cmp	r1, r3
 8005b78:	d12f      	bne.n	8005bda <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	3304      	adds	r3, #4
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7fe fe0f 	bl	80047a2 <uxListRemove>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10a      	bne.n	8005ba0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8e:	2201      	movs	r2, #1
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	43da      	mvns	r2, r3
 8005b96:	4b1e      	ldr	r3, [pc, #120]	@ (8005c10 <xTaskPriorityInherit+0xe8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005c10 <xTaskPriorityInherit+0xe8>)
 8005b9e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ba0:	4b19      	ldr	r3, [pc, #100]	@ (8005c08 <xTaskPriorityInherit+0xe0>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bae:	2201      	movs	r2, #1
 8005bb0:	409a      	lsls	r2, r3
 8005bb2:	4b17      	ldr	r3, [pc, #92]	@ (8005c10 <xTaskPriorityInherit+0xe8>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	4a15      	ldr	r2, [pc, #84]	@ (8005c10 <xTaskPriorityInherit+0xe8>)
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	4a10      	ldr	r2, [pc, #64]	@ (8005c0c <xTaskPriorityInherit+0xe4>)
 8005bca:	441a      	add	r2, r3
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	f7fe fd88 	bl	80046e8 <vListInsertEnd>
 8005bd8:	e004      	b.n	8005be4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005bda:	4b0b      	ldr	r3, [pc, #44]	@ (8005c08 <xTaskPriorityInherit+0xe0>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005be4:	2301      	movs	r3, #1
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	e008      	b.n	8005bfc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bee:	4b06      	ldr	r3, [pc, #24]	@ (8005c08 <xTaskPriorityInherit+0xe0>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d201      	bcs.n	8005bfc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
	}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	2000048c 	.word	0x2000048c
 8005c0c:	20000490 	.word	0x20000490
 8005c10:	20000594 	.word	0x20000594

08005c14 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005c22:	2301      	movs	r3, #1
 8005c24:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d079      	beq.n	8005d20 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10b      	bne.n	8005c4c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c38:	f383 8811 	msr	BASEPRI, r3
 8005c3c:	f3bf 8f6f 	isb	sy
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	60fb      	str	r3, [r7, #12]
}
 8005c46:	bf00      	nop
 8005c48:	bf00      	nop
 8005c4a:	e7fd      	b.n	8005c48 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d902      	bls.n	8005c5c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	61fb      	str	r3, [r7, #28]
 8005c5a:	e002      	b.n	8005c62 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c60:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c66:	69fa      	ldr	r2, [r7, #28]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d059      	beq.n	8005d20 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d154      	bne.n	8005d20 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005c76:	4b2c      	ldr	r3, [pc, #176]	@ (8005d28 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69ba      	ldr	r2, [r7, #24]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d10b      	bne.n	8005c98 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c84:	f383 8811 	msr	BASEPRI, r3
 8005c88:	f3bf 8f6f 	isb	sy
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	60bb      	str	r3, [r7, #8]
}
 8005c92:	bf00      	nop
 8005c94:	bf00      	nop
 8005c96:	e7fd      	b.n	8005c94 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	69fa      	ldr	r2, [r7, #28]
 8005ca2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	db04      	blt.n	8005cb6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	f1c3 0207 	rsb	r2, r3, #7
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	6959      	ldr	r1, [r3, #20]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	4a19      	ldr	r2, [pc, #100]	@ (8005d2c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005cc6:	4413      	add	r3, r2
 8005cc8:	4299      	cmp	r1, r3
 8005cca:	d129      	bne.n	8005d20 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	3304      	adds	r3, #4
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fe fd66 	bl	80047a2 <uxListRemove>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10a      	bne.n	8005cf2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce6:	43da      	mvns	r2, r3
 8005ce8:	4b11      	ldr	r3, [pc, #68]	@ (8005d30 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4013      	ands	r3, r2
 8005cee:	4a10      	ldr	r2, [pc, #64]	@ (8005d30 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005cf0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	409a      	lsls	r2, r3
 8005cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005d30 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	4a0b      	ldr	r2, [pc, #44]	@ (8005d30 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005d02:	6013      	str	r3, [r2, #0]
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	4a06      	ldr	r2, [pc, #24]	@ (8005d2c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005d12:	441a      	add	r2, r3
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	3304      	adds	r3, #4
 8005d18:	4619      	mov	r1, r3
 8005d1a:	4610      	mov	r0, r2
 8005d1c:	f7fe fce4 	bl	80046e8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d20:	bf00      	nop
 8005d22:	3720      	adds	r7, #32
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	2000048c 	.word	0x2000048c
 8005d2c:	20000490 	.word	0x20000490
 8005d30:	20000594 	.word	0x20000594

08005d34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005d38:	4b07      	ldr	r3, [pc, #28]	@ (8005d58 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d004      	beq.n	8005d4a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005d40:	4b05      	ldr	r3, [pc, #20]	@ (8005d58 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d46:	3201      	adds	r2, #1
 8005d48:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005d4a:	4b03      	ldr	r3, [pc, #12]	@ (8005d58 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
	}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	2000048c 	.word	0x2000048c

08005d5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005d66:	4b29      	ldr	r3, [pc, #164]	@ (8005e0c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d6c:	4b28      	ldr	r3, [pc, #160]	@ (8005e10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	3304      	adds	r3, #4
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fe fd15 	bl	80047a2 <uxListRemove>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10b      	bne.n	8005d96 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005d7e:	4b24      	ldr	r3, [pc, #144]	@ (8005e10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d84:	2201      	movs	r2, #1
 8005d86:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8a:	43da      	mvns	r2, r3
 8005d8c:	4b21      	ldr	r3, [pc, #132]	@ (8005e14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4013      	ands	r3, r2
 8005d92:	4a20      	ldr	r2, [pc, #128]	@ (8005e14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005d94:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9c:	d10a      	bne.n	8005db4 <prvAddCurrentTaskToDelayedList+0x58>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d007      	beq.n	8005db4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005da4:	4b1a      	ldr	r3, [pc, #104]	@ (8005e10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3304      	adds	r3, #4
 8005daa:	4619      	mov	r1, r3
 8005dac:	481a      	ldr	r0, [pc, #104]	@ (8005e18 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005dae:	f7fe fc9b 	bl	80046e8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005db2:	e026      	b.n	8005e02 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4413      	add	r3, r2
 8005dba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005dbc:	4b14      	ldr	r3, [pc, #80]	@ (8005e10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d209      	bcs.n	8005de0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dcc:	4b13      	ldr	r3, [pc, #76]	@ (8005e1c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8005e10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4610      	mov	r0, r2
 8005dda:	f7fe fca9 	bl	8004730 <vListInsert>
}
 8005dde:	e010      	b.n	8005e02 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005de0:	4b0f      	ldr	r3, [pc, #60]	@ (8005e20 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	4b0a      	ldr	r3, [pc, #40]	@ (8005e10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4619      	mov	r1, r3
 8005dec:	4610      	mov	r0, r2
 8005dee:	f7fe fc9f 	bl	8004730 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005df2:	4b0c      	ldr	r3, [pc, #48]	@ (8005e24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d202      	bcs.n	8005e02 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005dfc:	4a09      	ldr	r2, [pc, #36]	@ (8005e24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	6013      	str	r3, [r2, #0]
}
 8005e02:	bf00      	nop
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	20000590 	.word	0x20000590
 8005e10:	2000048c 	.word	0x2000048c
 8005e14:	20000594 	.word	0x20000594
 8005e18:	20000578 	.word	0x20000578
 8005e1c:	20000548 	.word	0x20000548
 8005e20:	20000544 	.word	0x20000544
 8005e24:	200005ac 	.word	0x200005ac

08005e28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	3b04      	subs	r3, #4
 8005e38:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005e40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3b04      	subs	r3, #4
 8005e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f023 0201 	bic.w	r2, r3, #1
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	3b04      	subs	r3, #4
 8005e56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e58:	4a0c      	ldr	r2, [pc, #48]	@ (8005e8c <pxPortInitialiseStack+0x64>)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	3b14      	subs	r3, #20
 8005e62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	3b04      	subs	r3, #4
 8005e6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f06f 0202 	mvn.w	r2, #2
 8005e76:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3b20      	subs	r3, #32
 8005e7c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3714      	adds	r7, #20
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr
 8005e8c:	08005e91 	.word	0x08005e91

08005e90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005e96:	2300      	movs	r3, #0
 8005e98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005e9a:	4b13      	ldr	r3, [pc, #76]	@ (8005ee8 <prvTaskExitError+0x58>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea2:	d00b      	beq.n	8005ebc <prvTaskExitError+0x2c>
	__asm volatile
 8005ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea8:	f383 8811 	msr	BASEPRI, r3
 8005eac:	f3bf 8f6f 	isb	sy
 8005eb0:	f3bf 8f4f 	dsb	sy
 8005eb4:	60fb      	str	r3, [r7, #12]
}
 8005eb6:	bf00      	nop
 8005eb8:	bf00      	nop
 8005eba:	e7fd      	b.n	8005eb8 <prvTaskExitError+0x28>
	__asm volatile
 8005ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec0:	f383 8811 	msr	BASEPRI, r3
 8005ec4:	f3bf 8f6f 	isb	sy
 8005ec8:	f3bf 8f4f 	dsb	sy
 8005ecc:	60bb      	str	r3, [r7, #8]
}
 8005ece:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005ed0:	bf00      	nop
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d0fc      	beq.n	8005ed2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005ed8:	bf00      	nop
 8005eda:	bf00      	nop
 8005edc:	3714      	adds	r7, #20
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	2000000c 	.word	0x2000000c
 8005eec:	00000000 	.word	0x00000000

08005ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ef0:	4b07      	ldr	r3, [pc, #28]	@ (8005f10 <pxCurrentTCBConst2>)
 8005ef2:	6819      	ldr	r1, [r3, #0]
 8005ef4:	6808      	ldr	r0, [r1, #0]
 8005ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005efa:	f380 8809 	msr	PSP, r0
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f04f 0000 	mov.w	r0, #0
 8005f06:	f380 8811 	msr	BASEPRI, r0
 8005f0a:	4770      	bx	lr
 8005f0c:	f3af 8000 	nop.w

08005f10 <pxCurrentTCBConst2>:
 8005f10:	2000048c 	.word	0x2000048c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop

08005f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005f18:	4808      	ldr	r0, [pc, #32]	@ (8005f3c <prvPortStartFirstTask+0x24>)
 8005f1a:	6800      	ldr	r0, [r0, #0]
 8005f1c:	6800      	ldr	r0, [r0, #0]
 8005f1e:	f380 8808 	msr	MSP, r0
 8005f22:	f04f 0000 	mov.w	r0, #0
 8005f26:	f380 8814 	msr	CONTROL, r0
 8005f2a:	b662      	cpsie	i
 8005f2c:	b661      	cpsie	f
 8005f2e:	f3bf 8f4f 	dsb	sy
 8005f32:	f3bf 8f6f 	isb	sy
 8005f36:	df00      	svc	0
 8005f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005f3a:	bf00      	nop
 8005f3c:	e000ed08 	.word	0xe000ed08

08005f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005f46:	4b47      	ldr	r3, [pc, #284]	@ (8006064 <xPortStartScheduler+0x124>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a47      	ldr	r2, [pc, #284]	@ (8006068 <xPortStartScheduler+0x128>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d10b      	bne.n	8005f68 <xPortStartScheduler+0x28>
	__asm volatile
 8005f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f54:	f383 8811 	msr	BASEPRI, r3
 8005f58:	f3bf 8f6f 	isb	sy
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	60fb      	str	r3, [r7, #12]
}
 8005f62:	bf00      	nop
 8005f64:	bf00      	nop
 8005f66:	e7fd      	b.n	8005f64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005f68:	4b3e      	ldr	r3, [pc, #248]	@ (8006064 <xPortStartScheduler+0x124>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800606c <xPortStartScheduler+0x12c>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d10b      	bne.n	8005f8a <xPortStartScheduler+0x4a>
	__asm volatile
 8005f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f76:	f383 8811 	msr	BASEPRI, r3
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	f3bf 8f4f 	dsb	sy
 8005f82:	613b      	str	r3, [r7, #16]
}
 8005f84:	bf00      	nop
 8005f86:	bf00      	nop
 8005f88:	e7fd      	b.n	8005f86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005f8a:	4b39      	ldr	r3, [pc, #228]	@ (8006070 <xPortStartScheduler+0x130>)
 8005f8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	22ff      	movs	r2, #255	@ 0xff
 8005f9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005fa4:	78fb      	ldrb	r3, [r7, #3]
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	4b31      	ldr	r3, [pc, #196]	@ (8006074 <xPortStartScheduler+0x134>)
 8005fb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005fb2:	4b31      	ldr	r3, [pc, #196]	@ (8006078 <xPortStartScheduler+0x138>)
 8005fb4:	2207      	movs	r2, #7
 8005fb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005fb8:	e009      	b.n	8005fce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005fba:	4b2f      	ldr	r3, [pc, #188]	@ (8006078 <xPortStartScheduler+0x138>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8006078 <xPortStartScheduler+0x138>)
 8005fc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005fc4:	78fb      	ldrb	r3, [r7, #3]
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005fce:	78fb      	ldrb	r3, [r7, #3]
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fd6:	2b80      	cmp	r3, #128	@ 0x80
 8005fd8:	d0ef      	beq.n	8005fba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005fda:	4b27      	ldr	r3, [pc, #156]	@ (8006078 <xPortStartScheduler+0x138>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f1c3 0307 	rsb	r3, r3, #7
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d00b      	beq.n	8005ffe <xPortStartScheduler+0xbe>
	__asm volatile
 8005fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fea:	f383 8811 	msr	BASEPRI, r3
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	60bb      	str	r3, [r7, #8]
}
 8005ff8:	bf00      	nop
 8005ffa:	bf00      	nop
 8005ffc:	e7fd      	b.n	8005ffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8006078 <xPortStartScheduler+0x138>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	021b      	lsls	r3, r3, #8
 8006004:	4a1c      	ldr	r2, [pc, #112]	@ (8006078 <xPortStartScheduler+0x138>)
 8006006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006008:	4b1b      	ldr	r3, [pc, #108]	@ (8006078 <xPortStartScheduler+0x138>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006010:	4a19      	ldr	r2, [pc, #100]	@ (8006078 <xPortStartScheduler+0x138>)
 8006012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	b2da      	uxtb	r2, r3
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800601c:	4b17      	ldr	r3, [pc, #92]	@ (800607c <xPortStartScheduler+0x13c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a16      	ldr	r2, [pc, #88]	@ (800607c <xPortStartScheduler+0x13c>)
 8006022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006028:	4b14      	ldr	r3, [pc, #80]	@ (800607c <xPortStartScheduler+0x13c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a13      	ldr	r2, [pc, #76]	@ (800607c <xPortStartScheduler+0x13c>)
 800602e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006034:	f000 f8da 	bl	80061ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006038:	4b11      	ldr	r3, [pc, #68]	@ (8006080 <xPortStartScheduler+0x140>)
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800603e:	f000 f8f9 	bl	8006234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006042:	4b10      	ldr	r3, [pc, #64]	@ (8006084 <xPortStartScheduler+0x144>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a0f      	ldr	r2, [pc, #60]	@ (8006084 <xPortStartScheduler+0x144>)
 8006048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800604c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800604e:	f7ff ff63 	bl	8005f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006052:	f7ff fafb 	bl	800564c <vTaskSwitchContext>
	prvTaskExitError();
 8006056:	f7ff ff1b 	bl	8005e90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3718      	adds	r7, #24
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	e000ed00 	.word	0xe000ed00
 8006068:	410fc271 	.word	0x410fc271
 800606c:	410fc270 	.word	0x410fc270
 8006070:	e000e400 	.word	0xe000e400
 8006074:	200005b8 	.word	0x200005b8
 8006078:	200005bc 	.word	0x200005bc
 800607c:	e000ed20 	.word	0xe000ed20
 8006080:	2000000c 	.word	0x2000000c
 8006084:	e000ef34 	.word	0xe000ef34

08006088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
	__asm volatile
 800608e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	607b      	str	r3, [r7, #4]
}
 80060a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80060a2:	4b10      	ldr	r3, [pc, #64]	@ (80060e4 <vPortEnterCritical+0x5c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3301      	adds	r3, #1
 80060a8:	4a0e      	ldr	r2, [pc, #56]	@ (80060e4 <vPortEnterCritical+0x5c>)
 80060aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80060ac:	4b0d      	ldr	r3, [pc, #52]	@ (80060e4 <vPortEnterCritical+0x5c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d110      	bne.n	80060d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80060b4:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <vPortEnterCritical+0x60>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00b      	beq.n	80060d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80060be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c2:	f383 8811 	msr	BASEPRI, r3
 80060c6:	f3bf 8f6f 	isb	sy
 80060ca:	f3bf 8f4f 	dsb	sy
 80060ce:	603b      	str	r3, [r7, #0]
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	e7fd      	b.n	80060d2 <vPortEnterCritical+0x4a>
	}
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	2000000c 	.word	0x2000000c
 80060e8:	e000ed04 	.word	0xe000ed04

080060ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80060f2:	4b12      	ldr	r3, [pc, #72]	@ (800613c <vPortExitCritical+0x50>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d10b      	bne.n	8006112 <vPortExitCritical+0x26>
	__asm volatile
 80060fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	607b      	str	r3, [r7, #4]
}
 800610c:	bf00      	nop
 800610e:	bf00      	nop
 8006110:	e7fd      	b.n	800610e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006112:	4b0a      	ldr	r3, [pc, #40]	@ (800613c <vPortExitCritical+0x50>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	3b01      	subs	r3, #1
 8006118:	4a08      	ldr	r2, [pc, #32]	@ (800613c <vPortExitCritical+0x50>)
 800611a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800611c:	4b07      	ldr	r3, [pc, #28]	@ (800613c <vPortExitCritical+0x50>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d105      	bne.n	8006130 <vPortExitCritical+0x44>
 8006124:	2300      	movs	r3, #0
 8006126:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	f383 8811 	msr	BASEPRI, r3
}
 800612e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr
 800613c:	2000000c 	.word	0x2000000c

08006140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006140:	f3ef 8009 	mrs	r0, PSP
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	4b15      	ldr	r3, [pc, #84]	@ (80061a0 <pxCurrentTCBConst>)
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	f01e 0f10 	tst.w	lr, #16
 8006150:	bf08      	it	eq
 8006152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800615a:	6010      	str	r0, [r2, #0]
 800615c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006164:	f380 8811 	msr	BASEPRI, r0
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f7ff fa6c 	bl	800564c <vTaskSwitchContext>
 8006174:	f04f 0000 	mov.w	r0, #0
 8006178:	f380 8811 	msr	BASEPRI, r0
 800617c:	bc09      	pop	{r0, r3}
 800617e:	6819      	ldr	r1, [r3, #0]
 8006180:	6808      	ldr	r0, [r1, #0]
 8006182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006186:	f01e 0f10 	tst.w	lr, #16
 800618a:	bf08      	it	eq
 800618c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006190:	f380 8809 	msr	PSP, r0
 8006194:	f3bf 8f6f 	isb	sy
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	f3af 8000 	nop.w

080061a0 <pxCurrentTCBConst>:
 80061a0:	2000048c 	.word	0x2000048c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop

080061a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	607b      	str	r3, [r7, #4]
}
 80061c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80061c2:	f7ff f989 	bl	80054d8 <xTaskIncrementTick>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80061cc:	4b06      	ldr	r3, [pc, #24]	@ (80061e8 <xPortSysTickHandler+0x40>)
 80061ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	2300      	movs	r3, #0
 80061d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	f383 8811 	msr	BASEPRI, r3
}
 80061de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80061e0:	bf00      	nop
 80061e2:	3708      	adds	r7, #8
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}
 80061e8:	e000ed04 	.word	0xe000ed04

080061ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80061f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <vPortSetupTimerInterrupt+0x34>)
 80061f2:	2200      	movs	r2, #0
 80061f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80061f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006224 <vPortSetupTimerInterrupt+0x38>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80061fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006228 <vPortSetupTimerInterrupt+0x3c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a0a      	ldr	r2, [pc, #40]	@ (800622c <vPortSetupTimerInterrupt+0x40>)
 8006202:	fba2 2303 	umull	r2, r3, r2, r3
 8006206:	099b      	lsrs	r3, r3, #6
 8006208:	4a09      	ldr	r2, [pc, #36]	@ (8006230 <vPortSetupTimerInterrupt+0x44>)
 800620a:	3b01      	subs	r3, #1
 800620c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800620e:	4b04      	ldr	r3, [pc, #16]	@ (8006220 <vPortSetupTimerInterrupt+0x34>)
 8006210:	2207      	movs	r2, #7
 8006212:	601a      	str	r2, [r3, #0]
}
 8006214:	bf00      	nop
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	e000e010 	.word	0xe000e010
 8006224:	e000e018 	.word	0xe000e018
 8006228:	20000000 	.word	0x20000000
 800622c:	10624dd3 	.word	0x10624dd3
 8006230:	e000e014 	.word	0xe000e014

08006234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006244 <vPortEnableVFP+0x10>
 8006238:	6801      	ldr	r1, [r0, #0]
 800623a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800623e:	6001      	str	r1, [r0, #0]
 8006240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006242:	bf00      	nop
 8006244:	e000ed88 	.word	0xe000ed88

08006248 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800624e:	f3ef 8305 	mrs	r3, IPSR
 8006252:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2b0f      	cmp	r3, #15
 8006258:	d915      	bls.n	8006286 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800625a:	4a18      	ldr	r2, [pc, #96]	@ (80062bc <vPortValidateInterruptPriority+0x74>)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	4413      	add	r3, r2
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006264:	4b16      	ldr	r3, [pc, #88]	@ (80062c0 <vPortValidateInterruptPriority+0x78>)
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	7afa      	ldrb	r2, [r7, #11]
 800626a:	429a      	cmp	r2, r3
 800626c:	d20b      	bcs.n	8006286 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800626e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	607b      	str	r3, [r7, #4]
}
 8006280:	bf00      	nop
 8006282:	bf00      	nop
 8006284:	e7fd      	b.n	8006282 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006286:	4b0f      	ldr	r3, [pc, #60]	@ (80062c4 <vPortValidateInterruptPriority+0x7c>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800628e:	4b0e      	ldr	r3, [pc, #56]	@ (80062c8 <vPortValidateInterruptPriority+0x80>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	429a      	cmp	r2, r3
 8006294:	d90b      	bls.n	80062ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629a:	f383 8811 	msr	BASEPRI, r3
 800629e:	f3bf 8f6f 	isb	sy
 80062a2:	f3bf 8f4f 	dsb	sy
 80062a6:	603b      	str	r3, [r7, #0]
}
 80062a8:	bf00      	nop
 80062aa:	bf00      	nop
 80062ac:	e7fd      	b.n	80062aa <vPortValidateInterruptPriority+0x62>
	}
 80062ae:	bf00      	nop
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	e000e3f0 	.word	0xe000e3f0
 80062c0:	200005b8 	.word	0x200005b8
 80062c4:	e000ed0c 	.word	0xe000ed0c
 80062c8:	200005bc 	.word	0x200005bc

080062cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b08a      	sub	sp, #40	@ 0x28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80062d8:	f7ff f852 	bl	8005380 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80062dc:	4b5c      	ldr	r3, [pc, #368]	@ (8006450 <pvPortMalloc+0x184>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d101      	bne.n	80062e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80062e4:	f000 f924 	bl	8006530 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80062e8:	4b5a      	ldr	r3, [pc, #360]	@ (8006454 <pvPortMalloc+0x188>)
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4013      	ands	r3, r2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f040 8095 	bne.w	8006420 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d01e      	beq.n	800633a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80062fc:	2208      	movs	r2, #8
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4413      	add	r3, r2
 8006302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f003 0307 	and.w	r3, r3, #7
 800630a:	2b00      	cmp	r3, #0
 800630c:	d015      	beq.n	800633a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f023 0307 	bic.w	r3, r3, #7
 8006314:	3308      	adds	r3, #8
 8006316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f003 0307 	and.w	r3, r3, #7
 800631e:	2b00      	cmp	r3, #0
 8006320:	d00b      	beq.n	800633a <pvPortMalloc+0x6e>
	__asm volatile
 8006322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006326:	f383 8811 	msr	BASEPRI, r3
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	617b      	str	r3, [r7, #20]
}
 8006334:	bf00      	nop
 8006336:	bf00      	nop
 8006338:	e7fd      	b.n	8006336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d06f      	beq.n	8006420 <pvPortMalloc+0x154>
 8006340:	4b45      	ldr	r3, [pc, #276]	@ (8006458 <pvPortMalloc+0x18c>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	429a      	cmp	r2, r3
 8006348:	d86a      	bhi.n	8006420 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800634a:	4b44      	ldr	r3, [pc, #272]	@ (800645c <pvPortMalloc+0x190>)
 800634c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800634e:	4b43      	ldr	r3, [pc, #268]	@ (800645c <pvPortMalloc+0x190>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006354:	e004      	b.n	8006360 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	429a      	cmp	r2, r3
 8006368:	d903      	bls.n	8006372 <pvPortMalloc+0xa6>
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1f1      	bne.n	8006356 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006372:	4b37      	ldr	r3, [pc, #220]	@ (8006450 <pvPortMalloc+0x184>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006378:	429a      	cmp	r2, r3
 800637a:	d051      	beq.n	8006420 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2208      	movs	r2, #8
 8006382:	4413      	add	r3, r2
 8006384:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800638e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	1ad2      	subs	r2, r2, r3
 8006396:	2308      	movs	r3, #8
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	429a      	cmp	r2, r3
 800639c:	d920      	bls.n	80063e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800639e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4413      	add	r3, r2
 80063a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	f003 0307 	and.w	r3, r3, #7
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00b      	beq.n	80063c8 <pvPortMalloc+0xfc>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	613b      	str	r3, [r7, #16]
}
 80063c2:	bf00      	nop
 80063c4:	bf00      	nop
 80063c6:	e7fd      	b.n	80063c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80063c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	1ad2      	subs	r2, r2, r3
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80063d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80063da:	69b8      	ldr	r0, [r7, #24]
 80063dc:	f000 f90a 	bl	80065f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80063e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006458 <pvPortMalloc+0x18c>)
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006458 <pvPortMalloc+0x18c>)
 80063ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80063ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006458 <pvPortMalloc+0x18c>)
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006460 <pvPortMalloc+0x194>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d203      	bcs.n	8006402 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80063fa:	4b17      	ldr	r3, [pc, #92]	@ (8006458 <pvPortMalloc+0x18c>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a18      	ldr	r2, [pc, #96]	@ (8006460 <pvPortMalloc+0x194>)
 8006400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006404:	685a      	ldr	r2, [r3, #4]
 8006406:	4b13      	ldr	r3, [pc, #76]	@ (8006454 <pvPortMalloc+0x188>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	431a      	orrs	r2, r3
 800640c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006416:	4b13      	ldr	r3, [pc, #76]	@ (8006464 <pvPortMalloc+0x198>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	3301      	adds	r3, #1
 800641c:	4a11      	ldr	r2, [pc, #68]	@ (8006464 <pvPortMalloc+0x198>)
 800641e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006420:	f7fe ffbc 	bl	800539c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006424:	69fb      	ldr	r3, [r7, #28]
 8006426:	f003 0307 	and.w	r3, r3, #7
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00b      	beq.n	8006446 <pvPortMalloc+0x17a>
	__asm volatile
 800642e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006432:	f383 8811 	msr	BASEPRI, r3
 8006436:	f3bf 8f6f 	isb	sy
 800643a:	f3bf 8f4f 	dsb	sy
 800643e:	60fb      	str	r3, [r7, #12]
}
 8006440:	bf00      	nop
 8006442:	bf00      	nop
 8006444:	e7fd      	b.n	8006442 <pvPortMalloc+0x176>
	return pvReturn;
 8006446:	69fb      	ldr	r3, [r7, #28]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3728      	adds	r7, #40	@ 0x28
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	20001180 	.word	0x20001180
 8006454:	20001194 	.word	0x20001194
 8006458:	20001184 	.word	0x20001184
 800645c:	20001178 	.word	0x20001178
 8006460:	20001188 	.word	0x20001188
 8006464:	2000118c 	.word	0x2000118c

08006468 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d04f      	beq.n	800651a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800647a:	2308      	movs	r3, #8
 800647c:	425b      	negs	r3, r3
 800647e:	697a      	ldr	r2, [r7, #20]
 8006480:	4413      	add	r3, r2
 8006482:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	4b25      	ldr	r3, [pc, #148]	@ (8006524 <vPortFree+0xbc>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4013      	ands	r3, r2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10b      	bne.n	80064ae <vPortFree+0x46>
	__asm volatile
 8006496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649a:	f383 8811 	msr	BASEPRI, r3
 800649e:	f3bf 8f6f 	isb	sy
 80064a2:	f3bf 8f4f 	dsb	sy
 80064a6:	60fb      	str	r3, [r7, #12]
}
 80064a8:	bf00      	nop
 80064aa:	bf00      	nop
 80064ac:	e7fd      	b.n	80064aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00b      	beq.n	80064ce <vPortFree+0x66>
	__asm volatile
 80064b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	60bb      	str	r3, [r7, #8]
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	e7fd      	b.n	80064ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	685a      	ldr	r2, [r3, #4]
 80064d2:	4b14      	ldr	r3, [pc, #80]	@ (8006524 <vPortFree+0xbc>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4013      	ands	r3, r2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d01e      	beq.n	800651a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d11a      	bne.n	800651a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	4b0e      	ldr	r3, [pc, #56]	@ (8006524 <vPortFree+0xbc>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	43db      	mvns	r3, r3
 80064ee:	401a      	ands	r2, r3
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80064f4:	f7fe ff44 	bl	8005380 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006528 <vPortFree+0xc0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4413      	add	r3, r2
 8006502:	4a09      	ldr	r2, [pc, #36]	@ (8006528 <vPortFree+0xc0>)
 8006504:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006506:	6938      	ldr	r0, [r7, #16]
 8006508:	f000 f874 	bl	80065f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800650c:	4b07      	ldr	r3, [pc, #28]	@ (800652c <vPortFree+0xc4>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	3301      	adds	r3, #1
 8006512:	4a06      	ldr	r2, [pc, #24]	@ (800652c <vPortFree+0xc4>)
 8006514:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006516:	f7fe ff41 	bl	800539c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800651a:	bf00      	nop
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	20001194 	.word	0x20001194
 8006528:	20001184 	.word	0x20001184
 800652c:	20001190 	.word	0x20001190

08006530 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006536:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800653a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800653c:	4b27      	ldr	r3, [pc, #156]	@ (80065dc <prvHeapInit+0xac>)
 800653e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00c      	beq.n	8006564 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	3307      	adds	r3, #7
 800654e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f023 0307 	bic.w	r3, r3, #7
 8006556:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006558:	68ba      	ldr	r2, [r7, #8]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	4a1f      	ldr	r2, [pc, #124]	@ (80065dc <prvHeapInit+0xac>)
 8006560:	4413      	add	r3, r2
 8006562:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006568:	4a1d      	ldr	r2, [pc, #116]	@ (80065e0 <prvHeapInit+0xb0>)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800656e:	4b1c      	ldr	r3, [pc, #112]	@ (80065e0 <prvHeapInit+0xb0>)
 8006570:	2200      	movs	r2, #0
 8006572:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	68ba      	ldr	r2, [r7, #8]
 8006578:	4413      	add	r3, r2
 800657a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800657c:	2208      	movs	r2, #8
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	1a9b      	subs	r3, r3, r2
 8006582:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f023 0307 	bic.w	r3, r3, #7
 800658a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	4a15      	ldr	r2, [pc, #84]	@ (80065e4 <prvHeapInit+0xb4>)
 8006590:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006592:	4b14      	ldr	r3, [pc, #80]	@ (80065e4 <prvHeapInit+0xb4>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2200      	movs	r2, #0
 8006598:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800659a:	4b12      	ldr	r3, [pc, #72]	@ (80065e4 <prvHeapInit+0xb4>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2200      	movs	r2, #0
 80065a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	1ad2      	subs	r2, r2, r3
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80065b0:	4b0c      	ldr	r3, [pc, #48]	@ (80065e4 <prvHeapInit+0xb4>)
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	4a0a      	ldr	r2, [pc, #40]	@ (80065e8 <prvHeapInit+0xb8>)
 80065be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	4a09      	ldr	r2, [pc, #36]	@ (80065ec <prvHeapInit+0xbc>)
 80065c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80065c8:	4b09      	ldr	r3, [pc, #36]	@ (80065f0 <prvHeapInit+0xc0>)
 80065ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80065ce:	601a      	str	r2, [r3, #0]
}
 80065d0:	bf00      	nop
 80065d2:	3714      	adds	r7, #20
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	200005c0 	.word	0x200005c0
 80065e0:	20001178 	.word	0x20001178
 80065e4:	20001180 	.word	0x20001180
 80065e8:	20001188 	.word	0x20001188
 80065ec:	20001184 	.word	0x20001184
 80065f0:	20001194 	.word	0x20001194

080065f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80065fc:	4b28      	ldr	r3, [pc, #160]	@ (80066a0 <prvInsertBlockIntoFreeList+0xac>)
 80065fe:	60fb      	str	r3, [r7, #12]
 8006600:	e002      	b.n	8006608 <prvInsertBlockIntoFreeList+0x14>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	429a      	cmp	r2, r3
 8006610:	d8f7      	bhi.n	8006602 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	4413      	add	r3, r2
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	429a      	cmp	r2, r3
 8006622:	d108      	bne.n	8006636 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	441a      	add	r2, r3
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	441a      	add	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	429a      	cmp	r2, r3
 8006648:	d118      	bne.n	800667c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	4b15      	ldr	r3, [pc, #84]	@ (80066a4 <prvInsertBlockIntoFreeList+0xb0>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	429a      	cmp	r2, r3
 8006654:	d00d      	beq.n	8006672 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685a      	ldr	r2, [r3, #4]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	441a      	add	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e008      	b.n	8006684 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006672:	4b0c      	ldr	r3, [pc, #48]	@ (80066a4 <prvInsertBlockIntoFreeList+0xb0>)
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	e003      	b.n	8006684 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	429a      	cmp	r2, r3
 800668a:	d002      	beq.n	8006692 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006692:	bf00      	nop
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	20001178 	.word	0x20001178
 80066a4:	20001180 	.word	0x20001180

080066a8 <uart_read>:
#include "gpio.h"

static h_shell_t *shell_instance = NULL;

// Fonction de lecture UART avec attente sur sémaphore
static char uart_read(h_shell_t *shell) {
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
    // Attendre que le callback donne le sémaphore
    xSemaphoreTake(shell->sem_uart_rx, portMAX_DELAY);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b4:	f04f 31ff 	mov.w	r1, #4294967295
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7fe f9f1 	bl	8004aa0 <xQueueSemaphoreTake>
    return shell->received_char;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <shell_uart_write>:

// Fonction d'écriture UART
int shell_uart_write(char *s, uint16_t size) {
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	460b      	mov	r3, r1
 80066d6:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 80066d8:	887a      	ldrh	r2, [r7, #2]
 80066da:	f04f 33ff 	mov.w	r3, #4294967295
 80066de:	6879      	ldr	r1, [r7, #4]
 80066e0:	4803      	ldr	r0, [pc, #12]	@ (80066f0 <shell_uart_write+0x24>)
 80066e2:	f7fc fbba 	bl	8002e5a <HAL_UART_Transmit>
    return size;
 80066e6:	887b      	ldrh	r3, [r7, #2]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3708      	adds	r7, #8
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	20000400 	.word	0x20000400

080066f4 <sh_help>:

// Fonction help
static int sh_help(h_shell_t *shell, int argc, char **argv) {
 80066f4:	b590      	push	{r4, r7, lr}
 80066f6:	b089      	sub	sp, #36	@ 0x24
 80066f8:	af02      	add	r7, sp, #8
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < shell->shell_func_list_size; i++) {
 8006700:	2300      	movs	r3, #0
 8006702:	617b      	str	r3, [r7, #20]
 8006704:	e027      	b.n	8006756 <sh_help+0x62>
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f103 0008 	add.w	r0, r3, #8
                            shell->shell_func_list[i].c,
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6859      	ldr	r1, [r3, #4]
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4613      	mov	r3, r2
 8006714:	005b      	lsls	r3, r3, #1
 8006716:	4413      	add	r3, r2
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	440b      	add	r3, r1
 800671c:	781b      	ldrb	r3, [r3, #0]
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800671e:	461c      	mov	r4, r3
                            shell->shell_func_list[i].description);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6859      	ldr	r1, [r3, #4]
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	4613      	mov	r3, r2
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	4413      	add	r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	440b      	add	r3, r1
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	9300      	str	r3, [sp, #0]
 8006734:	4623      	mov	r3, r4
 8006736:	4a0d      	ldr	r2, [pc, #52]	@ (800676c <sh_help+0x78>)
 8006738:	2128      	movs	r1, #40	@ 0x28
 800673a:	f000 fc1d 	bl	8006f78 <sniprintf>
 800673e:	6138      	str	r0, [r7, #16]
        shell_uart_write(shell->print_buffer, size);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	3308      	adds	r3, #8
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	b292      	uxth	r2, r2
 8006748:	4611      	mov	r1, r2
 800674a:	4618      	mov	r0, r3
 800674c:	f7ff ffbe 	bl	80066cc <shell_uart_write>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	3301      	adds	r3, #1
 8006754:	617b      	str	r3, [r7, #20]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	429a      	cmp	r2, r3
 800675e:	dbd2      	blt.n	8006706 <sh_help+0x12>
    }
    return 0;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	bd90      	pop	{r4, r7, pc}
 800676a:	bf00      	nop
 800676c:	08007ddc 	.word	0x08007ddc

08006770 <shell_uart_rx_callback>:

// Callback appelé depuis l'interruption UART
void shell_uart_rx_callback(void) {
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
    BaseType_t higher_priority_task_woken = pdFALSE;
 8006776:	2300      	movs	r3, #0
 8006778:	607b      	str	r3, [r7, #4]

    if (shell_instance != NULL) {
 800677a:	4b0d      	ldr	r3, [pc, #52]	@ (80067b0 <shell_uart_rx_callback+0x40>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d012      	beq.n	80067a8 <shell_uart_rx_callback+0x38>
        // Donner le sémaphore pour débloquer la tâche shell
        xSemaphoreGiveFromISR(shell_instance->sem_uart_rx, &higher_priority_task_woken);
 8006782:	4b0b      	ldr	r3, [pc, #44]	@ (80067b0 <shell_uart_rx_callback+0x40>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006788:	1d3a      	adds	r2, r7, #4
 800678a:	4611      	mov	r1, r2
 800678c:	4618      	mov	r0, r3
 800678e:	f7fe f8f7 	bl	8004980 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(higher_priority_task_woken);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d007      	beq.n	80067a8 <shell_uart_rx_callback+0x38>
 8006798:	4b06      	ldr	r3, [pc, #24]	@ (80067b4 <shell_uart_rx_callback+0x44>)
 800679a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	f3bf 8f6f 	isb	sy
    }
}
 80067a8:	bf00      	nop
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	20001198 	.word	0x20001198
 80067b4:	e000ed04 	.word	0xe000ed04

080067b8 <shell_init>:

// Initialisation du shell
void shell_init(h_shell_t *shell) {
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
    shell_instance = shell;
 80067c0:	4a21      	ldr	r2, [pc, #132]	@ (8006848 <shell_init+0x90>)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6013      	str	r3, [r2, #0]

    // Allocation dynamique de la liste des fonctions
    shell->shell_func_list = (struct shell_func_t *)malloc(sizeof(struct shell_func_t) * SHELL_FUNC_LIST_MAX_SIZE);
 80067c6:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80067ca:	f000 f97b 	bl	8006ac4 <malloc>
 80067ce:	4603      	mov	r3, r0
 80067d0:	461a      	mov	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	605a      	str	r2, [r3, #4]
    if (shell->shell_func_list == NULL) {
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <shell_init+0x2a>
        while (1); // Erreur critique
 80067de:	bf00      	nop
 80067e0:	e7fd      	b.n	80067de <shell_init+0x26>
    }
    shell->shell_func_list_size = 0;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]

    // Création du sémaphore binaire
    shell->sem_uart_rx = xSemaphoreCreateBinary();
 80067e8:	2203      	movs	r2, #3
 80067ea:	2100      	movs	r1, #0
 80067ec:	2001      	movs	r0, #1
 80067ee:	f7fe f86d 	bl	80048cc <xQueueGenericCreate>
 80067f2:	4602      	mov	r2, r0
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	659a      	str	r2, [r3, #88]	@ 0x58
    if (shell->sem_uart_rx == NULL) {
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d101      	bne.n	8006804 <shell_init+0x4c>
        while (1); // Erreur critique
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <shell_init+0x48>
    }

    // Message de bienvenue
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3308      	adds	r3, #8
 8006808:	4a10      	ldr	r2, [pc, #64]	@ (800684c <shell_init+0x94>)
 800680a:	2128      	movs	r1, #40	@ 0x28
 800680c:	4618      	mov	r0, r3
 800680e:	f000 fbb3 	bl	8006f78 <sniprintf>
 8006812:	60f8      	str	r0, [r7, #12]
    shell_uart_write(shell->print_buffer, size);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	3308      	adds	r3, #8
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	b292      	uxth	r2, r2
 800681c:	4611      	mov	r1, r2
 800681e:	4618      	mov	r0, r3
 8006820:	f7ff ff54 	bl	80066cc <shell_uart_write>

    // Ajout de la commande help
    shell_add(shell, 'h', sh_help, "Help");
 8006824:	4b0a      	ldr	r3, [pc, #40]	@ (8006850 <shell_init+0x98>)
 8006826:	4a0b      	ldr	r2, [pc, #44]	@ (8006854 <shell_init+0x9c>)
 8006828:	2168      	movs	r1, #104	@ 0x68
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f816 	bl	800685c <shell_add>

    // Démarrer la première réception UART en interruption
    HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	335c      	adds	r3, #92	@ 0x5c
 8006834:	2201      	movs	r2, #1
 8006836:	4619      	mov	r1, r3
 8006838:	4807      	ldr	r0, [pc, #28]	@ (8006858 <shell_init+0xa0>)
 800683a:	f7fc fb97 	bl	8002f6c <HAL_UART_Receive_IT>
}
 800683e:	bf00      	nop
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	20001198 	.word	0x20001198
 800684c:	08007de8 	.word	0x08007de8
 8006850:	08007e10 	.word	0x08007e10
 8006854:	080066f5 	.word	0x080066f5
 8006858:	20000400 	.word	0x20000400

0800685c <shell_add>:

// Ajout d'une commande au shell
int shell_add(h_shell_t *shell, char c, int (*pfunc)(h_shell_t *shell, int argc, char **argv), char *description) {
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	607a      	str	r2, [r7, #4]
 8006866:	603b      	str	r3, [r7, #0]
 8006868:	460b      	mov	r3, r1
 800686a:	72fb      	strb	r3, [r7, #11]
    if (shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b3f      	cmp	r3, #63	@ 0x3f
 8006872:	dc2a      	bgt.n	80068ca <shell_add+0x6e>
        shell->shell_func_list[shell->shell_func_list_size].c = c;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4619      	mov	r1, r3
 800687e:	460b      	mov	r3, r1
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	440b      	add	r3, r1
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	4413      	add	r3, r2
 8006888:	7afa      	ldrb	r2, [r7, #11]
 800688a:	701a      	strb	r2, [r3, #0]
        shell->shell_func_list[shell->shell_func_list_size].func = pfunc;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	685a      	ldr	r2, [r3, #4]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4619      	mov	r1, r3
 8006896:	460b      	mov	r3, r1
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	440b      	add	r3, r1
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	4413      	add	r3, r2
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	605a      	str	r2, [r3, #4]
        shell->shell_func_list[shell->shell_func_list_size].description = description;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4619      	mov	r1, r3
 80068ae:	460b      	mov	r3, r1
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	440b      	add	r3, r1
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	4413      	add	r3, r2
 80068b8:	683a      	ldr	r2, [r7, #0]
 80068ba:	609a      	str	r2, [r3, #8]
        shell->shell_func_list_size++;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	1c5a      	adds	r2, r3, #1
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	601a      	str	r2, [r3, #0]
        return 0;
 80068c6:	2300      	movs	r3, #0
 80068c8:	e001      	b.n	80068ce <shell_add+0x72>
    }
    return -1;
 80068ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3714      	adds	r7, #20
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr
	...

080068dc <shell_exec>:

// Exécution d'une commande
static int shell_exec(h_shell_t *shell, char *buf) {
 80068dc:	b580      	push	{r7, lr}
 80068de:	b090      	sub	sp, #64	@ 0x40
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
    int i;
    char c = buf[0];
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    int argc;
    char *argv[ARGC_MAX];
    char *p;

    for (i = 0; i < shell->shell_func_list_size; i++) {
 80068ee:	2300      	movs	r3, #0
 80068f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068f2:	e041      	b.n	8006978 <shell_exec+0x9c>
        if (shell->shell_func_list[i].c == c) {
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6859      	ldr	r1, [r3, #4]
 80068f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068fa:	4613      	mov	r3, r2
 80068fc:	005b      	lsls	r3, r3, #1
 80068fe:	4413      	add	r3, r2
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	440b      	add	r3, r1
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800690a:	429a      	cmp	r2, r3
 800690c:	d131      	bne.n	8006972 <shell_exec+0x96>
            argc = 1;
 800690e:	2301      	movs	r3, #1
 8006910:	63bb      	str	r3, [r7, #56]	@ 0x38
            argv[0] = buf;
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	60fb      	str	r3, [r7, #12]

            // Parsing des arguments
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	637b      	str	r3, [r7, #52]	@ 0x34
 800691a:	e013      	b.n	8006944 <shell_exec+0x68>
                if (*p == ' ') {
 800691c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b20      	cmp	r3, #32
 8006922:	d10c      	bne.n	800693e <shell_exec+0x62>
                    *p = '\0';
 8006924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006926:	2200      	movs	r2, #0
 8006928:	701a      	strb	r2, [r3, #0]
                    argv[argc++] = p + 1;
 800692a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006930:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006932:	3201      	adds	r2, #1
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	3340      	adds	r3, #64	@ 0x40
 8006938:	443b      	add	r3, r7
 800693a:	f843 2c34 	str.w	r2, [r3, #-52]
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800693e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006940:	3301      	adds	r3, #1
 8006942:	637b      	str	r3, [r7, #52]	@ 0x34
 8006944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d002      	beq.n	8006952 <shell_exec+0x76>
 800694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694e:	2b07      	cmp	r3, #7
 8006950:	dde4      	ble.n	800691c <shell_exec+0x40>
                }
            }
            return shell->shell_func_list[i].func(shell, argc, argv);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6859      	ldr	r1, [r3, #4]
 8006956:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006958:	4613      	mov	r3, r2
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	4413      	add	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	440b      	add	r3, r1
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f107 020c 	add.w	r2, r7, #12
 8006968:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	4798      	blx	r3
 800696e:	4603      	mov	r3, r0
 8006970:	e01b      	b.n	80069aa <shell_exec+0xce>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 8006972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006974:	3301      	adds	r3, #1
 8006976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800697e:	429a      	cmp	r2, r3
 8006980:	dbb8      	blt.n	80068f4 <shell_exec+0x18>
        }
    }

    // Commande non trouvée
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f103 0008 	add.w	r0, r3, #8
 8006988:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800698c:	4a09      	ldr	r2, [pc, #36]	@ (80069b4 <shell_exec+0xd8>)
 800698e:	2128      	movs	r1, #40	@ 0x28
 8006990:	f000 faf2 	bl	8006f78 <sniprintf>
 8006994:	62f8      	str	r0, [r7, #44]	@ 0x2c
    shell_uart_write(shell->print_buffer, size);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	3308      	adds	r3, #8
 800699a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800699c:	b292      	uxth	r2, r2
 800699e:	4611      	mov	r1, r2
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7ff fe93 	bl	80066cc <shell_uart_write>
    return -1;
 80069a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3740      	adds	r7, #64	@ 0x40
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	08007e18 	.word	0x08007e18

080069b8 <shell_run>:

// Boucle principale du shell
int shell_run(h_shell_t *shell) {
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
    static char backspace[] = "\b \b";
    static char prompt[] = "> ";
    int reading = 0;
 80069c0:	2300      	movs	r3, #0
 80069c2:	617b      	str	r3, [r7, #20]
    int pos = 0;
 80069c4:	2300      	movs	r3, #0
 80069c6:	613b      	str	r3, [r7, #16]

    while (1) {
        shell_uart_write(prompt, 2);
 80069c8:	2102      	movs	r1, #2
 80069ca:	4838      	ldr	r0, [pc, #224]	@ (8006aac <shell_run+0xf4>)
 80069cc:	f7ff fe7e 	bl	80066cc <shell_uart_write>
        reading = 1;
 80069d0:	2301      	movs	r3, #1
 80069d2:	617b      	str	r3, [r7, #20]
        pos = 0;
 80069d4:	2300      	movs	r3, #0
 80069d6:	613b      	str	r3, [r7, #16]

        while (reading) {
 80069d8:	e063      	b.n	8006aa2 <shell_run+0xea>
            // Lecture d'un caractère (bloquant sur sémaphore)
            char c = uart_read(shell);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f7ff fe64 	bl	80066a8 <uart_read>
 80069e0:	4603      	mov	r3, r0
 80069e2:	72fb      	strb	r3, [r7, #11]

            // Relancer immédiatement la réception pour le prochain caractère
            HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	335c      	adds	r3, #92	@ 0x5c
 80069e8:	2201      	movs	r2, #1
 80069ea:	4619      	mov	r1, r3
 80069ec:	4830      	ldr	r0, [pc, #192]	@ (8006ab0 <shell_run+0xf8>)
 80069ee:	f7fc fabd 	bl	8002f6c <HAL_UART_Receive_IT>

            int size;

            switch (c) {
 80069f2:	7afb      	ldrb	r3, [r7, #11]
 80069f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80069f6:	d02d      	beq.n	8006a54 <shell_run+0x9c>
 80069f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80069fa:	dc36      	bgt.n	8006a6a <shell_run+0xb2>
 80069fc:	2b0d      	cmp	r3, #13
 80069fe:	d005      	beq.n	8006a0c <shell_run+0x54>
 8006a00:	2b0d      	cmp	r3, #13
 8006a02:	dc32      	bgt.n	8006a6a <shell_run+0xb2>
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d025      	beq.n	8006a54 <shell_run+0x9c>
 8006a08:	2b0a      	cmp	r3, #10
 8006a0a:	d12e      	bne.n	8006a6a <shell_run+0xb2>
            case '\r':
            case '\n':
                size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n");
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	3308      	adds	r3, #8
 8006a10:	4a28      	ldr	r2, [pc, #160]	@ (8006ab4 <shell_run+0xfc>)
 8006a12:	2128      	movs	r1, #40	@ 0x28
 8006a14:	4618      	mov	r0, r3
 8006a16:	f000 faaf 	bl	8006f78 <sniprintf>
 8006a1a:	60f8      	str	r0, [r7, #12]
                shell_uart_write(shell->print_buffer, size);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	3308      	adds	r3, #8
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	b292      	uxth	r2, r2
 8006a24:	4611      	mov	r1, r2
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7ff fe50 	bl	80066cc <shell_uart_write>
                shell->cmd_buffer[pos] = '\0';
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	4413      	add	r3, r2
 8006a32:	3330      	adds	r3, #48	@ 0x30
 8006a34:	2200      	movs	r2, #0
 8006a36:	701a      	strb	r2, [r3, #0]

                if (pos > 0) {
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	dd05      	ble.n	8006a4a <shell_run+0x92>
                    shell_exec(shell, shell->cmd_buffer);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	3330      	adds	r3, #48	@ 0x30
 8006a42:	4619      	mov	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f7ff ff49 	bl	80068dc <shell_exec>
                }

                reading = 0;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	617b      	str	r3, [r7, #20]
                pos = 0;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	613b      	str	r3, [r7, #16]
                break;
 8006a52:	e026      	b.n	8006aa2 <shell_run+0xea>

            case '\b':
            case 127: // DEL
                if (pos > 0) {
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	dd20      	ble.n	8006a9c <shell_run+0xe4>
                    pos--;
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	613b      	str	r3, [r7, #16]
                    shell_uart_write(backspace, 3);
 8006a60:	2103      	movs	r1, #3
 8006a62:	4815      	ldr	r0, [pc, #84]	@ (8006ab8 <shell_run+0x100>)
 8006a64:	f7ff fe32 	bl	80066cc <shell_uart_write>
                }
                break;
 8006a68:	e018      	b.n	8006a9c <shell_run+0xe4>

            default:
                if (pos < BUFFER_SIZE - 1 && c >= 32 && c <= 126) {
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	2b26      	cmp	r3, #38	@ 0x26
 8006a6e:	dc17      	bgt.n	8006aa0 <shell_run+0xe8>
 8006a70:	7afb      	ldrb	r3, [r7, #11]
 8006a72:	2b1f      	cmp	r3, #31
 8006a74:	d914      	bls.n	8006aa0 <shell_run+0xe8>
 8006a76:	7afb      	ldrb	r3, [r7, #11]
 8006a78:	2b7e      	cmp	r3, #126	@ 0x7e
 8006a7a:	d811      	bhi.n	8006aa0 <shell_run+0xe8>
                    shell_uart_write(&c, 1);
 8006a7c:	f107 030b 	add.w	r3, r7, #11
 8006a80:	2101      	movs	r1, #1
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7ff fe22 	bl	80066cc <shell_uart_write>
                    shell->cmd_buffer[pos++] = c;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	613a      	str	r2, [r7, #16]
 8006a8e:	7af9      	ldrb	r1, [r7, #11]
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	4413      	add	r3, r2
 8006a94:	460a      	mov	r2, r1
 8006a96:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                }
                break;
 8006a9a:	e001      	b.n	8006aa0 <shell_run+0xe8>
                break;
 8006a9c:	bf00      	nop
 8006a9e:	e000      	b.n	8006aa2 <shell_run+0xea>
                break;
 8006aa0:	bf00      	nop
        while (reading) {
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d198      	bne.n	80069da <shell_run+0x22>
        shell_uart_write(prompt, 2);
 8006aa8:	e78e      	b.n	80069c8 <shell_run+0x10>
 8006aaa:	bf00      	nop
 8006aac:	20000010 	.word	0x20000010
 8006ab0:	20000400 	.word	0x20000400
 8006ab4:	08007e30 	.word	0x08007e30
 8006ab8:	20000014 	.word	0x20000014

08006abc <atoi>:
 8006abc:	220a      	movs	r2, #10
 8006abe:	2100      	movs	r1, #0
 8006ac0:	f000 b930 	b.w	8006d24 <strtol>

08006ac4 <malloc>:
 8006ac4:	4b02      	ldr	r3, [pc, #8]	@ (8006ad0 <malloc+0xc>)
 8006ac6:	4601      	mov	r1, r0
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	f000 b825 	b.w	8006b18 <_malloc_r>
 8006ace:	bf00      	nop
 8006ad0:	20000024 	.word	0x20000024

08006ad4 <sbrk_aligned>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	4e0f      	ldr	r6, [pc, #60]	@ (8006b14 <sbrk_aligned+0x40>)
 8006ad8:	460c      	mov	r4, r1
 8006ada:	6831      	ldr	r1, [r6, #0]
 8006adc:	4605      	mov	r5, r0
 8006ade:	b911      	cbnz	r1, 8006ae6 <sbrk_aligned+0x12>
 8006ae0:	f000 fbf2 	bl	80072c8 <_sbrk_r>
 8006ae4:	6030      	str	r0, [r6, #0]
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	4628      	mov	r0, r5
 8006aea:	f000 fbed 	bl	80072c8 <_sbrk_r>
 8006aee:	1c43      	adds	r3, r0, #1
 8006af0:	d103      	bne.n	8006afa <sbrk_aligned+0x26>
 8006af2:	f04f 34ff 	mov.w	r4, #4294967295
 8006af6:	4620      	mov	r0, r4
 8006af8:	bd70      	pop	{r4, r5, r6, pc}
 8006afa:	1cc4      	adds	r4, r0, #3
 8006afc:	f024 0403 	bic.w	r4, r4, #3
 8006b00:	42a0      	cmp	r0, r4
 8006b02:	d0f8      	beq.n	8006af6 <sbrk_aligned+0x22>
 8006b04:	1a21      	subs	r1, r4, r0
 8006b06:	4628      	mov	r0, r5
 8006b08:	f000 fbde 	bl	80072c8 <_sbrk_r>
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d1f2      	bne.n	8006af6 <sbrk_aligned+0x22>
 8006b10:	e7ef      	b.n	8006af2 <sbrk_aligned+0x1e>
 8006b12:	bf00      	nop
 8006b14:	2000119c 	.word	0x2000119c

08006b18 <_malloc_r>:
 8006b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b1c:	1ccd      	adds	r5, r1, #3
 8006b1e:	f025 0503 	bic.w	r5, r5, #3
 8006b22:	3508      	adds	r5, #8
 8006b24:	2d0c      	cmp	r5, #12
 8006b26:	bf38      	it	cc
 8006b28:	250c      	movcc	r5, #12
 8006b2a:	2d00      	cmp	r5, #0
 8006b2c:	4606      	mov	r6, r0
 8006b2e:	db01      	blt.n	8006b34 <_malloc_r+0x1c>
 8006b30:	42a9      	cmp	r1, r5
 8006b32:	d904      	bls.n	8006b3e <_malloc_r+0x26>
 8006b34:	230c      	movs	r3, #12
 8006b36:	6033      	str	r3, [r6, #0]
 8006b38:	2000      	movs	r0, #0
 8006b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c14 <_malloc_r+0xfc>
 8006b42:	f000 f869 	bl	8006c18 <__malloc_lock>
 8006b46:	f8d8 3000 	ldr.w	r3, [r8]
 8006b4a:	461c      	mov	r4, r3
 8006b4c:	bb44      	cbnz	r4, 8006ba0 <_malloc_r+0x88>
 8006b4e:	4629      	mov	r1, r5
 8006b50:	4630      	mov	r0, r6
 8006b52:	f7ff ffbf 	bl	8006ad4 <sbrk_aligned>
 8006b56:	1c43      	adds	r3, r0, #1
 8006b58:	4604      	mov	r4, r0
 8006b5a:	d158      	bne.n	8006c0e <_malloc_r+0xf6>
 8006b5c:	f8d8 4000 	ldr.w	r4, [r8]
 8006b60:	4627      	mov	r7, r4
 8006b62:	2f00      	cmp	r7, #0
 8006b64:	d143      	bne.n	8006bee <_malloc_r+0xd6>
 8006b66:	2c00      	cmp	r4, #0
 8006b68:	d04b      	beq.n	8006c02 <_malloc_r+0xea>
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	4639      	mov	r1, r7
 8006b6e:	4630      	mov	r0, r6
 8006b70:	eb04 0903 	add.w	r9, r4, r3
 8006b74:	f000 fba8 	bl	80072c8 <_sbrk_r>
 8006b78:	4581      	cmp	r9, r0
 8006b7a:	d142      	bne.n	8006c02 <_malloc_r+0xea>
 8006b7c:	6821      	ldr	r1, [r4, #0]
 8006b7e:	1a6d      	subs	r5, r5, r1
 8006b80:	4629      	mov	r1, r5
 8006b82:	4630      	mov	r0, r6
 8006b84:	f7ff ffa6 	bl	8006ad4 <sbrk_aligned>
 8006b88:	3001      	adds	r0, #1
 8006b8a:	d03a      	beq.n	8006c02 <_malloc_r+0xea>
 8006b8c:	6823      	ldr	r3, [r4, #0]
 8006b8e:	442b      	add	r3, r5
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	f8d8 3000 	ldr.w	r3, [r8]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	bb62      	cbnz	r2, 8006bf4 <_malloc_r+0xdc>
 8006b9a:	f8c8 7000 	str.w	r7, [r8]
 8006b9e:	e00f      	b.n	8006bc0 <_malloc_r+0xa8>
 8006ba0:	6822      	ldr	r2, [r4, #0]
 8006ba2:	1b52      	subs	r2, r2, r5
 8006ba4:	d420      	bmi.n	8006be8 <_malloc_r+0xd0>
 8006ba6:	2a0b      	cmp	r2, #11
 8006ba8:	d917      	bls.n	8006bda <_malloc_r+0xc2>
 8006baa:	1961      	adds	r1, r4, r5
 8006bac:	42a3      	cmp	r3, r4
 8006bae:	6025      	str	r5, [r4, #0]
 8006bb0:	bf18      	it	ne
 8006bb2:	6059      	strne	r1, [r3, #4]
 8006bb4:	6863      	ldr	r3, [r4, #4]
 8006bb6:	bf08      	it	eq
 8006bb8:	f8c8 1000 	streq.w	r1, [r8]
 8006bbc:	5162      	str	r2, [r4, r5]
 8006bbe:	604b      	str	r3, [r1, #4]
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f000 f82f 	bl	8006c24 <__malloc_unlock>
 8006bc6:	f104 000b 	add.w	r0, r4, #11
 8006bca:	1d23      	adds	r3, r4, #4
 8006bcc:	f020 0007 	bic.w	r0, r0, #7
 8006bd0:	1ac2      	subs	r2, r0, r3
 8006bd2:	bf1c      	itt	ne
 8006bd4:	1a1b      	subne	r3, r3, r0
 8006bd6:	50a3      	strne	r3, [r4, r2]
 8006bd8:	e7af      	b.n	8006b3a <_malloc_r+0x22>
 8006bda:	6862      	ldr	r2, [r4, #4]
 8006bdc:	42a3      	cmp	r3, r4
 8006bde:	bf0c      	ite	eq
 8006be0:	f8c8 2000 	streq.w	r2, [r8]
 8006be4:	605a      	strne	r2, [r3, #4]
 8006be6:	e7eb      	b.n	8006bc0 <_malloc_r+0xa8>
 8006be8:	4623      	mov	r3, r4
 8006bea:	6864      	ldr	r4, [r4, #4]
 8006bec:	e7ae      	b.n	8006b4c <_malloc_r+0x34>
 8006bee:	463c      	mov	r4, r7
 8006bf0:	687f      	ldr	r7, [r7, #4]
 8006bf2:	e7b6      	b.n	8006b62 <_malloc_r+0x4a>
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	d1fb      	bne.n	8006bf4 <_malloc_r+0xdc>
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	6053      	str	r3, [r2, #4]
 8006c00:	e7de      	b.n	8006bc0 <_malloc_r+0xa8>
 8006c02:	230c      	movs	r3, #12
 8006c04:	6033      	str	r3, [r6, #0]
 8006c06:	4630      	mov	r0, r6
 8006c08:	f000 f80c 	bl	8006c24 <__malloc_unlock>
 8006c0c:	e794      	b.n	8006b38 <_malloc_r+0x20>
 8006c0e:	6005      	str	r5, [r0, #0]
 8006c10:	e7d6      	b.n	8006bc0 <_malloc_r+0xa8>
 8006c12:	bf00      	nop
 8006c14:	200011a0 	.word	0x200011a0

08006c18 <__malloc_lock>:
 8006c18:	4801      	ldr	r0, [pc, #4]	@ (8006c20 <__malloc_lock+0x8>)
 8006c1a:	f000 bba2 	b.w	8007362 <__retarget_lock_acquire_recursive>
 8006c1e:	bf00      	nop
 8006c20:	200012e4 	.word	0x200012e4

08006c24 <__malloc_unlock>:
 8006c24:	4801      	ldr	r0, [pc, #4]	@ (8006c2c <__malloc_unlock+0x8>)
 8006c26:	f000 bb9d 	b.w	8007364 <__retarget_lock_release_recursive>
 8006c2a:	bf00      	nop
 8006c2c:	200012e4 	.word	0x200012e4

08006c30 <_strtol_l.isra.0>:
 8006c30:	2b24      	cmp	r3, #36	@ 0x24
 8006c32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c36:	4686      	mov	lr, r0
 8006c38:	4690      	mov	r8, r2
 8006c3a:	d801      	bhi.n	8006c40 <_strtol_l.isra.0+0x10>
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d106      	bne.n	8006c4e <_strtol_l.isra.0+0x1e>
 8006c40:	f000 fb64 	bl	800730c <__errno>
 8006c44:	2316      	movs	r3, #22
 8006c46:	6003      	str	r3, [r0, #0]
 8006c48:	2000      	movs	r0, #0
 8006c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c4e:	4834      	ldr	r0, [pc, #208]	@ (8006d20 <_strtol_l.isra.0+0xf0>)
 8006c50:	460d      	mov	r5, r1
 8006c52:	462a      	mov	r2, r5
 8006c54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c58:	5d06      	ldrb	r6, [r0, r4]
 8006c5a:	f016 0608 	ands.w	r6, r6, #8
 8006c5e:	d1f8      	bne.n	8006c52 <_strtol_l.isra.0+0x22>
 8006c60:	2c2d      	cmp	r4, #45	@ 0x2d
 8006c62:	d110      	bne.n	8006c86 <_strtol_l.isra.0+0x56>
 8006c64:	782c      	ldrb	r4, [r5, #0]
 8006c66:	2601      	movs	r6, #1
 8006c68:	1c95      	adds	r5, r2, #2
 8006c6a:	f033 0210 	bics.w	r2, r3, #16
 8006c6e:	d115      	bne.n	8006c9c <_strtol_l.isra.0+0x6c>
 8006c70:	2c30      	cmp	r4, #48	@ 0x30
 8006c72:	d10d      	bne.n	8006c90 <_strtol_l.isra.0+0x60>
 8006c74:	782a      	ldrb	r2, [r5, #0]
 8006c76:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006c7a:	2a58      	cmp	r2, #88	@ 0x58
 8006c7c:	d108      	bne.n	8006c90 <_strtol_l.isra.0+0x60>
 8006c7e:	786c      	ldrb	r4, [r5, #1]
 8006c80:	3502      	adds	r5, #2
 8006c82:	2310      	movs	r3, #16
 8006c84:	e00a      	b.n	8006c9c <_strtol_l.isra.0+0x6c>
 8006c86:	2c2b      	cmp	r4, #43	@ 0x2b
 8006c88:	bf04      	itt	eq
 8006c8a:	782c      	ldrbeq	r4, [r5, #0]
 8006c8c:	1c95      	addeq	r5, r2, #2
 8006c8e:	e7ec      	b.n	8006c6a <_strtol_l.isra.0+0x3a>
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1f6      	bne.n	8006c82 <_strtol_l.isra.0+0x52>
 8006c94:	2c30      	cmp	r4, #48	@ 0x30
 8006c96:	bf14      	ite	ne
 8006c98:	230a      	movne	r3, #10
 8006c9a:	2308      	moveq	r3, #8
 8006c9c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006ca0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	fbbc f9f3 	udiv	r9, ip, r3
 8006caa:	4610      	mov	r0, r2
 8006cac:	fb03 ca19 	mls	sl, r3, r9, ip
 8006cb0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006cb4:	2f09      	cmp	r7, #9
 8006cb6:	d80f      	bhi.n	8006cd8 <_strtol_l.isra.0+0xa8>
 8006cb8:	463c      	mov	r4, r7
 8006cba:	42a3      	cmp	r3, r4
 8006cbc:	dd1b      	ble.n	8006cf6 <_strtol_l.isra.0+0xc6>
 8006cbe:	1c57      	adds	r7, r2, #1
 8006cc0:	d007      	beq.n	8006cd2 <_strtol_l.isra.0+0xa2>
 8006cc2:	4581      	cmp	r9, r0
 8006cc4:	d314      	bcc.n	8006cf0 <_strtol_l.isra.0+0xc0>
 8006cc6:	d101      	bne.n	8006ccc <_strtol_l.isra.0+0x9c>
 8006cc8:	45a2      	cmp	sl, r4
 8006cca:	db11      	blt.n	8006cf0 <_strtol_l.isra.0+0xc0>
 8006ccc:	fb00 4003 	mla	r0, r0, r3, r4
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006cd6:	e7eb      	b.n	8006cb0 <_strtol_l.isra.0+0x80>
 8006cd8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006cdc:	2f19      	cmp	r7, #25
 8006cde:	d801      	bhi.n	8006ce4 <_strtol_l.isra.0+0xb4>
 8006ce0:	3c37      	subs	r4, #55	@ 0x37
 8006ce2:	e7ea      	b.n	8006cba <_strtol_l.isra.0+0x8a>
 8006ce4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ce8:	2f19      	cmp	r7, #25
 8006cea:	d804      	bhi.n	8006cf6 <_strtol_l.isra.0+0xc6>
 8006cec:	3c57      	subs	r4, #87	@ 0x57
 8006cee:	e7e4      	b.n	8006cba <_strtol_l.isra.0+0x8a>
 8006cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8006cf4:	e7ed      	b.n	8006cd2 <_strtol_l.isra.0+0xa2>
 8006cf6:	1c53      	adds	r3, r2, #1
 8006cf8:	d108      	bne.n	8006d0c <_strtol_l.isra.0+0xdc>
 8006cfa:	2322      	movs	r3, #34	@ 0x22
 8006cfc:	f8ce 3000 	str.w	r3, [lr]
 8006d00:	4660      	mov	r0, ip
 8006d02:	f1b8 0f00 	cmp.w	r8, #0
 8006d06:	d0a0      	beq.n	8006c4a <_strtol_l.isra.0+0x1a>
 8006d08:	1e69      	subs	r1, r5, #1
 8006d0a:	e006      	b.n	8006d1a <_strtol_l.isra.0+0xea>
 8006d0c:	b106      	cbz	r6, 8006d10 <_strtol_l.isra.0+0xe0>
 8006d0e:	4240      	negs	r0, r0
 8006d10:	f1b8 0f00 	cmp.w	r8, #0
 8006d14:	d099      	beq.n	8006c4a <_strtol_l.isra.0+0x1a>
 8006d16:	2a00      	cmp	r2, #0
 8006d18:	d1f6      	bne.n	8006d08 <_strtol_l.isra.0+0xd8>
 8006d1a:	f8c8 1000 	str.w	r1, [r8]
 8006d1e:	e794      	b.n	8006c4a <_strtol_l.isra.0+0x1a>
 8006d20:	08007e7d 	.word	0x08007e7d

08006d24 <strtol>:
 8006d24:	4613      	mov	r3, r2
 8006d26:	460a      	mov	r2, r1
 8006d28:	4601      	mov	r1, r0
 8006d2a:	4802      	ldr	r0, [pc, #8]	@ (8006d34 <strtol+0x10>)
 8006d2c:	6800      	ldr	r0, [r0, #0]
 8006d2e:	f7ff bf7f 	b.w	8006c30 <_strtol_l.isra.0>
 8006d32:	bf00      	nop
 8006d34:	20000024 	.word	0x20000024

08006d38 <std>:
 8006d38:	2300      	movs	r3, #0
 8006d3a:	b510      	push	{r4, lr}
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d46:	6083      	str	r3, [r0, #8]
 8006d48:	8181      	strh	r1, [r0, #12]
 8006d4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d4c:	81c2      	strh	r2, [r0, #14]
 8006d4e:	6183      	str	r3, [r0, #24]
 8006d50:	4619      	mov	r1, r3
 8006d52:	2208      	movs	r2, #8
 8006d54:	305c      	adds	r0, #92	@ 0x5c
 8006d56:	f000 fa1d 	bl	8007194 <memset>
 8006d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d90 <std+0x58>)
 8006d5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d94 <std+0x5c>)
 8006d60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d62:	4b0d      	ldr	r3, [pc, #52]	@ (8006d98 <std+0x60>)
 8006d64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d66:	4b0d      	ldr	r3, [pc, #52]	@ (8006d9c <std+0x64>)
 8006d68:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006da0 <std+0x68>)
 8006d6c:	6224      	str	r4, [r4, #32]
 8006d6e:	429c      	cmp	r4, r3
 8006d70:	d006      	beq.n	8006d80 <std+0x48>
 8006d72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d76:	4294      	cmp	r4, r2
 8006d78:	d002      	beq.n	8006d80 <std+0x48>
 8006d7a:	33d0      	adds	r3, #208	@ 0xd0
 8006d7c:	429c      	cmp	r4, r3
 8006d7e:	d105      	bne.n	8006d8c <std+0x54>
 8006d80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d88:	f000 baea 	b.w	8007360 <__retarget_lock_init_recursive>
 8006d8c:	bd10      	pop	{r4, pc}
 8006d8e:	bf00      	nop
 8006d90:	08006fe5 	.word	0x08006fe5
 8006d94:	08007007 	.word	0x08007007
 8006d98:	0800703f 	.word	0x0800703f
 8006d9c:	08007063 	.word	0x08007063
 8006da0:	200011a4 	.word	0x200011a4

08006da4 <stdio_exit_handler>:
 8006da4:	4a02      	ldr	r2, [pc, #8]	@ (8006db0 <stdio_exit_handler+0xc>)
 8006da6:	4903      	ldr	r1, [pc, #12]	@ (8006db4 <stdio_exit_handler+0x10>)
 8006da8:	4803      	ldr	r0, [pc, #12]	@ (8006db8 <stdio_exit_handler+0x14>)
 8006daa:	f000 b869 	b.w	8006e80 <_fwalk_sglue>
 8006dae:	bf00      	nop
 8006db0:	20000018 	.word	0x20000018
 8006db4:	08007ae9 	.word	0x08007ae9
 8006db8:	20000028 	.word	0x20000028

08006dbc <cleanup_stdio>:
 8006dbc:	6841      	ldr	r1, [r0, #4]
 8006dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006df0 <cleanup_stdio+0x34>)
 8006dc0:	4299      	cmp	r1, r3
 8006dc2:	b510      	push	{r4, lr}
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	d001      	beq.n	8006dcc <cleanup_stdio+0x10>
 8006dc8:	f000 fe8e 	bl	8007ae8 <_fflush_r>
 8006dcc:	68a1      	ldr	r1, [r4, #8]
 8006dce:	4b09      	ldr	r3, [pc, #36]	@ (8006df4 <cleanup_stdio+0x38>)
 8006dd0:	4299      	cmp	r1, r3
 8006dd2:	d002      	beq.n	8006dda <cleanup_stdio+0x1e>
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f000 fe87 	bl	8007ae8 <_fflush_r>
 8006dda:	68e1      	ldr	r1, [r4, #12]
 8006ddc:	4b06      	ldr	r3, [pc, #24]	@ (8006df8 <cleanup_stdio+0x3c>)
 8006dde:	4299      	cmp	r1, r3
 8006de0:	d004      	beq.n	8006dec <cleanup_stdio+0x30>
 8006de2:	4620      	mov	r0, r4
 8006de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006de8:	f000 be7e 	b.w	8007ae8 <_fflush_r>
 8006dec:	bd10      	pop	{r4, pc}
 8006dee:	bf00      	nop
 8006df0:	200011a4 	.word	0x200011a4
 8006df4:	2000120c 	.word	0x2000120c
 8006df8:	20001274 	.word	0x20001274

08006dfc <global_stdio_init.part.0>:
 8006dfc:	b510      	push	{r4, lr}
 8006dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006e2c <global_stdio_init.part.0+0x30>)
 8006e00:	4c0b      	ldr	r4, [pc, #44]	@ (8006e30 <global_stdio_init.part.0+0x34>)
 8006e02:	4a0c      	ldr	r2, [pc, #48]	@ (8006e34 <global_stdio_init.part.0+0x38>)
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	4620      	mov	r0, r4
 8006e08:	2200      	movs	r2, #0
 8006e0a:	2104      	movs	r1, #4
 8006e0c:	f7ff ff94 	bl	8006d38 <std>
 8006e10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006e14:	2201      	movs	r2, #1
 8006e16:	2109      	movs	r1, #9
 8006e18:	f7ff ff8e 	bl	8006d38 <std>
 8006e1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006e20:	2202      	movs	r2, #2
 8006e22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e26:	2112      	movs	r1, #18
 8006e28:	f7ff bf86 	b.w	8006d38 <std>
 8006e2c:	200012dc 	.word	0x200012dc
 8006e30:	200011a4 	.word	0x200011a4
 8006e34:	08006da5 	.word	0x08006da5

08006e38 <__sfp_lock_acquire>:
 8006e38:	4801      	ldr	r0, [pc, #4]	@ (8006e40 <__sfp_lock_acquire+0x8>)
 8006e3a:	f000 ba92 	b.w	8007362 <__retarget_lock_acquire_recursive>
 8006e3e:	bf00      	nop
 8006e40:	200012e5 	.word	0x200012e5

08006e44 <__sfp_lock_release>:
 8006e44:	4801      	ldr	r0, [pc, #4]	@ (8006e4c <__sfp_lock_release+0x8>)
 8006e46:	f000 ba8d 	b.w	8007364 <__retarget_lock_release_recursive>
 8006e4a:	bf00      	nop
 8006e4c:	200012e5 	.word	0x200012e5

08006e50 <__sinit>:
 8006e50:	b510      	push	{r4, lr}
 8006e52:	4604      	mov	r4, r0
 8006e54:	f7ff fff0 	bl	8006e38 <__sfp_lock_acquire>
 8006e58:	6a23      	ldr	r3, [r4, #32]
 8006e5a:	b11b      	cbz	r3, 8006e64 <__sinit+0x14>
 8006e5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e60:	f7ff bff0 	b.w	8006e44 <__sfp_lock_release>
 8006e64:	4b04      	ldr	r3, [pc, #16]	@ (8006e78 <__sinit+0x28>)
 8006e66:	6223      	str	r3, [r4, #32]
 8006e68:	4b04      	ldr	r3, [pc, #16]	@ (8006e7c <__sinit+0x2c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1f5      	bne.n	8006e5c <__sinit+0xc>
 8006e70:	f7ff ffc4 	bl	8006dfc <global_stdio_init.part.0>
 8006e74:	e7f2      	b.n	8006e5c <__sinit+0xc>
 8006e76:	bf00      	nop
 8006e78:	08006dbd 	.word	0x08006dbd
 8006e7c:	200012dc 	.word	0x200012dc

08006e80 <_fwalk_sglue>:
 8006e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e84:	4607      	mov	r7, r0
 8006e86:	4688      	mov	r8, r1
 8006e88:	4614      	mov	r4, r2
 8006e8a:	2600      	movs	r6, #0
 8006e8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e90:	f1b9 0901 	subs.w	r9, r9, #1
 8006e94:	d505      	bpl.n	8006ea2 <_fwalk_sglue+0x22>
 8006e96:	6824      	ldr	r4, [r4, #0]
 8006e98:	2c00      	cmp	r4, #0
 8006e9a:	d1f7      	bne.n	8006e8c <_fwalk_sglue+0xc>
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ea2:	89ab      	ldrh	r3, [r5, #12]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d907      	bls.n	8006eb8 <_fwalk_sglue+0x38>
 8006ea8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006eac:	3301      	adds	r3, #1
 8006eae:	d003      	beq.n	8006eb8 <_fwalk_sglue+0x38>
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	4638      	mov	r0, r7
 8006eb4:	47c0      	blx	r8
 8006eb6:	4306      	orrs	r6, r0
 8006eb8:	3568      	adds	r5, #104	@ 0x68
 8006eba:	e7e9      	b.n	8006e90 <_fwalk_sglue+0x10>

08006ebc <_puts_r>:
 8006ebc:	6a03      	ldr	r3, [r0, #32]
 8006ebe:	b570      	push	{r4, r5, r6, lr}
 8006ec0:	6884      	ldr	r4, [r0, #8]
 8006ec2:	4605      	mov	r5, r0
 8006ec4:	460e      	mov	r6, r1
 8006ec6:	b90b      	cbnz	r3, 8006ecc <_puts_r+0x10>
 8006ec8:	f7ff ffc2 	bl	8006e50 <__sinit>
 8006ecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ece:	07db      	lsls	r3, r3, #31
 8006ed0:	d405      	bmi.n	8006ede <_puts_r+0x22>
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	0598      	lsls	r0, r3, #22
 8006ed6:	d402      	bmi.n	8006ede <_puts_r+0x22>
 8006ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eda:	f000 fa42 	bl	8007362 <__retarget_lock_acquire_recursive>
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	0719      	lsls	r1, r3, #28
 8006ee2:	d502      	bpl.n	8006eea <_puts_r+0x2e>
 8006ee4:	6923      	ldr	r3, [r4, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d135      	bne.n	8006f56 <_puts_r+0x9a>
 8006eea:	4621      	mov	r1, r4
 8006eec:	4628      	mov	r0, r5
 8006eee:	f000 f8fb 	bl	80070e8 <__swsetup_r>
 8006ef2:	b380      	cbz	r0, 8006f56 <_puts_r+0x9a>
 8006ef4:	f04f 35ff 	mov.w	r5, #4294967295
 8006ef8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006efa:	07da      	lsls	r2, r3, #31
 8006efc:	d405      	bmi.n	8006f0a <_puts_r+0x4e>
 8006efe:	89a3      	ldrh	r3, [r4, #12]
 8006f00:	059b      	lsls	r3, r3, #22
 8006f02:	d402      	bmi.n	8006f0a <_puts_r+0x4e>
 8006f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f06:	f000 fa2d 	bl	8007364 <__retarget_lock_release_recursive>
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	bd70      	pop	{r4, r5, r6, pc}
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	da04      	bge.n	8006f1c <_puts_r+0x60>
 8006f12:	69a2      	ldr	r2, [r4, #24]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	dc17      	bgt.n	8006f48 <_puts_r+0x8c>
 8006f18:	290a      	cmp	r1, #10
 8006f1a:	d015      	beq.n	8006f48 <_puts_r+0x8c>
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	1c5a      	adds	r2, r3, #1
 8006f20:	6022      	str	r2, [r4, #0]
 8006f22:	7019      	strb	r1, [r3, #0]
 8006f24:	68a3      	ldr	r3, [r4, #8]
 8006f26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	60a3      	str	r3, [r4, #8]
 8006f2e:	2900      	cmp	r1, #0
 8006f30:	d1ed      	bne.n	8006f0e <_puts_r+0x52>
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	da11      	bge.n	8006f5a <_puts_r+0x9e>
 8006f36:	4622      	mov	r2, r4
 8006f38:	210a      	movs	r1, #10
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	f000 f895 	bl	800706a <__swbuf_r>
 8006f40:	3001      	adds	r0, #1
 8006f42:	d0d7      	beq.n	8006ef4 <_puts_r+0x38>
 8006f44:	250a      	movs	r5, #10
 8006f46:	e7d7      	b.n	8006ef8 <_puts_r+0x3c>
 8006f48:	4622      	mov	r2, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f000 f88d 	bl	800706a <__swbuf_r>
 8006f50:	3001      	adds	r0, #1
 8006f52:	d1e7      	bne.n	8006f24 <_puts_r+0x68>
 8006f54:	e7ce      	b.n	8006ef4 <_puts_r+0x38>
 8006f56:	3e01      	subs	r6, #1
 8006f58:	e7e4      	b.n	8006f24 <_puts_r+0x68>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	1c5a      	adds	r2, r3, #1
 8006f5e:	6022      	str	r2, [r4, #0]
 8006f60:	220a      	movs	r2, #10
 8006f62:	701a      	strb	r2, [r3, #0]
 8006f64:	e7ee      	b.n	8006f44 <_puts_r+0x88>
	...

08006f68 <puts>:
 8006f68:	4b02      	ldr	r3, [pc, #8]	@ (8006f74 <puts+0xc>)
 8006f6a:	4601      	mov	r1, r0
 8006f6c:	6818      	ldr	r0, [r3, #0]
 8006f6e:	f7ff bfa5 	b.w	8006ebc <_puts_r>
 8006f72:	bf00      	nop
 8006f74:	20000024 	.word	0x20000024

08006f78 <sniprintf>:
 8006f78:	b40c      	push	{r2, r3}
 8006f7a:	b530      	push	{r4, r5, lr}
 8006f7c:	4b18      	ldr	r3, [pc, #96]	@ (8006fe0 <sniprintf+0x68>)
 8006f7e:	1e0c      	subs	r4, r1, #0
 8006f80:	681d      	ldr	r5, [r3, #0]
 8006f82:	b09d      	sub	sp, #116	@ 0x74
 8006f84:	da08      	bge.n	8006f98 <sniprintf+0x20>
 8006f86:	238b      	movs	r3, #139	@ 0x8b
 8006f88:	602b      	str	r3, [r5, #0]
 8006f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8e:	b01d      	add	sp, #116	@ 0x74
 8006f90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f94:	b002      	add	sp, #8
 8006f96:	4770      	bx	lr
 8006f98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006fa0:	f04f 0300 	mov.w	r3, #0
 8006fa4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006fa6:	bf14      	ite	ne
 8006fa8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006fac:	4623      	moveq	r3, r4
 8006fae:	9304      	str	r3, [sp, #16]
 8006fb0:	9307      	str	r3, [sp, #28]
 8006fb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006fb6:	9002      	str	r0, [sp, #8]
 8006fb8:	9006      	str	r0, [sp, #24]
 8006fba:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006fbe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006fc0:	ab21      	add	r3, sp, #132	@ 0x84
 8006fc2:	a902      	add	r1, sp, #8
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	9301      	str	r3, [sp, #4]
 8006fc8:	f000 fa82 	bl	80074d0 <_svfiprintf_r>
 8006fcc:	1c43      	adds	r3, r0, #1
 8006fce:	bfbc      	itt	lt
 8006fd0:	238b      	movlt	r3, #139	@ 0x8b
 8006fd2:	602b      	strlt	r3, [r5, #0]
 8006fd4:	2c00      	cmp	r4, #0
 8006fd6:	d0da      	beq.n	8006f8e <sniprintf+0x16>
 8006fd8:	9b02      	ldr	r3, [sp, #8]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	701a      	strb	r2, [r3, #0]
 8006fde:	e7d6      	b.n	8006f8e <sniprintf+0x16>
 8006fe0:	20000024 	.word	0x20000024

08006fe4 <__sread>:
 8006fe4:	b510      	push	{r4, lr}
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fec:	f000 f95a 	bl	80072a4 <_read_r>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	bfab      	itete	ge
 8006ff4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ff6:	89a3      	ldrhlt	r3, [r4, #12]
 8006ff8:	181b      	addge	r3, r3, r0
 8006ffa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ffe:	bfac      	ite	ge
 8007000:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007002:	81a3      	strhlt	r3, [r4, #12]
 8007004:	bd10      	pop	{r4, pc}

08007006 <__swrite>:
 8007006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800700a:	461f      	mov	r7, r3
 800700c:	898b      	ldrh	r3, [r1, #12]
 800700e:	05db      	lsls	r3, r3, #23
 8007010:	4605      	mov	r5, r0
 8007012:	460c      	mov	r4, r1
 8007014:	4616      	mov	r6, r2
 8007016:	d505      	bpl.n	8007024 <__swrite+0x1e>
 8007018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800701c:	2302      	movs	r3, #2
 800701e:	2200      	movs	r2, #0
 8007020:	f000 f92e 	bl	8007280 <_lseek_r>
 8007024:	89a3      	ldrh	r3, [r4, #12]
 8007026:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800702a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800702e:	81a3      	strh	r3, [r4, #12]
 8007030:	4632      	mov	r2, r6
 8007032:	463b      	mov	r3, r7
 8007034:	4628      	mov	r0, r5
 8007036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800703a:	f000 b955 	b.w	80072e8 <_write_r>

0800703e <__sseek>:
 800703e:	b510      	push	{r4, lr}
 8007040:	460c      	mov	r4, r1
 8007042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007046:	f000 f91b 	bl	8007280 <_lseek_r>
 800704a:	1c43      	adds	r3, r0, #1
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	bf15      	itete	ne
 8007050:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007052:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007056:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800705a:	81a3      	strheq	r3, [r4, #12]
 800705c:	bf18      	it	ne
 800705e:	81a3      	strhne	r3, [r4, #12]
 8007060:	bd10      	pop	{r4, pc}

08007062 <__sclose>:
 8007062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007066:	f000 b89d 	b.w	80071a4 <_close_r>

0800706a <__swbuf_r>:
 800706a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706c:	460e      	mov	r6, r1
 800706e:	4614      	mov	r4, r2
 8007070:	4605      	mov	r5, r0
 8007072:	b118      	cbz	r0, 800707c <__swbuf_r+0x12>
 8007074:	6a03      	ldr	r3, [r0, #32]
 8007076:	b90b      	cbnz	r3, 800707c <__swbuf_r+0x12>
 8007078:	f7ff feea 	bl	8006e50 <__sinit>
 800707c:	69a3      	ldr	r3, [r4, #24]
 800707e:	60a3      	str	r3, [r4, #8]
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	071a      	lsls	r2, r3, #28
 8007084:	d501      	bpl.n	800708a <__swbuf_r+0x20>
 8007086:	6923      	ldr	r3, [r4, #16]
 8007088:	b943      	cbnz	r3, 800709c <__swbuf_r+0x32>
 800708a:	4621      	mov	r1, r4
 800708c:	4628      	mov	r0, r5
 800708e:	f000 f82b 	bl	80070e8 <__swsetup_r>
 8007092:	b118      	cbz	r0, 800709c <__swbuf_r+0x32>
 8007094:	f04f 37ff 	mov.w	r7, #4294967295
 8007098:	4638      	mov	r0, r7
 800709a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	6922      	ldr	r2, [r4, #16]
 80070a0:	1a98      	subs	r0, r3, r2
 80070a2:	6963      	ldr	r3, [r4, #20]
 80070a4:	b2f6      	uxtb	r6, r6
 80070a6:	4283      	cmp	r3, r0
 80070a8:	4637      	mov	r7, r6
 80070aa:	dc05      	bgt.n	80070b8 <__swbuf_r+0x4e>
 80070ac:	4621      	mov	r1, r4
 80070ae:	4628      	mov	r0, r5
 80070b0:	f000 fd1a 	bl	8007ae8 <_fflush_r>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	d1ed      	bne.n	8007094 <__swbuf_r+0x2a>
 80070b8:	68a3      	ldr	r3, [r4, #8]
 80070ba:	3b01      	subs	r3, #1
 80070bc:	60a3      	str	r3, [r4, #8]
 80070be:	6823      	ldr	r3, [r4, #0]
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	6022      	str	r2, [r4, #0]
 80070c4:	701e      	strb	r6, [r3, #0]
 80070c6:	6962      	ldr	r2, [r4, #20]
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d004      	beq.n	80070d8 <__swbuf_r+0x6e>
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	07db      	lsls	r3, r3, #31
 80070d2:	d5e1      	bpl.n	8007098 <__swbuf_r+0x2e>
 80070d4:	2e0a      	cmp	r6, #10
 80070d6:	d1df      	bne.n	8007098 <__swbuf_r+0x2e>
 80070d8:	4621      	mov	r1, r4
 80070da:	4628      	mov	r0, r5
 80070dc:	f000 fd04 	bl	8007ae8 <_fflush_r>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	d0d9      	beq.n	8007098 <__swbuf_r+0x2e>
 80070e4:	e7d6      	b.n	8007094 <__swbuf_r+0x2a>
	...

080070e8 <__swsetup_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4b29      	ldr	r3, [pc, #164]	@ (8007190 <__swsetup_r+0xa8>)
 80070ec:	4605      	mov	r5, r0
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	460c      	mov	r4, r1
 80070f2:	b118      	cbz	r0, 80070fc <__swsetup_r+0x14>
 80070f4:	6a03      	ldr	r3, [r0, #32]
 80070f6:	b90b      	cbnz	r3, 80070fc <__swsetup_r+0x14>
 80070f8:	f7ff feaa 	bl	8006e50 <__sinit>
 80070fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007100:	0719      	lsls	r1, r3, #28
 8007102:	d422      	bmi.n	800714a <__swsetup_r+0x62>
 8007104:	06da      	lsls	r2, r3, #27
 8007106:	d407      	bmi.n	8007118 <__swsetup_r+0x30>
 8007108:	2209      	movs	r2, #9
 800710a:	602a      	str	r2, [r5, #0]
 800710c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007110:	81a3      	strh	r3, [r4, #12]
 8007112:	f04f 30ff 	mov.w	r0, #4294967295
 8007116:	e033      	b.n	8007180 <__swsetup_r+0x98>
 8007118:	0758      	lsls	r0, r3, #29
 800711a:	d512      	bpl.n	8007142 <__swsetup_r+0x5a>
 800711c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800711e:	b141      	cbz	r1, 8007132 <__swsetup_r+0x4a>
 8007120:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007124:	4299      	cmp	r1, r3
 8007126:	d002      	beq.n	800712e <__swsetup_r+0x46>
 8007128:	4628      	mov	r0, r5
 800712a:	f000 f92b 	bl	8007384 <_free_r>
 800712e:	2300      	movs	r3, #0
 8007130:	6363      	str	r3, [r4, #52]	@ 0x34
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007138:	81a3      	strh	r3, [r4, #12]
 800713a:	2300      	movs	r3, #0
 800713c:	6063      	str	r3, [r4, #4]
 800713e:	6923      	ldr	r3, [r4, #16]
 8007140:	6023      	str	r3, [r4, #0]
 8007142:	89a3      	ldrh	r3, [r4, #12]
 8007144:	f043 0308 	orr.w	r3, r3, #8
 8007148:	81a3      	strh	r3, [r4, #12]
 800714a:	6923      	ldr	r3, [r4, #16]
 800714c:	b94b      	cbnz	r3, 8007162 <__swsetup_r+0x7a>
 800714e:	89a3      	ldrh	r3, [r4, #12]
 8007150:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007158:	d003      	beq.n	8007162 <__swsetup_r+0x7a>
 800715a:	4621      	mov	r1, r4
 800715c:	4628      	mov	r0, r5
 800715e:	f000 fd11 	bl	8007b84 <__smakebuf_r>
 8007162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007166:	f013 0201 	ands.w	r2, r3, #1
 800716a:	d00a      	beq.n	8007182 <__swsetup_r+0x9a>
 800716c:	2200      	movs	r2, #0
 800716e:	60a2      	str	r2, [r4, #8]
 8007170:	6962      	ldr	r2, [r4, #20]
 8007172:	4252      	negs	r2, r2
 8007174:	61a2      	str	r2, [r4, #24]
 8007176:	6922      	ldr	r2, [r4, #16]
 8007178:	b942      	cbnz	r2, 800718c <__swsetup_r+0xa4>
 800717a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800717e:	d1c5      	bne.n	800710c <__swsetup_r+0x24>
 8007180:	bd38      	pop	{r3, r4, r5, pc}
 8007182:	0799      	lsls	r1, r3, #30
 8007184:	bf58      	it	pl
 8007186:	6962      	ldrpl	r2, [r4, #20]
 8007188:	60a2      	str	r2, [r4, #8]
 800718a:	e7f4      	b.n	8007176 <__swsetup_r+0x8e>
 800718c:	2000      	movs	r0, #0
 800718e:	e7f7      	b.n	8007180 <__swsetup_r+0x98>
 8007190:	20000024 	.word	0x20000024

08007194 <memset>:
 8007194:	4402      	add	r2, r0
 8007196:	4603      	mov	r3, r0
 8007198:	4293      	cmp	r3, r2
 800719a:	d100      	bne.n	800719e <memset+0xa>
 800719c:	4770      	bx	lr
 800719e:	f803 1b01 	strb.w	r1, [r3], #1
 80071a2:	e7f9      	b.n	8007198 <memset+0x4>

080071a4 <_close_r>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4d06      	ldr	r5, [pc, #24]	@ (80071c0 <_close_r+0x1c>)
 80071a8:	2300      	movs	r3, #0
 80071aa:	4604      	mov	r4, r0
 80071ac:	4608      	mov	r0, r1
 80071ae:	602b      	str	r3, [r5, #0]
 80071b0:	f7f9 fd39 	bl	8000c26 <_close>
 80071b4:	1c43      	adds	r3, r0, #1
 80071b6:	d102      	bne.n	80071be <_close_r+0x1a>
 80071b8:	682b      	ldr	r3, [r5, #0]
 80071ba:	b103      	cbz	r3, 80071be <_close_r+0x1a>
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	bd38      	pop	{r3, r4, r5, pc}
 80071c0:	200012e0 	.word	0x200012e0

080071c4 <_reclaim_reent>:
 80071c4:	4b2d      	ldr	r3, [pc, #180]	@ (800727c <_reclaim_reent+0xb8>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4283      	cmp	r3, r0
 80071ca:	b570      	push	{r4, r5, r6, lr}
 80071cc:	4604      	mov	r4, r0
 80071ce:	d053      	beq.n	8007278 <_reclaim_reent+0xb4>
 80071d0:	69c3      	ldr	r3, [r0, #28]
 80071d2:	b31b      	cbz	r3, 800721c <_reclaim_reent+0x58>
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	b163      	cbz	r3, 80071f2 <_reclaim_reent+0x2e>
 80071d8:	2500      	movs	r5, #0
 80071da:	69e3      	ldr	r3, [r4, #28]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	5959      	ldr	r1, [r3, r5]
 80071e0:	b9b1      	cbnz	r1, 8007210 <_reclaim_reent+0x4c>
 80071e2:	3504      	adds	r5, #4
 80071e4:	2d80      	cmp	r5, #128	@ 0x80
 80071e6:	d1f8      	bne.n	80071da <_reclaim_reent+0x16>
 80071e8:	69e3      	ldr	r3, [r4, #28]
 80071ea:	4620      	mov	r0, r4
 80071ec:	68d9      	ldr	r1, [r3, #12]
 80071ee:	f000 f8c9 	bl	8007384 <_free_r>
 80071f2:	69e3      	ldr	r3, [r4, #28]
 80071f4:	6819      	ldr	r1, [r3, #0]
 80071f6:	b111      	cbz	r1, 80071fe <_reclaim_reent+0x3a>
 80071f8:	4620      	mov	r0, r4
 80071fa:	f000 f8c3 	bl	8007384 <_free_r>
 80071fe:	69e3      	ldr	r3, [r4, #28]
 8007200:	689d      	ldr	r5, [r3, #8]
 8007202:	b15d      	cbz	r5, 800721c <_reclaim_reent+0x58>
 8007204:	4629      	mov	r1, r5
 8007206:	4620      	mov	r0, r4
 8007208:	682d      	ldr	r5, [r5, #0]
 800720a:	f000 f8bb 	bl	8007384 <_free_r>
 800720e:	e7f8      	b.n	8007202 <_reclaim_reent+0x3e>
 8007210:	680e      	ldr	r6, [r1, #0]
 8007212:	4620      	mov	r0, r4
 8007214:	f000 f8b6 	bl	8007384 <_free_r>
 8007218:	4631      	mov	r1, r6
 800721a:	e7e1      	b.n	80071e0 <_reclaim_reent+0x1c>
 800721c:	6961      	ldr	r1, [r4, #20]
 800721e:	b111      	cbz	r1, 8007226 <_reclaim_reent+0x62>
 8007220:	4620      	mov	r0, r4
 8007222:	f000 f8af 	bl	8007384 <_free_r>
 8007226:	69e1      	ldr	r1, [r4, #28]
 8007228:	b111      	cbz	r1, 8007230 <_reclaim_reent+0x6c>
 800722a:	4620      	mov	r0, r4
 800722c:	f000 f8aa 	bl	8007384 <_free_r>
 8007230:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007232:	b111      	cbz	r1, 800723a <_reclaim_reent+0x76>
 8007234:	4620      	mov	r0, r4
 8007236:	f000 f8a5 	bl	8007384 <_free_r>
 800723a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800723c:	b111      	cbz	r1, 8007244 <_reclaim_reent+0x80>
 800723e:	4620      	mov	r0, r4
 8007240:	f000 f8a0 	bl	8007384 <_free_r>
 8007244:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007246:	b111      	cbz	r1, 800724e <_reclaim_reent+0x8a>
 8007248:	4620      	mov	r0, r4
 800724a:	f000 f89b 	bl	8007384 <_free_r>
 800724e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007250:	b111      	cbz	r1, 8007258 <_reclaim_reent+0x94>
 8007252:	4620      	mov	r0, r4
 8007254:	f000 f896 	bl	8007384 <_free_r>
 8007258:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800725a:	b111      	cbz	r1, 8007262 <_reclaim_reent+0x9e>
 800725c:	4620      	mov	r0, r4
 800725e:	f000 f891 	bl	8007384 <_free_r>
 8007262:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007264:	b111      	cbz	r1, 800726c <_reclaim_reent+0xa8>
 8007266:	4620      	mov	r0, r4
 8007268:	f000 f88c 	bl	8007384 <_free_r>
 800726c:	6a23      	ldr	r3, [r4, #32]
 800726e:	b11b      	cbz	r3, 8007278 <_reclaim_reent+0xb4>
 8007270:	4620      	mov	r0, r4
 8007272:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007276:	4718      	bx	r3
 8007278:	bd70      	pop	{r4, r5, r6, pc}
 800727a:	bf00      	nop
 800727c:	20000024 	.word	0x20000024

08007280 <_lseek_r>:
 8007280:	b538      	push	{r3, r4, r5, lr}
 8007282:	4d07      	ldr	r5, [pc, #28]	@ (80072a0 <_lseek_r+0x20>)
 8007284:	4604      	mov	r4, r0
 8007286:	4608      	mov	r0, r1
 8007288:	4611      	mov	r1, r2
 800728a:	2200      	movs	r2, #0
 800728c:	602a      	str	r2, [r5, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f7f9 fcf0 	bl	8000c74 <_lseek>
 8007294:	1c43      	adds	r3, r0, #1
 8007296:	d102      	bne.n	800729e <_lseek_r+0x1e>
 8007298:	682b      	ldr	r3, [r5, #0]
 800729a:	b103      	cbz	r3, 800729e <_lseek_r+0x1e>
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	bd38      	pop	{r3, r4, r5, pc}
 80072a0:	200012e0 	.word	0x200012e0

080072a4 <_read_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4d07      	ldr	r5, [pc, #28]	@ (80072c4 <_read_r+0x20>)
 80072a8:	4604      	mov	r4, r0
 80072aa:	4608      	mov	r0, r1
 80072ac:	4611      	mov	r1, r2
 80072ae:	2200      	movs	r2, #0
 80072b0:	602a      	str	r2, [r5, #0]
 80072b2:	461a      	mov	r2, r3
 80072b4:	f7f9 fc7e 	bl	8000bb4 <_read>
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	d102      	bne.n	80072c2 <_read_r+0x1e>
 80072bc:	682b      	ldr	r3, [r5, #0]
 80072be:	b103      	cbz	r3, 80072c2 <_read_r+0x1e>
 80072c0:	6023      	str	r3, [r4, #0]
 80072c2:	bd38      	pop	{r3, r4, r5, pc}
 80072c4:	200012e0 	.word	0x200012e0

080072c8 <_sbrk_r>:
 80072c8:	b538      	push	{r3, r4, r5, lr}
 80072ca:	4d06      	ldr	r5, [pc, #24]	@ (80072e4 <_sbrk_r+0x1c>)
 80072cc:	2300      	movs	r3, #0
 80072ce:	4604      	mov	r4, r0
 80072d0:	4608      	mov	r0, r1
 80072d2:	602b      	str	r3, [r5, #0]
 80072d4:	f7f9 fcdc 	bl	8000c90 <_sbrk>
 80072d8:	1c43      	adds	r3, r0, #1
 80072da:	d102      	bne.n	80072e2 <_sbrk_r+0x1a>
 80072dc:	682b      	ldr	r3, [r5, #0]
 80072de:	b103      	cbz	r3, 80072e2 <_sbrk_r+0x1a>
 80072e0:	6023      	str	r3, [r4, #0]
 80072e2:	bd38      	pop	{r3, r4, r5, pc}
 80072e4:	200012e0 	.word	0x200012e0

080072e8 <_write_r>:
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	4d07      	ldr	r5, [pc, #28]	@ (8007308 <_write_r+0x20>)
 80072ec:	4604      	mov	r4, r0
 80072ee:	4608      	mov	r0, r1
 80072f0:	4611      	mov	r1, r2
 80072f2:	2200      	movs	r2, #0
 80072f4:	602a      	str	r2, [r5, #0]
 80072f6:	461a      	mov	r2, r3
 80072f8:	f7f9 fc79 	bl	8000bee <_write>
 80072fc:	1c43      	adds	r3, r0, #1
 80072fe:	d102      	bne.n	8007306 <_write_r+0x1e>
 8007300:	682b      	ldr	r3, [r5, #0]
 8007302:	b103      	cbz	r3, 8007306 <_write_r+0x1e>
 8007304:	6023      	str	r3, [r4, #0]
 8007306:	bd38      	pop	{r3, r4, r5, pc}
 8007308:	200012e0 	.word	0x200012e0

0800730c <__errno>:
 800730c:	4b01      	ldr	r3, [pc, #4]	@ (8007314 <__errno+0x8>)
 800730e:	6818      	ldr	r0, [r3, #0]
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	20000024 	.word	0x20000024

08007318 <__libc_init_array>:
 8007318:	b570      	push	{r4, r5, r6, lr}
 800731a:	4d0d      	ldr	r5, [pc, #52]	@ (8007350 <__libc_init_array+0x38>)
 800731c:	4c0d      	ldr	r4, [pc, #52]	@ (8007354 <__libc_init_array+0x3c>)
 800731e:	1b64      	subs	r4, r4, r5
 8007320:	10a4      	asrs	r4, r4, #2
 8007322:	2600      	movs	r6, #0
 8007324:	42a6      	cmp	r6, r4
 8007326:	d109      	bne.n	800733c <__libc_init_array+0x24>
 8007328:	4d0b      	ldr	r5, [pc, #44]	@ (8007358 <__libc_init_array+0x40>)
 800732a:	4c0c      	ldr	r4, [pc, #48]	@ (800735c <__libc_init_array+0x44>)
 800732c:	f000 fcd8 	bl	8007ce0 <_init>
 8007330:	1b64      	subs	r4, r4, r5
 8007332:	10a4      	asrs	r4, r4, #2
 8007334:	2600      	movs	r6, #0
 8007336:	42a6      	cmp	r6, r4
 8007338:	d105      	bne.n	8007346 <__libc_init_array+0x2e>
 800733a:	bd70      	pop	{r4, r5, r6, pc}
 800733c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007340:	4798      	blx	r3
 8007342:	3601      	adds	r6, #1
 8007344:	e7ee      	b.n	8007324 <__libc_init_array+0xc>
 8007346:	f855 3b04 	ldr.w	r3, [r5], #4
 800734a:	4798      	blx	r3
 800734c:	3601      	adds	r6, #1
 800734e:	e7f2      	b.n	8007336 <__libc_init_array+0x1e>
 8007350:	08007fb8 	.word	0x08007fb8
 8007354:	08007fb8 	.word	0x08007fb8
 8007358:	08007fb8 	.word	0x08007fb8
 800735c:	08007fbc 	.word	0x08007fbc

08007360 <__retarget_lock_init_recursive>:
 8007360:	4770      	bx	lr

08007362 <__retarget_lock_acquire_recursive>:
 8007362:	4770      	bx	lr

08007364 <__retarget_lock_release_recursive>:
 8007364:	4770      	bx	lr

08007366 <memcpy>:
 8007366:	440a      	add	r2, r1
 8007368:	4291      	cmp	r1, r2
 800736a:	f100 33ff 	add.w	r3, r0, #4294967295
 800736e:	d100      	bne.n	8007372 <memcpy+0xc>
 8007370:	4770      	bx	lr
 8007372:	b510      	push	{r4, lr}
 8007374:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007378:	f803 4f01 	strb.w	r4, [r3, #1]!
 800737c:	4291      	cmp	r1, r2
 800737e:	d1f9      	bne.n	8007374 <memcpy+0xe>
 8007380:	bd10      	pop	{r4, pc}
	...

08007384 <_free_r>:
 8007384:	b538      	push	{r3, r4, r5, lr}
 8007386:	4605      	mov	r5, r0
 8007388:	2900      	cmp	r1, #0
 800738a:	d041      	beq.n	8007410 <_free_r+0x8c>
 800738c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007390:	1f0c      	subs	r4, r1, #4
 8007392:	2b00      	cmp	r3, #0
 8007394:	bfb8      	it	lt
 8007396:	18e4      	addlt	r4, r4, r3
 8007398:	f7ff fc3e 	bl	8006c18 <__malloc_lock>
 800739c:	4a1d      	ldr	r2, [pc, #116]	@ (8007414 <_free_r+0x90>)
 800739e:	6813      	ldr	r3, [r2, #0]
 80073a0:	b933      	cbnz	r3, 80073b0 <_free_r+0x2c>
 80073a2:	6063      	str	r3, [r4, #4]
 80073a4:	6014      	str	r4, [r2, #0]
 80073a6:	4628      	mov	r0, r5
 80073a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073ac:	f7ff bc3a 	b.w	8006c24 <__malloc_unlock>
 80073b0:	42a3      	cmp	r3, r4
 80073b2:	d908      	bls.n	80073c6 <_free_r+0x42>
 80073b4:	6820      	ldr	r0, [r4, #0]
 80073b6:	1821      	adds	r1, r4, r0
 80073b8:	428b      	cmp	r3, r1
 80073ba:	bf01      	itttt	eq
 80073bc:	6819      	ldreq	r1, [r3, #0]
 80073be:	685b      	ldreq	r3, [r3, #4]
 80073c0:	1809      	addeq	r1, r1, r0
 80073c2:	6021      	streq	r1, [r4, #0]
 80073c4:	e7ed      	b.n	80073a2 <_free_r+0x1e>
 80073c6:	461a      	mov	r2, r3
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	b10b      	cbz	r3, 80073d0 <_free_r+0x4c>
 80073cc:	42a3      	cmp	r3, r4
 80073ce:	d9fa      	bls.n	80073c6 <_free_r+0x42>
 80073d0:	6811      	ldr	r1, [r2, #0]
 80073d2:	1850      	adds	r0, r2, r1
 80073d4:	42a0      	cmp	r0, r4
 80073d6:	d10b      	bne.n	80073f0 <_free_r+0x6c>
 80073d8:	6820      	ldr	r0, [r4, #0]
 80073da:	4401      	add	r1, r0
 80073dc:	1850      	adds	r0, r2, r1
 80073de:	4283      	cmp	r3, r0
 80073e0:	6011      	str	r1, [r2, #0]
 80073e2:	d1e0      	bne.n	80073a6 <_free_r+0x22>
 80073e4:	6818      	ldr	r0, [r3, #0]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	6053      	str	r3, [r2, #4]
 80073ea:	4408      	add	r0, r1
 80073ec:	6010      	str	r0, [r2, #0]
 80073ee:	e7da      	b.n	80073a6 <_free_r+0x22>
 80073f0:	d902      	bls.n	80073f8 <_free_r+0x74>
 80073f2:	230c      	movs	r3, #12
 80073f4:	602b      	str	r3, [r5, #0]
 80073f6:	e7d6      	b.n	80073a6 <_free_r+0x22>
 80073f8:	6820      	ldr	r0, [r4, #0]
 80073fa:	1821      	adds	r1, r4, r0
 80073fc:	428b      	cmp	r3, r1
 80073fe:	bf04      	itt	eq
 8007400:	6819      	ldreq	r1, [r3, #0]
 8007402:	685b      	ldreq	r3, [r3, #4]
 8007404:	6063      	str	r3, [r4, #4]
 8007406:	bf04      	itt	eq
 8007408:	1809      	addeq	r1, r1, r0
 800740a:	6021      	streq	r1, [r4, #0]
 800740c:	6054      	str	r4, [r2, #4]
 800740e:	e7ca      	b.n	80073a6 <_free_r+0x22>
 8007410:	bd38      	pop	{r3, r4, r5, pc}
 8007412:	bf00      	nop
 8007414:	200011a0 	.word	0x200011a0

08007418 <__ssputs_r>:
 8007418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800741c:	688e      	ldr	r6, [r1, #8]
 800741e:	461f      	mov	r7, r3
 8007420:	42be      	cmp	r6, r7
 8007422:	680b      	ldr	r3, [r1, #0]
 8007424:	4682      	mov	sl, r0
 8007426:	460c      	mov	r4, r1
 8007428:	4690      	mov	r8, r2
 800742a:	d82d      	bhi.n	8007488 <__ssputs_r+0x70>
 800742c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007430:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007434:	d026      	beq.n	8007484 <__ssputs_r+0x6c>
 8007436:	6965      	ldr	r5, [r4, #20]
 8007438:	6909      	ldr	r1, [r1, #16]
 800743a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800743e:	eba3 0901 	sub.w	r9, r3, r1
 8007442:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007446:	1c7b      	adds	r3, r7, #1
 8007448:	444b      	add	r3, r9
 800744a:	106d      	asrs	r5, r5, #1
 800744c:	429d      	cmp	r5, r3
 800744e:	bf38      	it	cc
 8007450:	461d      	movcc	r5, r3
 8007452:	0553      	lsls	r3, r2, #21
 8007454:	d527      	bpl.n	80074a6 <__ssputs_r+0x8e>
 8007456:	4629      	mov	r1, r5
 8007458:	f7ff fb5e 	bl	8006b18 <_malloc_r>
 800745c:	4606      	mov	r6, r0
 800745e:	b360      	cbz	r0, 80074ba <__ssputs_r+0xa2>
 8007460:	6921      	ldr	r1, [r4, #16]
 8007462:	464a      	mov	r2, r9
 8007464:	f7ff ff7f 	bl	8007366 <memcpy>
 8007468:	89a3      	ldrh	r3, [r4, #12]
 800746a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800746e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007472:	81a3      	strh	r3, [r4, #12]
 8007474:	6126      	str	r6, [r4, #16]
 8007476:	6165      	str	r5, [r4, #20]
 8007478:	444e      	add	r6, r9
 800747a:	eba5 0509 	sub.w	r5, r5, r9
 800747e:	6026      	str	r6, [r4, #0]
 8007480:	60a5      	str	r5, [r4, #8]
 8007482:	463e      	mov	r6, r7
 8007484:	42be      	cmp	r6, r7
 8007486:	d900      	bls.n	800748a <__ssputs_r+0x72>
 8007488:	463e      	mov	r6, r7
 800748a:	6820      	ldr	r0, [r4, #0]
 800748c:	4632      	mov	r2, r6
 800748e:	4641      	mov	r1, r8
 8007490:	f000 fbb4 	bl	8007bfc <memmove>
 8007494:	68a3      	ldr	r3, [r4, #8]
 8007496:	1b9b      	subs	r3, r3, r6
 8007498:	60a3      	str	r3, [r4, #8]
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	4433      	add	r3, r6
 800749e:	6023      	str	r3, [r4, #0]
 80074a0:	2000      	movs	r0, #0
 80074a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a6:	462a      	mov	r2, r5
 80074a8:	f000 fbe4 	bl	8007c74 <_realloc_r>
 80074ac:	4606      	mov	r6, r0
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d1e0      	bne.n	8007474 <__ssputs_r+0x5c>
 80074b2:	6921      	ldr	r1, [r4, #16]
 80074b4:	4650      	mov	r0, sl
 80074b6:	f7ff ff65 	bl	8007384 <_free_r>
 80074ba:	230c      	movs	r3, #12
 80074bc:	f8ca 3000 	str.w	r3, [sl]
 80074c0:	89a3      	ldrh	r3, [r4, #12]
 80074c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074c6:	81a3      	strh	r3, [r4, #12]
 80074c8:	f04f 30ff 	mov.w	r0, #4294967295
 80074cc:	e7e9      	b.n	80074a2 <__ssputs_r+0x8a>
	...

080074d0 <_svfiprintf_r>:
 80074d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d4:	4698      	mov	r8, r3
 80074d6:	898b      	ldrh	r3, [r1, #12]
 80074d8:	061b      	lsls	r3, r3, #24
 80074da:	b09d      	sub	sp, #116	@ 0x74
 80074dc:	4607      	mov	r7, r0
 80074de:	460d      	mov	r5, r1
 80074e0:	4614      	mov	r4, r2
 80074e2:	d510      	bpl.n	8007506 <_svfiprintf_r+0x36>
 80074e4:	690b      	ldr	r3, [r1, #16]
 80074e6:	b973      	cbnz	r3, 8007506 <_svfiprintf_r+0x36>
 80074e8:	2140      	movs	r1, #64	@ 0x40
 80074ea:	f7ff fb15 	bl	8006b18 <_malloc_r>
 80074ee:	6028      	str	r0, [r5, #0]
 80074f0:	6128      	str	r0, [r5, #16]
 80074f2:	b930      	cbnz	r0, 8007502 <_svfiprintf_r+0x32>
 80074f4:	230c      	movs	r3, #12
 80074f6:	603b      	str	r3, [r7, #0]
 80074f8:	f04f 30ff 	mov.w	r0, #4294967295
 80074fc:	b01d      	add	sp, #116	@ 0x74
 80074fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007502:	2340      	movs	r3, #64	@ 0x40
 8007504:	616b      	str	r3, [r5, #20]
 8007506:	2300      	movs	r3, #0
 8007508:	9309      	str	r3, [sp, #36]	@ 0x24
 800750a:	2320      	movs	r3, #32
 800750c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007510:	f8cd 800c 	str.w	r8, [sp, #12]
 8007514:	2330      	movs	r3, #48	@ 0x30
 8007516:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80076b4 <_svfiprintf_r+0x1e4>
 800751a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800751e:	f04f 0901 	mov.w	r9, #1
 8007522:	4623      	mov	r3, r4
 8007524:	469a      	mov	sl, r3
 8007526:	f813 2b01 	ldrb.w	r2, [r3], #1
 800752a:	b10a      	cbz	r2, 8007530 <_svfiprintf_r+0x60>
 800752c:	2a25      	cmp	r2, #37	@ 0x25
 800752e:	d1f9      	bne.n	8007524 <_svfiprintf_r+0x54>
 8007530:	ebba 0b04 	subs.w	fp, sl, r4
 8007534:	d00b      	beq.n	800754e <_svfiprintf_r+0x7e>
 8007536:	465b      	mov	r3, fp
 8007538:	4622      	mov	r2, r4
 800753a:	4629      	mov	r1, r5
 800753c:	4638      	mov	r0, r7
 800753e:	f7ff ff6b 	bl	8007418 <__ssputs_r>
 8007542:	3001      	adds	r0, #1
 8007544:	f000 80a7 	beq.w	8007696 <_svfiprintf_r+0x1c6>
 8007548:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800754a:	445a      	add	r2, fp
 800754c:	9209      	str	r2, [sp, #36]	@ 0x24
 800754e:	f89a 3000 	ldrb.w	r3, [sl]
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 809f 	beq.w	8007696 <_svfiprintf_r+0x1c6>
 8007558:	2300      	movs	r3, #0
 800755a:	f04f 32ff 	mov.w	r2, #4294967295
 800755e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007562:	f10a 0a01 	add.w	sl, sl, #1
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	9307      	str	r3, [sp, #28]
 800756a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800756e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007570:	4654      	mov	r4, sl
 8007572:	2205      	movs	r2, #5
 8007574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007578:	484e      	ldr	r0, [pc, #312]	@ (80076b4 <_svfiprintf_r+0x1e4>)
 800757a:	f7f8 fe29 	bl	80001d0 <memchr>
 800757e:	9a04      	ldr	r2, [sp, #16]
 8007580:	b9d8      	cbnz	r0, 80075ba <_svfiprintf_r+0xea>
 8007582:	06d0      	lsls	r0, r2, #27
 8007584:	bf44      	itt	mi
 8007586:	2320      	movmi	r3, #32
 8007588:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800758c:	0711      	lsls	r1, r2, #28
 800758e:	bf44      	itt	mi
 8007590:	232b      	movmi	r3, #43	@ 0x2b
 8007592:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007596:	f89a 3000 	ldrb.w	r3, [sl]
 800759a:	2b2a      	cmp	r3, #42	@ 0x2a
 800759c:	d015      	beq.n	80075ca <_svfiprintf_r+0xfa>
 800759e:	9a07      	ldr	r2, [sp, #28]
 80075a0:	4654      	mov	r4, sl
 80075a2:	2000      	movs	r0, #0
 80075a4:	f04f 0c0a 	mov.w	ip, #10
 80075a8:	4621      	mov	r1, r4
 80075aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075ae:	3b30      	subs	r3, #48	@ 0x30
 80075b0:	2b09      	cmp	r3, #9
 80075b2:	d94b      	bls.n	800764c <_svfiprintf_r+0x17c>
 80075b4:	b1b0      	cbz	r0, 80075e4 <_svfiprintf_r+0x114>
 80075b6:	9207      	str	r2, [sp, #28]
 80075b8:	e014      	b.n	80075e4 <_svfiprintf_r+0x114>
 80075ba:	eba0 0308 	sub.w	r3, r0, r8
 80075be:	fa09 f303 	lsl.w	r3, r9, r3
 80075c2:	4313      	orrs	r3, r2
 80075c4:	9304      	str	r3, [sp, #16]
 80075c6:	46a2      	mov	sl, r4
 80075c8:	e7d2      	b.n	8007570 <_svfiprintf_r+0xa0>
 80075ca:	9b03      	ldr	r3, [sp, #12]
 80075cc:	1d19      	adds	r1, r3, #4
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	9103      	str	r1, [sp, #12]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	bfbb      	ittet	lt
 80075d6:	425b      	neglt	r3, r3
 80075d8:	f042 0202 	orrlt.w	r2, r2, #2
 80075dc:	9307      	strge	r3, [sp, #28]
 80075de:	9307      	strlt	r3, [sp, #28]
 80075e0:	bfb8      	it	lt
 80075e2:	9204      	strlt	r2, [sp, #16]
 80075e4:	7823      	ldrb	r3, [r4, #0]
 80075e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80075e8:	d10a      	bne.n	8007600 <_svfiprintf_r+0x130>
 80075ea:	7863      	ldrb	r3, [r4, #1]
 80075ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80075ee:	d132      	bne.n	8007656 <_svfiprintf_r+0x186>
 80075f0:	9b03      	ldr	r3, [sp, #12]
 80075f2:	1d1a      	adds	r2, r3, #4
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	9203      	str	r2, [sp, #12]
 80075f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075fc:	3402      	adds	r4, #2
 80075fe:	9305      	str	r3, [sp, #20]
 8007600:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80076c4 <_svfiprintf_r+0x1f4>
 8007604:	7821      	ldrb	r1, [r4, #0]
 8007606:	2203      	movs	r2, #3
 8007608:	4650      	mov	r0, sl
 800760a:	f7f8 fde1 	bl	80001d0 <memchr>
 800760e:	b138      	cbz	r0, 8007620 <_svfiprintf_r+0x150>
 8007610:	9b04      	ldr	r3, [sp, #16]
 8007612:	eba0 000a 	sub.w	r0, r0, sl
 8007616:	2240      	movs	r2, #64	@ 0x40
 8007618:	4082      	lsls	r2, r0
 800761a:	4313      	orrs	r3, r2
 800761c:	3401      	adds	r4, #1
 800761e:	9304      	str	r3, [sp, #16]
 8007620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007624:	4824      	ldr	r0, [pc, #144]	@ (80076b8 <_svfiprintf_r+0x1e8>)
 8007626:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800762a:	2206      	movs	r2, #6
 800762c:	f7f8 fdd0 	bl	80001d0 <memchr>
 8007630:	2800      	cmp	r0, #0
 8007632:	d036      	beq.n	80076a2 <_svfiprintf_r+0x1d2>
 8007634:	4b21      	ldr	r3, [pc, #132]	@ (80076bc <_svfiprintf_r+0x1ec>)
 8007636:	bb1b      	cbnz	r3, 8007680 <_svfiprintf_r+0x1b0>
 8007638:	9b03      	ldr	r3, [sp, #12]
 800763a:	3307      	adds	r3, #7
 800763c:	f023 0307 	bic.w	r3, r3, #7
 8007640:	3308      	adds	r3, #8
 8007642:	9303      	str	r3, [sp, #12]
 8007644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007646:	4433      	add	r3, r6
 8007648:	9309      	str	r3, [sp, #36]	@ 0x24
 800764a:	e76a      	b.n	8007522 <_svfiprintf_r+0x52>
 800764c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007650:	460c      	mov	r4, r1
 8007652:	2001      	movs	r0, #1
 8007654:	e7a8      	b.n	80075a8 <_svfiprintf_r+0xd8>
 8007656:	2300      	movs	r3, #0
 8007658:	3401      	adds	r4, #1
 800765a:	9305      	str	r3, [sp, #20]
 800765c:	4619      	mov	r1, r3
 800765e:	f04f 0c0a 	mov.w	ip, #10
 8007662:	4620      	mov	r0, r4
 8007664:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007668:	3a30      	subs	r2, #48	@ 0x30
 800766a:	2a09      	cmp	r2, #9
 800766c:	d903      	bls.n	8007676 <_svfiprintf_r+0x1a6>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d0c6      	beq.n	8007600 <_svfiprintf_r+0x130>
 8007672:	9105      	str	r1, [sp, #20]
 8007674:	e7c4      	b.n	8007600 <_svfiprintf_r+0x130>
 8007676:	fb0c 2101 	mla	r1, ip, r1, r2
 800767a:	4604      	mov	r4, r0
 800767c:	2301      	movs	r3, #1
 800767e:	e7f0      	b.n	8007662 <_svfiprintf_r+0x192>
 8007680:	ab03      	add	r3, sp, #12
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	462a      	mov	r2, r5
 8007686:	4b0e      	ldr	r3, [pc, #56]	@ (80076c0 <_svfiprintf_r+0x1f0>)
 8007688:	a904      	add	r1, sp, #16
 800768a:	4638      	mov	r0, r7
 800768c:	f3af 8000 	nop.w
 8007690:	1c42      	adds	r2, r0, #1
 8007692:	4606      	mov	r6, r0
 8007694:	d1d6      	bne.n	8007644 <_svfiprintf_r+0x174>
 8007696:	89ab      	ldrh	r3, [r5, #12]
 8007698:	065b      	lsls	r3, r3, #25
 800769a:	f53f af2d 	bmi.w	80074f8 <_svfiprintf_r+0x28>
 800769e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076a0:	e72c      	b.n	80074fc <_svfiprintf_r+0x2c>
 80076a2:	ab03      	add	r3, sp, #12
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	462a      	mov	r2, r5
 80076a8:	4b05      	ldr	r3, [pc, #20]	@ (80076c0 <_svfiprintf_r+0x1f0>)
 80076aa:	a904      	add	r1, sp, #16
 80076ac:	4638      	mov	r0, r7
 80076ae:	f000 f879 	bl	80077a4 <_printf_i>
 80076b2:	e7ed      	b.n	8007690 <_svfiprintf_r+0x1c0>
 80076b4:	08007f7d 	.word	0x08007f7d
 80076b8:	08007f87 	.word	0x08007f87
 80076bc:	00000000 	.word	0x00000000
 80076c0:	08007419 	.word	0x08007419
 80076c4:	08007f83 	.word	0x08007f83

080076c8 <_printf_common>:
 80076c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076cc:	4616      	mov	r6, r2
 80076ce:	4698      	mov	r8, r3
 80076d0:	688a      	ldr	r2, [r1, #8]
 80076d2:	690b      	ldr	r3, [r1, #16]
 80076d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076d8:	4293      	cmp	r3, r2
 80076da:	bfb8      	it	lt
 80076dc:	4613      	movlt	r3, r2
 80076de:	6033      	str	r3, [r6, #0]
 80076e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076e4:	4607      	mov	r7, r0
 80076e6:	460c      	mov	r4, r1
 80076e8:	b10a      	cbz	r2, 80076ee <_printf_common+0x26>
 80076ea:	3301      	adds	r3, #1
 80076ec:	6033      	str	r3, [r6, #0]
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	0699      	lsls	r1, r3, #26
 80076f2:	bf42      	ittt	mi
 80076f4:	6833      	ldrmi	r3, [r6, #0]
 80076f6:	3302      	addmi	r3, #2
 80076f8:	6033      	strmi	r3, [r6, #0]
 80076fa:	6825      	ldr	r5, [r4, #0]
 80076fc:	f015 0506 	ands.w	r5, r5, #6
 8007700:	d106      	bne.n	8007710 <_printf_common+0x48>
 8007702:	f104 0a19 	add.w	sl, r4, #25
 8007706:	68e3      	ldr	r3, [r4, #12]
 8007708:	6832      	ldr	r2, [r6, #0]
 800770a:	1a9b      	subs	r3, r3, r2
 800770c:	42ab      	cmp	r3, r5
 800770e:	dc26      	bgt.n	800775e <_printf_common+0x96>
 8007710:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007714:	6822      	ldr	r2, [r4, #0]
 8007716:	3b00      	subs	r3, #0
 8007718:	bf18      	it	ne
 800771a:	2301      	movne	r3, #1
 800771c:	0692      	lsls	r2, r2, #26
 800771e:	d42b      	bmi.n	8007778 <_printf_common+0xb0>
 8007720:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007724:	4641      	mov	r1, r8
 8007726:	4638      	mov	r0, r7
 8007728:	47c8      	blx	r9
 800772a:	3001      	adds	r0, #1
 800772c:	d01e      	beq.n	800776c <_printf_common+0xa4>
 800772e:	6823      	ldr	r3, [r4, #0]
 8007730:	6922      	ldr	r2, [r4, #16]
 8007732:	f003 0306 	and.w	r3, r3, #6
 8007736:	2b04      	cmp	r3, #4
 8007738:	bf02      	ittt	eq
 800773a:	68e5      	ldreq	r5, [r4, #12]
 800773c:	6833      	ldreq	r3, [r6, #0]
 800773e:	1aed      	subeq	r5, r5, r3
 8007740:	68a3      	ldr	r3, [r4, #8]
 8007742:	bf0c      	ite	eq
 8007744:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007748:	2500      	movne	r5, #0
 800774a:	4293      	cmp	r3, r2
 800774c:	bfc4      	itt	gt
 800774e:	1a9b      	subgt	r3, r3, r2
 8007750:	18ed      	addgt	r5, r5, r3
 8007752:	2600      	movs	r6, #0
 8007754:	341a      	adds	r4, #26
 8007756:	42b5      	cmp	r5, r6
 8007758:	d11a      	bne.n	8007790 <_printf_common+0xc8>
 800775a:	2000      	movs	r0, #0
 800775c:	e008      	b.n	8007770 <_printf_common+0xa8>
 800775e:	2301      	movs	r3, #1
 8007760:	4652      	mov	r2, sl
 8007762:	4641      	mov	r1, r8
 8007764:	4638      	mov	r0, r7
 8007766:	47c8      	blx	r9
 8007768:	3001      	adds	r0, #1
 800776a:	d103      	bne.n	8007774 <_printf_common+0xac>
 800776c:	f04f 30ff 	mov.w	r0, #4294967295
 8007770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007774:	3501      	adds	r5, #1
 8007776:	e7c6      	b.n	8007706 <_printf_common+0x3e>
 8007778:	18e1      	adds	r1, r4, r3
 800777a:	1c5a      	adds	r2, r3, #1
 800777c:	2030      	movs	r0, #48	@ 0x30
 800777e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007782:	4422      	add	r2, r4
 8007784:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007788:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800778c:	3302      	adds	r3, #2
 800778e:	e7c7      	b.n	8007720 <_printf_common+0x58>
 8007790:	2301      	movs	r3, #1
 8007792:	4622      	mov	r2, r4
 8007794:	4641      	mov	r1, r8
 8007796:	4638      	mov	r0, r7
 8007798:	47c8      	blx	r9
 800779a:	3001      	adds	r0, #1
 800779c:	d0e6      	beq.n	800776c <_printf_common+0xa4>
 800779e:	3601      	adds	r6, #1
 80077a0:	e7d9      	b.n	8007756 <_printf_common+0x8e>
	...

080077a4 <_printf_i>:
 80077a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077a8:	7e0f      	ldrb	r7, [r1, #24]
 80077aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077ac:	2f78      	cmp	r7, #120	@ 0x78
 80077ae:	4691      	mov	r9, r2
 80077b0:	4680      	mov	r8, r0
 80077b2:	460c      	mov	r4, r1
 80077b4:	469a      	mov	sl, r3
 80077b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077ba:	d807      	bhi.n	80077cc <_printf_i+0x28>
 80077bc:	2f62      	cmp	r7, #98	@ 0x62
 80077be:	d80a      	bhi.n	80077d6 <_printf_i+0x32>
 80077c0:	2f00      	cmp	r7, #0
 80077c2:	f000 80d1 	beq.w	8007968 <_printf_i+0x1c4>
 80077c6:	2f58      	cmp	r7, #88	@ 0x58
 80077c8:	f000 80b8 	beq.w	800793c <_printf_i+0x198>
 80077cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077d4:	e03a      	b.n	800784c <_printf_i+0xa8>
 80077d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077da:	2b15      	cmp	r3, #21
 80077dc:	d8f6      	bhi.n	80077cc <_printf_i+0x28>
 80077de:	a101      	add	r1, pc, #4	@ (adr r1, 80077e4 <_printf_i+0x40>)
 80077e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077e4:	0800783d 	.word	0x0800783d
 80077e8:	08007851 	.word	0x08007851
 80077ec:	080077cd 	.word	0x080077cd
 80077f0:	080077cd 	.word	0x080077cd
 80077f4:	080077cd 	.word	0x080077cd
 80077f8:	080077cd 	.word	0x080077cd
 80077fc:	08007851 	.word	0x08007851
 8007800:	080077cd 	.word	0x080077cd
 8007804:	080077cd 	.word	0x080077cd
 8007808:	080077cd 	.word	0x080077cd
 800780c:	080077cd 	.word	0x080077cd
 8007810:	0800794f 	.word	0x0800794f
 8007814:	0800787b 	.word	0x0800787b
 8007818:	08007909 	.word	0x08007909
 800781c:	080077cd 	.word	0x080077cd
 8007820:	080077cd 	.word	0x080077cd
 8007824:	08007971 	.word	0x08007971
 8007828:	080077cd 	.word	0x080077cd
 800782c:	0800787b 	.word	0x0800787b
 8007830:	080077cd 	.word	0x080077cd
 8007834:	080077cd 	.word	0x080077cd
 8007838:	08007911 	.word	0x08007911
 800783c:	6833      	ldr	r3, [r6, #0]
 800783e:	1d1a      	adds	r2, r3, #4
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6032      	str	r2, [r6, #0]
 8007844:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007848:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800784c:	2301      	movs	r3, #1
 800784e:	e09c      	b.n	800798a <_printf_i+0x1e6>
 8007850:	6833      	ldr	r3, [r6, #0]
 8007852:	6820      	ldr	r0, [r4, #0]
 8007854:	1d19      	adds	r1, r3, #4
 8007856:	6031      	str	r1, [r6, #0]
 8007858:	0606      	lsls	r6, r0, #24
 800785a:	d501      	bpl.n	8007860 <_printf_i+0xbc>
 800785c:	681d      	ldr	r5, [r3, #0]
 800785e:	e003      	b.n	8007868 <_printf_i+0xc4>
 8007860:	0645      	lsls	r5, r0, #25
 8007862:	d5fb      	bpl.n	800785c <_printf_i+0xb8>
 8007864:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007868:	2d00      	cmp	r5, #0
 800786a:	da03      	bge.n	8007874 <_printf_i+0xd0>
 800786c:	232d      	movs	r3, #45	@ 0x2d
 800786e:	426d      	negs	r5, r5
 8007870:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007874:	4858      	ldr	r0, [pc, #352]	@ (80079d8 <_printf_i+0x234>)
 8007876:	230a      	movs	r3, #10
 8007878:	e011      	b.n	800789e <_printf_i+0xfa>
 800787a:	6821      	ldr	r1, [r4, #0]
 800787c:	6833      	ldr	r3, [r6, #0]
 800787e:	0608      	lsls	r0, r1, #24
 8007880:	f853 5b04 	ldr.w	r5, [r3], #4
 8007884:	d402      	bmi.n	800788c <_printf_i+0xe8>
 8007886:	0649      	lsls	r1, r1, #25
 8007888:	bf48      	it	mi
 800788a:	b2ad      	uxthmi	r5, r5
 800788c:	2f6f      	cmp	r7, #111	@ 0x6f
 800788e:	4852      	ldr	r0, [pc, #328]	@ (80079d8 <_printf_i+0x234>)
 8007890:	6033      	str	r3, [r6, #0]
 8007892:	bf14      	ite	ne
 8007894:	230a      	movne	r3, #10
 8007896:	2308      	moveq	r3, #8
 8007898:	2100      	movs	r1, #0
 800789a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800789e:	6866      	ldr	r6, [r4, #4]
 80078a0:	60a6      	str	r6, [r4, #8]
 80078a2:	2e00      	cmp	r6, #0
 80078a4:	db05      	blt.n	80078b2 <_printf_i+0x10e>
 80078a6:	6821      	ldr	r1, [r4, #0]
 80078a8:	432e      	orrs	r6, r5
 80078aa:	f021 0104 	bic.w	r1, r1, #4
 80078ae:	6021      	str	r1, [r4, #0]
 80078b0:	d04b      	beq.n	800794a <_printf_i+0x1a6>
 80078b2:	4616      	mov	r6, r2
 80078b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80078b8:	fb03 5711 	mls	r7, r3, r1, r5
 80078bc:	5dc7      	ldrb	r7, [r0, r7]
 80078be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078c2:	462f      	mov	r7, r5
 80078c4:	42bb      	cmp	r3, r7
 80078c6:	460d      	mov	r5, r1
 80078c8:	d9f4      	bls.n	80078b4 <_printf_i+0x110>
 80078ca:	2b08      	cmp	r3, #8
 80078cc:	d10b      	bne.n	80078e6 <_printf_i+0x142>
 80078ce:	6823      	ldr	r3, [r4, #0]
 80078d0:	07df      	lsls	r7, r3, #31
 80078d2:	d508      	bpl.n	80078e6 <_printf_i+0x142>
 80078d4:	6923      	ldr	r3, [r4, #16]
 80078d6:	6861      	ldr	r1, [r4, #4]
 80078d8:	4299      	cmp	r1, r3
 80078da:	bfde      	ittt	le
 80078dc:	2330      	movle	r3, #48	@ 0x30
 80078de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078e6:	1b92      	subs	r2, r2, r6
 80078e8:	6122      	str	r2, [r4, #16]
 80078ea:	f8cd a000 	str.w	sl, [sp]
 80078ee:	464b      	mov	r3, r9
 80078f0:	aa03      	add	r2, sp, #12
 80078f2:	4621      	mov	r1, r4
 80078f4:	4640      	mov	r0, r8
 80078f6:	f7ff fee7 	bl	80076c8 <_printf_common>
 80078fa:	3001      	adds	r0, #1
 80078fc:	d14a      	bne.n	8007994 <_printf_i+0x1f0>
 80078fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007902:	b004      	add	sp, #16
 8007904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	f043 0320 	orr.w	r3, r3, #32
 800790e:	6023      	str	r3, [r4, #0]
 8007910:	4832      	ldr	r0, [pc, #200]	@ (80079dc <_printf_i+0x238>)
 8007912:	2778      	movs	r7, #120	@ 0x78
 8007914:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007918:	6823      	ldr	r3, [r4, #0]
 800791a:	6831      	ldr	r1, [r6, #0]
 800791c:	061f      	lsls	r7, r3, #24
 800791e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007922:	d402      	bmi.n	800792a <_printf_i+0x186>
 8007924:	065f      	lsls	r7, r3, #25
 8007926:	bf48      	it	mi
 8007928:	b2ad      	uxthmi	r5, r5
 800792a:	6031      	str	r1, [r6, #0]
 800792c:	07d9      	lsls	r1, r3, #31
 800792e:	bf44      	itt	mi
 8007930:	f043 0320 	orrmi.w	r3, r3, #32
 8007934:	6023      	strmi	r3, [r4, #0]
 8007936:	b11d      	cbz	r5, 8007940 <_printf_i+0x19c>
 8007938:	2310      	movs	r3, #16
 800793a:	e7ad      	b.n	8007898 <_printf_i+0xf4>
 800793c:	4826      	ldr	r0, [pc, #152]	@ (80079d8 <_printf_i+0x234>)
 800793e:	e7e9      	b.n	8007914 <_printf_i+0x170>
 8007940:	6823      	ldr	r3, [r4, #0]
 8007942:	f023 0320 	bic.w	r3, r3, #32
 8007946:	6023      	str	r3, [r4, #0]
 8007948:	e7f6      	b.n	8007938 <_printf_i+0x194>
 800794a:	4616      	mov	r6, r2
 800794c:	e7bd      	b.n	80078ca <_printf_i+0x126>
 800794e:	6833      	ldr	r3, [r6, #0]
 8007950:	6825      	ldr	r5, [r4, #0]
 8007952:	6961      	ldr	r1, [r4, #20]
 8007954:	1d18      	adds	r0, r3, #4
 8007956:	6030      	str	r0, [r6, #0]
 8007958:	062e      	lsls	r6, r5, #24
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	d501      	bpl.n	8007962 <_printf_i+0x1be>
 800795e:	6019      	str	r1, [r3, #0]
 8007960:	e002      	b.n	8007968 <_printf_i+0x1c4>
 8007962:	0668      	lsls	r0, r5, #25
 8007964:	d5fb      	bpl.n	800795e <_printf_i+0x1ba>
 8007966:	8019      	strh	r1, [r3, #0]
 8007968:	2300      	movs	r3, #0
 800796a:	6123      	str	r3, [r4, #16]
 800796c:	4616      	mov	r6, r2
 800796e:	e7bc      	b.n	80078ea <_printf_i+0x146>
 8007970:	6833      	ldr	r3, [r6, #0]
 8007972:	1d1a      	adds	r2, r3, #4
 8007974:	6032      	str	r2, [r6, #0]
 8007976:	681e      	ldr	r6, [r3, #0]
 8007978:	6862      	ldr	r2, [r4, #4]
 800797a:	2100      	movs	r1, #0
 800797c:	4630      	mov	r0, r6
 800797e:	f7f8 fc27 	bl	80001d0 <memchr>
 8007982:	b108      	cbz	r0, 8007988 <_printf_i+0x1e4>
 8007984:	1b80      	subs	r0, r0, r6
 8007986:	6060      	str	r0, [r4, #4]
 8007988:	6863      	ldr	r3, [r4, #4]
 800798a:	6123      	str	r3, [r4, #16]
 800798c:	2300      	movs	r3, #0
 800798e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007992:	e7aa      	b.n	80078ea <_printf_i+0x146>
 8007994:	6923      	ldr	r3, [r4, #16]
 8007996:	4632      	mov	r2, r6
 8007998:	4649      	mov	r1, r9
 800799a:	4640      	mov	r0, r8
 800799c:	47d0      	blx	sl
 800799e:	3001      	adds	r0, #1
 80079a0:	d0ad      	beq.n	80078fe <_printf_i+0x15a>
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	079b      	lsls	r3, r3, #30
 80079a6:	d413      	bmi.n	80079d0 <_printf_i+0x22c>
 80079a8:	68e0      	ldr	r0, [r4, #12]
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	4298      	cmp	r0, r3
 80079ae:	bfb8      	it	lt
 80079b0:	4618      	movlt	r0, r3
 80079b2:	e7a6      	b.n	8007902 <_printf_i+0x15e>
 80079b4:	2301      	movs	r3, #1
 80079b6:	4632      	mov	r2, r6
 80079b8:	4649      	mov	r1, r9
 80079ba:	4640      	mov	r0, r8
 80079bc:	47d0      	blx	sl
 80079be:	3001      	adds	r0, #1
 80079c0:	d09d      	beq.n	80078fe <_printf_i+0x15a>
 80079c2:	3501      	adds	r5, #1
 80079c4:	68e3      	ldr	r3, [r4, #12]
 80079c6:	9903      	ldr	r1, [sp, #12]
 80079c8:	1a5b      	subs	r3, r3, r1
 80079ca:	42ab      	cmp	r3, r5
 80079cc:	dcf2      	bgt.n	80079b4 <_printf_i+0x210>
 80079ce:	e7eb      	b.n	80079a8 <_printf_i+0x204>
 80079d0:	2500      	movs	r5, #0
 80079d2:	f104 0619 	add.w	r6, r4, #25
 80079d6:	e7f5      	b.n	80079c4 <_printf_i+0x220>
 80079d8:	08007f8e 	.word	0x08007f8e
 80079dc:	08007f9f 	.word	0x08007f9f

080079e0 <__sflush_r>:
 80079e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e8:	0716      	lsls	r6, r2, #28
 80079ea:	4605      	mov	r5, r0
 80079ec:	460c      	mov	r4, r1
 80079ee:	d454      	bmi.n	8007a9a <__sflush_r+0xba>
 80079f0:	684b      	ldr	r3, [r1, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	dc02      	bgt.n	80079fc <__sflush_r+0x1c>
 80079f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	dd48      	ble.n	8007a8e <__sflush_r+0xae>
 80079fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079fe:	2e00      	cmp	r6, #0
 8007a00:	d045      	beq.n	8007a8e <__sflush_r+0xae>
 8007a02:	2300      	movs	r3, #0
 8007a04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a08:	682f      	ldr	r7, [r5, #0]
 8007a0a:	6a21      	ldr	r1, [r4, #32]
 8007a0c:	602b      	str	r3, [r5, #0]
 8007a0e:	d030      	beq.n	8007a72 <__sflush_r+0x92>
 8007a10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a12:	89a3      	ldrh	r3, [r4, #12]
 8007a14:	0759      	lsls	r1, r3, #29
 8007a16:	d505      	bpl.n	8007a24 <__sflush_r+0x44>
 8007a18:	6863      	ldr	r3, [r4, #4]
 8007a1a:	1ad2      	subs	r2, r2, r3
 8007a1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a1e:	b10b      	cbz	r3, 8007a24 <__sflush_r+0x44>
 8007a20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a22:	1ad2      	subs	r2, r2, r3
 8007a24:	2300      	movs	r3, #0
 8007a26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a28:	6a21      	ldr	r1, [r4, #32]
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	47b0      	blx	r6
 8007a2e:	1c43      	adds	r3, r0, #1
 8007a30:	89a3      	ldrh	r3, [r4, #12]
 8007a32:	d106      	bne.n	8007a42 <__sflush_r+0x62>
 8007a34:	6829      	ldr	r1, [r5, #0]
 8007a36:	291d      	cmp	r1, #29
 8007a38:	d82b      	bhi.n	8007a92 <__sflush_r+0xb2>
 8007a3a:	4a2a      	ldr	r2, [pc, #168]	@ (8007ae4 <__sflush_r+0x104>)
 8007a3c:	40ca      	lsrs	r2, r1
 8007a3e:	07d6      	lsls	r6, r2, #31
 8007a40:	d527      	bpl.n	8007a92 <__sflush_r+0xb2>
 8007a42:	2200      	movs	r2, #0
 8007a44:	6062      	str	r2, [r4, #4]
 8007a46:	04d9      	lsls	r1, r3, #19
 8007a48:	6922      	ldr	r2, [r4, #16]
 8007a4a:	6022      	str	r2, [r4, #0]
 8007a4c:	d504      	bpl.n	8007a58 <__sflush_r+0x78>
 8007a4e:	1c42      	adds	r2, r0, #1
 8007a50:	d101      	bne.n	8007a56 <__sflush_r+0x76>
 8007a52:	682b      	ldr	r3, [r5, #0]
 8007a54:	b903      	cbnz	r3, 8007a58 <__sflush_r+0x78>
 8007a56:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a5a:	602f      	str	r7, [r5, #0]
 8007a5c:	b1b9      	cbz	r1, 8007a8e <__sflush_r+0xae>
 8007a5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a62:	4299      	cmp	r1, r3
 8007a64:	d002      	beq.n	8007a6c <__sflush_r+0x8c>
 8007a66:	4628      	mov	r0, r5
 8007a68:	f7ff fc8c 	bl	8007384 <_free_r>
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a70:	e00d      	b.n	8007a8e <__sflush_r+0xae>
 8007a72:	2301      	movs	r3, #1
 8007a74:	4628      	mov	r0, r5
 8007a76:	47b0      	blx	r6
 8007a78:	4602      	mov	r2, r0
 8007a7a:	1c50      	adds	r0, r2, #1
 8007a7c:	d1c9      	bne.n	8007a12 <__sflush_r+0x32>
 8007a7e:	682b      	ldr	r3, [r5, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d0c6      	beq.n	8007a12 <__sflush_r+0x32>
 8007a84:	2b1d      	cmp	r3, #29
 8007a86:	d001      	beq.n	8007a8c <__sflush_r+0xac>
 8007a88:	2b16      	cmp	r3, #22
 8007a8a:	d11e      	bne.n	8007aca <__sflush_r+0xea>
 8007a8c:	602f      	str	r7, [r5, #0]
 8007a8e:	2000      	movs	r0, #0
 8007a90:	e022      	b.n	8007ad8 <__sflush_r+0xf8>
 8007a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a96:	b21b      	sxth	r3, r3
 8007a98:	e01b      	b.n	8007ad2 <__sflush_r+0xf2>
 8007a9a:	690f      	ldr	r7, [r1, #16]
 8007a9c:	2f00      	cmp	r7, #0
 8007a9e:	d0f6      	beq.n	8007a8e <__sflush_r+0xae>
 8007aa0:	0793      	lsls	r3, r2, #30
 8007aa2:	680e      	ldr	r6, [r1, #0]
 8007aa4:	bf08      	it	eq
 8007aa6:	694b      	ldreq	r3, [r1, #20]
 8007aa8:	600f      	str	r7, [r1, #0]
 8007aaa:	bf18      	it	ne
 8007aac:	2300      	movne	r3, #0
 8007aae:	eba6 0807 	sub.w	r8, r6, r7
 8007ab2:	608b      	str	r3, [r1, #8]
 8007ab4:	f1b8 0f00 	cmp.w	r8, #0
 8007ab8:	dde9      	ble.n	8007a8e <__sflush_r+0xae>
 8007aba:	6a21      	ldr	r1, [r4, #32]
 8007abc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007abe:	4643      	mov	r3, r8
 8007ac0:	463a      	mov	r2, r7
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	47b0      	blx	r6
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	dc08      	bgt.n	8007adc <__sflush_r+0xfc>
 8007aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ad2:	81a3      	strh	r3, [r4, #12]
 8007ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007adc:	4407      	add	r7, r0
 8007ade:	eba8 0800 	sub.w	r8, r8, r0
 8007ae2:	e7e7      	b.n	8007ab4 <__sflush_r+0xd4>
 8007ae4:	20400001 	.word	0x20400001

08007ae8 <_fflush_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	690b      	ldr	r3, [r1, #16]
 8007aec:	4605      	mov	r5, r0
 8007aee:	460c      	mov	r4, r1
 8007af0:	b913      	cbnz	r3, 8007af8 <_fflush_r+0x10>
 8007af2:	2500      	movs	r5, #0
 8007af4:	4628      	mov	r0, r5
 8007af6:	bd38      	pop	{r3, r4, r5, pc}
 8007af8:	b118      	cbz	r0, 8007b02 <_fflush_r+0x1a>
 8007afa:	6a03      	ldr	r3, [r0, #32]
 8007afc:	b90b      	cbnz	r3, 8007b02 <_fflush_r+0x1a>
 8007afe:	f7ff f9a7 	bl	8006e50 <__sinit>
 8007b02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d0f3      	beq.n	8007af2 <_fflush_r+0xa>
 8007b0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b0c:	07d0      	lsls	r0, r2, #31
 8007b0e:	d404      	bmi.n	8007b1a <_fflush_r+0x32>
 8007b10:	0599      	lsls	r1, r3, #22
 8007b12:	d402      	bmi.n	8007b1a <_fflush_r+0x32>
 8007b14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b16:	f7ff fc24 	bl	8007362 <__retarget_lock_acquire_recursive>
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	f7ff ff5f 	bl	80079e0 <__sflush_r>
 8007b22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b24:	07da      	lsls	r2, r3, #31
 8007b26:	4605      	mov	r5, r0
 8007b28:	d4e4      	bmi.n	8007af4 <_fflush_r+0xc>
 8007b2a:	89a3      	ldrh	r3, [r4, #12]
 8007b2c:	059b      	lsls	r3, r3, #22
 8007b2e:	d4e1      	bmi.n	8007af4 <_fflush_r+0xc>
 8007b30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b32:	f7ff fc17 	bl	8007364 <__retarget_lock_release_recursive>
 8007b36:	e7dd      	b.n	8007af4 <_fflush_r+0xc>

08007b38 <__swhatbuf_r>:
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b40:	2900      	cmp	r1, #0
 8007b42:	b096      	sub	sp, #88	@ 0x58
 8007b44:	4615      	mov	r5, r2
 8007b46:	461e      	mov	r6, r3
 8007b48:	da0d      	bge.n	8007b66 <__swhatbuf_r+0x2e>
 8007b4a:	89a3      	ldrh	r3, [r4, #12]
 8007b4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b50:	f04f 0100 	mov.w	r1, #0
 8007b54:	bf14      	ite	ne
 8007b56:	2340      	movne	r3, #64	@ 0x40
 8007b58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	6031      	str	r1, [r6, #0]
 8007b60:	602b      	str	r3, [r5, #0]
 8007b62:	b016      	add	sp, #88	@ 0x58
 8007b64:	bd70      	pop	{r4, r5, r6, pc}
 8007b66:	466a      	mov	r2, sp
 8007b68:	f000 f862 	bl	8007c30 <_fstat_r>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	dbec      	blt.n	8007b4a <__swhatbuf_r+0x12>
 8007b70:	9901      	ldr	r1, [sp, #4]
 8007b72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007b76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007b7a:	4259      	negs	r1, r3
 8007b7c:	4159      	adcs	r1, r3
 8007b7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b82:	e7eb      	b.n	8007b5c <__swhatbuf_r+0x24>

08007b84 <__smakebuf_r>:
 8007b84:	898b      	ldrh	r3, [r1, #12]
 8007b86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b88:	079d      	lsls	r5, r3, #30
 8007b8a:	4606      	mov	r6, r0
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	d507      	bpl.n	8007ba0 <__smakebuf_r+0x1c>
 8007b90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	6123      	str	r3, [r4, #16]
 8007b98:	2301      	movs	r3, #1
 8007b9a:	6163      	str	r3, [r4, #20]
 8007b9c:	b003      	add	sp, #12
 8007b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ba0:	ab01      	add	r3, sp, #4
 8007ba2:	466a      	mov	r2, sp
 8007ba4:	f7ff ffc8 	bl	8007b38 <__swhatbuf_r>
 8007ba8:	9f00      	ldr	r7, [sp, #0]
 8007baa:	4605      	mov	r5, r0
 8007bac:	4639      	mov	r1, r7
 8007bae:	4630      	mov	r0, r6
 8007bb0:	f7fe ffb2 	bl	8006b18 <_malloc_r>
 8007bb4:	b948      	cbnz	r0, 8007bca <__smakebuf_r+0x46>
 8007bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bba:	059a      	lsls	r2, r3, #22
 8007bbc:	d4ee      	bmi.n	8007b9c <__smakebuf_r+0x18>
 8007bbe:	f023 0303 	bic.w	r3, r3, #3
 8007bc2:	f043 0302 	orr.w	r3, r3, #2
 8007bc6:	81a3      	strh	r3, [r4, #12]
 8007bc8:	e7e2      	b.n	8007b90 <__smakebuf_r+0xc>
 8007bca:	89a3      	ldrh	r3, [r4, #12]
 8007bcc:	6020      	str	r0, [r4, #0]
 8007bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bd2:	81a3      	strh	r3, [r4, #12]
 8007bd4:	9b01      	ldr	r3, [sp, #4]
 8007bd6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007bda:	b15b      	cbz	r3, 8007bf4 <__smakebuf_r+0x70>
 8007bdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007be0:	4630      	mov	r0, r6
 8007be2:	f000 f837 	bl	8007c54 <_isatty_r>
 8007be6:	b128      	cbz	r0, 8007bf4 <__smakebuf_r+0x70>
 8007be8:	89a3      	ldrh	r3, [r4, #12]
 8007bea:	f023 0303 	bic.w	r3, r3, #3
 8007bee:	f043 0301 	orr.w	r3, r3, #1
 8007bf2:	81a3      	strh	r3, [r4, #12]
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	431d      	orrs	r5, r3
 8007bf8:	81a5      	strh	r5, [r4, #12]
 8007bfa:	e7cf      	b.n	8007b9c <__smakebuf_r+0x18>

08007bfc <memmove>:
 8007bfc:	4288      	cmp	r0, r1
 8007bfe:	b510      	push	{r4, lr}
 8007c00:	eb01 0402 	add.w	r4, r1, r2
 8007c04:	d902      	bls.n	8007c0c <memmove+0x10>
 8007c06:	4284      	cmp	r4, r0
 8007c08:	4623      	mov	r3, r4
 8007c0a:	d807      	bhi.n	8007c1c <memmove+0x20>
 8007c0c:	1e43      	subs	r3, r0, #1
 8007c0e:	42a1      	cmp	r1, r4
 8007c10:	d008      	beq.n	8007c24 <memmove+0x28>
 8007c12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c1a:	e7f8      	b.n	8007c0e <memmove+0x12>
 8007c1c:	4402      	add	r2, r0
 8007c1e:	4601      	mov	r1, r0
 8007c20:	428a      	cmp	r2, r1
 8007c22:	d100      	bne.n	8007c26 <memmove+0x2a>
 8007c24:	bd10      	pop	{r4, pc}
 8007c26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c2e:	e7f7      	b.n	8007c20 <memmove+0x24>

08007c30 <_fstat_r>:
 8007c30:	b538      	push	{r3, r4, r5, lr}
 8007c32:	4d07      	ldr	r5, [pc, #28]	@ (8007c50 <_fstat_r+0x20>)
 8007c34:	2300      	movs	r3, #0
 8007c36:	4604      	mov	r4, r0
 8007c38:	4608      	mov	r0, r1
 8007c3a:	4611      	mov	r1, r2
 8007c3c:	602b      	str	r3, [r5, #0]
 8007c3e:	f7f8 fffe 	bl	8000c3e <_fstat>
 8007c42:	1c43      	adds	r3, r0, #1
 8007c44:	d102      	bne.n	8007c4c <_fstat_r+0x1c>
 8007c46:	682b      	ldr	r3, [r5, #0]
 8007c48:	b103      	cbz	r3, 8007c4c <_fstat_r+0x1c>
 8007c4a:	6023      	str	r3, [r4, #0]
 8007c4c:	bd38      	pop	{r3, r4, r5, pc}
 8007c4e:	bf00      	nop
 8007c50:	200012e0 	.word	0x200012e0

08007c54 <_isatty_r>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	4d06      	ldr	r5, [pc, #24]	@ (8007c70 <_isatty_r+0x1c>)
 8007c58:	2300      	movs	r3, #0
 8007c5a:	4604      	mov	r4, r0
 8007c5c:	4608      	mov	r0, r1
 8007c5e:	602b      	str	r3, [r5, #0]
 8007c60:	f7f8 fffd 	bl	8000c5e <_isatty>
 8007c64:	1c43      	adds	r3, r0, #1
 8007c66:	d102      	bne.n	8007c6e <_isatty_r+0x1a>
 8007c68:	682b      	ldr	r3, [r5, #0]
 8007c6a:	b103      	cbz	r3, 8007c6e <_isatty_r+0x1a>
 8007c6c:	6023      	str	r3, [r4, #0]
 8007c6e:	bd38      	pop	{r3, r4, r5, pc}
 8007c70:	200012e0 	.word	0x200012e0

08007c74 <_realloc_r>:
 8007c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c78:	4607      	mov	r7, r0
 8007c7a:	4614      	mov	r4, r2
 8007c7c:	460d      	mov	r5, r1
 8007c7e:	b921      	cbnz	r1, 8007c8a <_realloc_r+0x16>
 8007c80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c84:	4611      	mov	r1, r2
 8007c86:	f7fe bf47 	b.w	8006b18 <_malloc_r>
 8007c8a:	b92a      	cbnz	r2, 8007c98 <_realloc_r+0x24>
 8007c8c:	f7ff fb7a 	bl	8007384 <_free_r>
 8007c90:	4625      	mov	r5, r4
 8007c92:	4628      	mov	r0, r5
 8007c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c98:	f000 f81a 	bl	8007cd0 <_malloc_usable_size_r>
 8007c9c:	4284      	cmp	r4, r0
 8007c9e:	4606      	mov	r6, r0
 8007ca0:	d802      	bhi.n	8007ca8 <_realloc_r+0x34>
 8007ca2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ca6:	d8f4      	bhi.n	8007c92 <_realloc_r+0x1e>
 8007ca8:	4621      	mov	r1, r4
 8007caa:	4638      	mov	r0, r7
 8007cac:	f7fe ff34 	bl	8006b18 <_malloc_r>
 8007cb0:	4680      	mov	r8, r0
 8007cb2:	b908      	cbnz	r0, 8007cb8 <_realloc_r+0x44>
 8007cb4:	4645      	mov	r5, r8
 8007cb6:	e7ec      	b.n	8007c92 <_realloc_r+0x1e>
 8007cb8:	42b4      	cmp	r4, r6
 8007cba:	4622      	mov	r2, r4
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	bf28      	it	cs
 8007cc0:	4632      	movcs	r2, r6
 8007cc2:	f7ff fb50 	bl	8007366 <memcpy>
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	4638      	mov	r0, r7
 8007cca:	f7ff fb5b 	bl	8007384 <_free_r>
 8007cce:	e7f1      	b.n	8007cb4 <_realloc_r+0x40>

08007cd0 <_malloc_usable_size_r>:
 8007cd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cd4:	1f18      	subs	r0, r3, #4
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	bfbc      	itt	lt
 8007cda:	580b      	ldrlt	r3, [r1, r0]
 8007cdc:	18c0      	addlt	r0, r0, r3
 8007cde:	4770      	bx	lr

08007ce0 <_init>:
 8007ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce2:	bf00      	nop
 8007ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ce6:	bc08      	pop	{r3}
 8007ce8:	469e      	mov	lr, r3
 8007cea:	4770      	bx	lr

08007cec <_fini>:
 8007cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cee:	bf00      	nop
 8007cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cf2:	bc08      	pop	{r3}
 8007cf4:	469e      	mov	lr, r3
 8007cf6:	4770      	bx	lr
