{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 15:08:24 2018 " "Info: Processing started: Mon May 21 15:08:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 2439 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "175 175 " "Critical Warning: No exact pin location assignment(s) for 175 pins of 175 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[7\] " "Info: Pin ramAddr\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[6\] " "Info: Pin ramAddr\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[5\] " "Info: Pin ramAddr\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[4\] " "Info: Pin ramAddr\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[3\] " "Info: Pin ramAddr\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[2\] " "Info: Pin ramAddr\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[1\] " "Info: Pin ramAddr\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddr\[0\] " "Info: Pin ramAddr\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ramAddr[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 656 832 88 "ramAddr\[7..0\]" "" } { 656 272 339 672 "ramAddr\[7..0\]" "" } { 64 560 656 80 "ramAddr\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[14\] " "Info: Pin Ax\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[13\] " "Info: Pin Ax\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[12\] " "Info: Pin Ax\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[11\] " "Info: Pin Ax\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[10\] " "Info: Pin Ax\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[9\] " "Info: Pin Ax\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[8\] " "Info: Pin Ax\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[7\] " "Info: Pin Ax\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[6\] " "Info: Pin Ax\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[5\] " "Info: Pin Ax\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[4\] " "Info: Pin Ax\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[3\] " "Info: Pin Ax\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[2\] " "Info: Pin Ax\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[1\] " "Info: Pin Ax\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ax\[0\] " "Info: Pin Ax\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Ax[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 392 560 736 408 "Ax\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ax[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_command\[5\] " "Info: Pin debug_command\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_command\[4\] " "Info: Pin debug_command\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_command\[3\] " "Info: Pin debug_command\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_command\[2\] " "Info: Pin debug_command\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_command\[1\] " "Info: Pin debug_command\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_command\[0\] " "Info: Pin debug_command\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[14\] " "Info: Pin debug_control\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[13\] " "Info: Pin debug_control\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[12\] " "Info: Pin debug_control\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[11\] " "Info: Pin debug_control\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[10\] " "Info: Pin debug_control\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[9\] " "Info: Pin debug_control\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[8\] " "Info: Pin debug_control\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[7\] " "Info: Pin debug_control\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[6\] " "Info: Pin debug_control\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[5\] " "Info: Pin debug_control\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[4\] " "Info: Pin debug_control\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[3\] " "Info: Pin debug_control\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[2\] " "Info: Pin debug_control\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[1\] " "Info: Pin debug_control\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_control\[0\] " "Info: Pin debug_control\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[14\] " "Info: Pin debug_CPUdata\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[13\] " "Info: Pin debug_CPUdata\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[12\] " "Info: Pin debug_CPUdata\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[11\] " "Info: Pin debug_CPUdata\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[10\] " "Info: Pin debug_CPUdata\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[9\] " "Info: Pin debug_CPUdata\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[8\] " "Info: Pin debug_CPUdata\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[7\] " "Info: Pin debug_CPUdata\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[6\] " "Info: Pin debug_CPUdata\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[5\] " "Info: Pin debug_CPUdata\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[4\] " "Info: Pin debug_CPUdata\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[3\] " "Info: Pin debug_CPUdata\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[2\] " "Info: Pin debug_CPUdata\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[1\] " "Info: Pin debug_CPUdata\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_CPUdata\[0\] " "Info: Pin debug_CPUdata\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_CPUdata[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 280 712 888 296 "debug_CPUdata\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_CPUdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[7\] " "Info: Pin debug_outAR1\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 696 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[6\] " "Info: Pin debug_outAR1\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 697 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[5\] " "Info: Pin debug_outAR1\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 698 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[4\] " "Info: Pin debug_outAR1\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 699 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[3\] " "Info: Pin debug_outAR1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 700 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[2\] " "Info: Pin debug_outAR1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[1\] " "Info: Pin debug_outAR1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 702 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_outAR1\[0\] " "Info: Pin debug_outAR1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_outAR1[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 328 712 904 344 "debug_outAR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_outAR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 703 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[14\] " "Info: Pin debug_ramData\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 704 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[13\] " "Info: Pin debug_ramData\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 705 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[12\] " "Info: Pin debug_ramData\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 706 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[11\] " "Info: Pin debug_ramData\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[10\] " "Info: Pin debug_ramData\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 708 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[9\] " "Info: Pin debug_ramData\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 709 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[8\] " "Info: Pin debug_ramData\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[7\] " "Info: Pin debug_ramData\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 711 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[6\] " "Info: Pin debug_ramData\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 712 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[5\] " "Info: Pin debug_ramData\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 713 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[4\] " "Info: Pin debug_ramData\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 714 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[3\] " "Info: Pin debug_ramData\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[2\] " "Info: Pin debug_ramData\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 716 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[1\] " "Info: Pin debug_ramData\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 717 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_ramData\[0\] " "Info: Pin debug_ramData\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_ramData[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 704 880 1056 720 "debug_ramData\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_ramData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 718 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[14\] " "Info: Pin outALU\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 719 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[13\] " "Info: Pin outALU\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[12\] " "Info: Pin outALU\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[11\] " "Info: Pin outALU\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 722 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[10\] " "Info: Pin outALU\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 723 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[9\] " "Info: Pin outALU\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 724 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[8\] " "Info: Pin outALU\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 725 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[7\] " "Info: Pin outALU\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 726 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[6\] " "Info: Pin outALU\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 727 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[5\] " "Info: Pin outALU\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 728 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[4\] " "Info: Pin outALU\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 729 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[3\] " "Info: Pin outALU\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 730 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[2\] " "Info: Pin outALU\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 731 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[1\] " "Info: Pin outALU\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 732 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outALU\[0\] " "Info: Pin outALU\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { outALU[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 376 560 736 392 "outALU\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { outALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 733 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "work " "Info: Pin work not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { work } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 296 712 888 312 "work" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { work } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 734 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stackFull " "Info: Pin stackFull not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { stackFull } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 168 1176 1352 184 "stackFull" "" } { 144 560 616 160 "stackFull" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { stackFull } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 736 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stackEmpty " "Info: Pin stackEmpty not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { stackEmpty } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 184 1176 1352 200 "stackEmpty" "" } { 160 560 628 176 "stackEmpty" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { stackEmpty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 737 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enCommand " "Info: Pin enCommand not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { enCommand } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 360 584 760 376 "enCommand" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { enCommand } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[14\] " "Info: Pin Bx\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[13\] " "Info: Pin Bx\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[12\] " "Info: Pin Bx\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[11\] " "Info: Pin Bx\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[10\] " "Info: Pin Bx\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[9\] " "Info: Pin Bx\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[8\] " "Info: Pin Bx\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[7\] " "Info: Pin Bx\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[6\] " "Info: Pin Bx\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[5\] " "Info: Pin Bx\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[4\] " "Info: Pin Bx\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[3\] " "Info: Pin Bx\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[2\] " "Info: Pin Bx\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[1\] " "Info: Pin Bx\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bx\[0\] " "Info: Pin Bx\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { Bx[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 408 560 736 424 "Bx\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[7\] " "Info: Pin debug_AR1\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[6\] " "Info: Pin debug_AR1\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[5\] " "Info: Pin debug_AR1\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[4\] " "Info: Pin debug_AR1\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[3\] " "Info: Pin debug_AR1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[2\] " "Info: Pin debug_AR1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[1\] " "Info: Pin debug_AR1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR1\[0\] " "Info: Pin debug_AR1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR1[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 232 712 888 248 "debug_AR1\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[7\] " "Info: Pin debug_AR2\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[6\] " "Info: Pin debug_AR2\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[5\] " "Info: Pin debug_AR2\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[4\] " "Info: Pin debug_AR2\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[3\] " "Info: Pin debug_AR2\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[2\] " "Info: Pin debug_AR2\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[1\] " "Info: Pin debug_AR2\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_AR2\[0\] " "Info: Pin debug_AR2\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_AR2[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 248 712 888 264 "debug_AR2\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_AR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_beats\[3\] " "Info: Pin debug_beats\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_beats[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 264 712 888 280 "debug_beats\[3..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_beats[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_beats\[2\] " "Info: Pin debug_beats\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_beats[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 264 712 888 280 "debug_beats\[3..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_beats[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_beats\[1\] " "Info: Pin debug_beats\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_beats[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 264 712 888 280 "debug_beats\[3..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_beats[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_beats\[0\] " "Info: Pin debug_beats\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_beats[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 264 712 888 280 "debug_beats\[3..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_beats[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[14\] " "Info: Pin debug_DR\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[13\] " "Info: Pin debug_DR\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[12\] " "Info: Pin debug_DR\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[11\] " "Info: Pin debug_DR\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[10\] " "Info: Pin debug_DR\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[9\] " "Info: Pin debug_DR\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[8\] " "Info: Pin debug_DR\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[7\] " "Info: Pin debug_DR\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[6\] " "Info: Pin debug_DR\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[5\] " "Info: Pin debug_DR\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[4\] " "Info: Pin debug_DR\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[3\] " "Info: Pin debug_DR\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[2\] " "Info: Pin debug_DR\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[1\] " "Info: Pin debug_DR\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_DR\[0\] " "Info: Pin debug_DR\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_DR[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 344 712 890 360 "debug_DR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_DR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[7\] " "Info: Pin debug_IP\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[6\] " "Info: Pin debug_IP\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[5\] " "Info: Pin debug_IP\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[4\] " "Info: Pin debug_IP\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[3\] " "Info: Pin debug_IP\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 677 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[2\] " "Info: Pin debug_IP\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 678 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[1\] " "Info: Pin debug_IP\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 679 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IP\[0\] " "Info: Pin debug_IP\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IP[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 200 712 888 216 "debug_IP\[7..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 680 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[14\] " "Info: Pin debug_IR\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 681 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[13\] " "Info: Pin debug_IR\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[12\] " "Info: Pin debug_IR\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[12] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 683 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[11\] " "Info: Pin debug_IR\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[11] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 684 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[10\] " "Info: Pin debug_IR\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[10] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 685 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[9\] " "Info: Pin debug_IR\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[9] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 686 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[8\] " "Info: Pin debug_IR\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[8] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[7\] " "Info: Pin debug_IR\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[7] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 688 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[6\] " "Info: Pin debug_IR\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[6] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 689 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[5\] " "Info: Pin debug_IR\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 690 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[4\] " "Info: Pin debug_IR\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[3\] " "Info: Pin debug_IR\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[2\] " "Info: Pin debug_IR\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 693 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[1\] " "Info: Pin debug_IR\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 694 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_IR\[0\] " "Info: Pin debug_IR\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_IR[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 216 712 888 232 "debug_IR\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 695 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 88 256 88 "clk" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 735 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 433 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 435 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 437 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 439 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1277 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1278 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1279 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1280 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|pop:inst42|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1245 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|pop:inst42|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1246 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 72 88 256 88 "clk" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 735 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|stack:inst1\|inst22  " "Info: Automatically promoted node CPU:inst\|stack:inst1\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/stack.bdf" { { 904 -240 -176 952 "inst22" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 547 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[5\]~3  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[5\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[5\] " "Info: Destination node debug_command\[5\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst46|lpm_bustri:lpm_bustri_component|dout[5]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1761 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_compare4:inst13\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_compare4:inst13\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|SReg:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1306 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|SReg:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1307 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|SReg:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1308 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node CPU:inst\|CU:inst\|SReg:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|SReg:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1309 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[5\]~0 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[5\]~0" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri4:inst28|lpm_bustri:lpm_bustri_component|dout[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1694 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|inst38 " "Info: Destination node CPU:inst\|CU:inst\|inst38" {  } { { "CU.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/CU.bdf" { { 112 1616 1680 160 "inst38" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|inst38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[4\]~1 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[4\]~1" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri4:inst28|lpm_bustri:lpm_bustri_component|dout[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1706 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[3\]~2 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[3\]~2" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri4:inst28|lpm_bustri:lpm_bustri_component|dout[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1718 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[2\]~3 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[2\]~3" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri4:inst28|lpm_bustri:lpm_bustri_component|dout[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1730 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[1\]~4 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri4:inst28\|lpm_bustri:lpm_bustri_component\|dout\[1\]~4" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri4:inst28|lpm_bustri:lpm_bustri_component|dout[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1742 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_i8j.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cmpr_i8j.tdf" 30 18 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_compare4:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1304 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|SReg:inst\|lpm_dff3:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node CPU:inst\|CU:inst\|SReg:inst\|lpm_dff3:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|SReg:inst|lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1331 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|SReg:inst\|lpm_dff3:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node CPU:inst\|CU:inst\|SReg:inst\|lpm_dff3:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|SReg:inst|lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1332 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[5\] " "Info: Destination node debug_command\[5\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[5] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[4\] " "Info: Destination node debug_command\[4\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[4] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[3\] " "Info: Destination node debug_command\[3\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[3] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[2\] " "Info: Destination node debug_command\[2\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[2] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[1\] " "Info: Destination node debug_command\[1\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[1] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_command\[0\] " "Info: Destination node debug_command\[0\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_command[0] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 528 808 984 544 "debug_command\[5..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_command[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_control\[14\] " "Info: Destination node debug_control\[14\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[14] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_control\[13\] " "Info: Destination node debug_control\[13\]" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { debug_control[13] } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 312 712 907 328 "debug_control\[14..0\]" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_control[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1537 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[7\]~36  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[7\]~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[7]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1894 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|inst38  " "Info: Automatically promoted node CPU:inst\|CU:inst\|inst38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/CU.bdf" { { 112 1616 1680 160 "inst38" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|inst38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|inst56  " "Info: Automatically promoted node CPU:inst\|CU:inst\|inst56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/CU.bdf" { { -16 1592 1656 32 "inst56" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|inst56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|inst25~1  " "Info: Automatically promoted node CPU:inst\|CU:inst\|inst25~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst61|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1129 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst61|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1130 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst61|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1127 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst61\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst61|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1128 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[4\]~17 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[4\]~17" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1545 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/CU.bdf" { { -136 1584 1648 -56 "inst25" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|inst25~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1538 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[4\]~18  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[4\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[4]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1546 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]~1  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|not1:inst75|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1095 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|not1:inst75|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1094 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|not1:inst75|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1096 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|not1:inst75\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|not1:inst75|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1097 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[1\]~20 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[1\]~20" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[1]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1553 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[9\]~15 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[9\]~15" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri2:inst67|lpm_bustri:lpm_bustri_component|dout[9]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1570 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[8\]~16 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[8\]~16" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri2:inst67|lpm_bustri:lpm_bustri_component|dout[8]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1571 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[7\]~17 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[7\]~17" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri2:inst67|lpm_bustri:lpm_bustri_component|dout[7]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1572 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[6\]~18 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[6\]~18" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri2:inst67|lpm_bustri:lpm_bustri_component|dout[6]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1573 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri2:inst67\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri2:inst67|lpm_bustri:lpm_bustri_component|dout[5]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1574 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/decode_ltf.tdf" 34 13 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1548 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~1  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov1:inst50|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1186 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov1:inst50|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1185 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov1:inst50|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1187 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|mov1:inst50\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov1:inst50|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1188 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[0]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1560 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]~10 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]~10" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1676 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[5\]~3 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[5\]~3" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst46|lpm_bustri:lpm_bustri_component|dout[5]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1761 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[4]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1762 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[9\]~35 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[9\]~35" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[9]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1891 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/decode_ltf.tdf" 43 12 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1555 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]~0  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov2:inst17|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1215 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov2:inst17|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1216 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov2:inst17|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1217 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|mov2:inst17\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|mov2:inst17|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1218 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[0]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1560 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]~10 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[2\]~10" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1676 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[5\]~3 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[5\]~3" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst46|lpm_bustri:lpm_bustri_component|dout[5]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1761 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[4]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1762 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[3\]~5 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst46\|lpm_bustri:lpm_bustri_component\|dout\[3\]~5" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst46|lpm_bustri:lpm_bustri_component|dout[3]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1765 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[9\]~28 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[9\]~28" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[9]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1769 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/decode_ltf.tdf" 44 12 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1554 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]~1  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1279 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1280 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1277 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|push:inst43\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|push:inst43|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1278 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|stack:inst1\|inst14 " "Info: Destination node CPU:inst\|stack:inst1\|inst14" {  } { { "stack.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/stack.bdf" { { 616 -96 -32 664 "inst14" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 545 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|stack:inst1\|inst16 " "Info: Destination node CPU:inst\|stack:inst1\|inst16" {  } { { "stack.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/stack.bdf" { { 760 -96 -32 808 "inst16" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|stack:inst1\|inst12 " "Info: Destination node CPU:inst\|stack:inst1\|inst12" {  } { { "stack.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/stack.bdf" { { 72 -192 -128 120 "inst12" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[1]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1675 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst47\|lpm_bustri:lpm_bustri_component\|dout\[2\]~2 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst47\|lpm_bustri:lpm_bustri_component\|dout\[2\]~2" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst47|lpm_bustri:lpm_bustri_component|dout[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1680 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]~12 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[0\]~12" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1766 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/decode_ltf.tdf" 46 12 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1526 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]~0  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|pop:inst42|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1248 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|pop:inst42|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1245 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|pop:inst42|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1246 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|pop:inst42\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|pop:inst42|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1247 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|stack:inst1\|inst16 " "Info: Destination node CPU:inst\|stack:inst1\|inst16" {  } { { "stack.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/stack.bdf" { { 760 -96 -32 808 "inst16" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|stack:inst1\|inst12 " "Info: Destination node CPU:inst\|stack:inst1\|inst12" {  } { { "stack.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/stack.bdf" { { 72 -192 -128 120 "inst12" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri5:inst44\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri5:inst44|lpm_bustri:lpm_bustri_component|dout[1]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1675 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[7\]~31 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[7\]~31" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[7]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1773 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/decode_ltf.tdf" 47 12 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1533 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]~0  " "Info: Automatically promoted node CPU:inst\|CU:inst\|lpm_decode2:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst58|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1159 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst58|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1160 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst58|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1157 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CU:inst\|jmp:inst58\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_8oi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8oi.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_8oi.tdf" 60 19 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|jmp:inst58|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_8oi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[3\]~34 " "Info: Destination node CPU:inst\|CU:inst\|lpm_bustri6:inst45\|lpm_bustri:lpm_bustri_component\|dout\[3\]~34" {  } { { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_bustri6:inst45|lpm_bustri:lpm_bustri_component|dout[3]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1776 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enCommand " "Info: Destination node enCommand" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { enCommand } } } { "main.bdf" "" { Schematic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/main.bdf" { { 360 584 760 376 "enCommand" "" } } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { enCommand } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 738 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/decode_ltf.tdf" 48 12 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CU:inst|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/" 0 { } { { 0 { 0 ""} 0 1536 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "174 unused 3.3V 0 174 0 " "Info: Number of I/O pins in group: 174 (unused VREF, 3.3V VCCIO, 0 input, 174 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.020 ns register register " "Info: Estimated most critical path is register to register delay of 5.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst\|stack:inst1\|lpm_counter0:inst15\|lpm_counter:lpm_counter_component\|cntr_5dg:auto_generated\|safe_q\[0\] 1 REG LAB_X22_Y17 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y17; Fanout = 55; REG Node = 'CPU:inst\|stack:inst1\|lpm_counter0:inst15\|lpm_counter:lpm_counter_component\|cntr_5dg:auto_generated\|safe_q\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|stack:inst1|lpm_counter0:inst15|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5dg.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/cntr_5dg.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.053 ns) 0.777 ns CPU:inst\|stack:inst1\|lpm_mux0:inst18\|lpm_mux:lpm_mux_component\|mux_vqc:auto_generated\|l4_w3_n0_mux_dataout~0 2 COMB LAB_X22_Y16 1 " "Info: 2: + IC(0.724 ns) + CELL(0.053 ns) = 0.777 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CPU:inst\|stack:inst1\|lpm_mux0:inst18\|lpm_mux:lpm_mux_component\|mux_vqc:auto_generated\|l4_w3_n0_mux_dataout~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { CPU:inst|stack:inst1|lpm_counter0:inst15|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] CPU:inst|stack:inst1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_vqc:auto_generated|l4_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_vqc.tdf" "" { Text "C:/Users/admin/Desktop/ œ —»‘Œ ›¬Ã/project/db/mux_vqc.tdf" 247 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 1.551 ns CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~29 3 COMB LAB_X21_Y17 1 " "Info: 3: + IC(0.502 ns) + CELL(0.272 ns) = 1.551 ns; Loc. = LAB_X21_Y17; Fanout = 1; COMB Node = 'CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~29'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { CPU:inst|stack:inst1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_vqc:auto_generated|l4_w3_n0_mux_dataout~0 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~29 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.053 ns) 2.524 ns CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~30 4 COMB LAB_X19_Y16 1 " "Info: 4: + IC(0.920 ns) + CELL(0.053 ns) = 2.524 ns; Loc. = LAB_X19_Y16; Fanout = 1; COMB Node = 'CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~30'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~29 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.154 ns) 3.564 ns CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~31 5 COMB LAB_X15_Y14 5 " "Info: 5: + IC(0.886 ns) + CELL(0.154 ns) = 3.564 ns; Loc. = LAB_X15_Y14; Fanout = 5; COMB Node = 'CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~31'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~30 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.965 ns CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~109 6 COMB LAB_X15_Y14 24 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 3.965 ns; Loc. = LAB_X15_Y14; Fanout = 24; COMB Node = 'CPU:inst\|lpm_bustri3:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~109'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~31 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~109 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.155 ns) 5.020 ns CPU:inst\|registers:inst2\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LAB_X21_Y14 1 " "Info: 7: + IC(0.900 ns) + CELL(0.155 ns) = 5.020 ns; Loc. = LAB_X21_Y14; Fanout = 1; REG Node = 'CPU:inst\|registers:inst2\|lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~109 CPU:inst|registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.959 ns ( 19.10 % ) " "Info: Total cell delay = 0.959 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.061 ns ( 80.90 % ) " "Info: Total interconnect delay = 4.061 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { CPU:inst|stack:inst1|lpm_counter0:inst15|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] CPU:inst|stack:inst1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_vqc:auto_generated|l4_w3_n0_mux_dataout~0 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~29 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~30 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~31 CPU:inst|lpm_bustri3:inst4|lpm_bustri:lpm_bustri_component|dout[3]~109 CPU:inst|registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "174 " "Warning: Found 174 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[7\] 0 " "Info: Pin \"ramAddr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[6\] 0 " "Info: Pin \"ramAddr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[5\] 0 " "Info: Pin \"ramAddr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[4\] 0 " "Info: Pin \"ramAddr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[3\] 0 " "Info: Pin \"ramAddr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[2\] 0 " "Info: Pin \"ramAddr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[1\] 0 " "Info: Pin \"ramAddr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddr\[0\] 0 " "Info: Pin \"ramAddr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[14\] 0 " "Info: Pin \"Ax\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[13\] 0 " "Info: Pin \"Ax\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[12\] 0 " "Info: Pin \"Ax\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[11\] 0 " "Info: Pin \"Ax\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[10\] 0 " "Info: Pin \"Ax\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[9\] 0 " "Info: Pin \"Ax\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[8\] 0 " "Info: Pin \"Ax\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[7\] 0 " "Info: Pin \"Ax\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[6\] 0 " "Info: Pin \"Ax\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[5\] 0 " "Info: Pin \"Ax\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[4\] 0 " "Info: Pin \"Ax\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[3\] 0 " "Info: Pin \"Ax\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[2\] 0 " "Info: Pin \"Ax\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[1\] 0 " "Info: Pin \"Ax\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ax\[0\] 0 " "Info: Pin \"Ax\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_command\[5\] 0 " "Info: Pin \"debug_command\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_command\[4\] 0 " "Info: Pin \"debug_command\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_command\[3\] 0 " "Info: Pin \"debug_command\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_command\[2\] 0 " "Info: Pin \"debug_command\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_command\[1\] 0 " "Info: Pin \"debug_command\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_command\[0\] 0 " "Info: Pin \"debug_command\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[14\] 0 " "Info: Pin \"debug_control\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[13\] 0 " "Info: Pin \"debug_control\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[12\] 0 " "Info: Pin \"debug_control\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[11\] 0 " "Info: Pin \"debug_control\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[10\] 0 " "Info: Pin \"debug_control\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[9\] 0 " "Info: Pin \"debug_control\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[8\] 0 " "Info: Pin \"debug_control\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[7\] 0 " "Info: Pin \"debug_control\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[6\] 0 " "Info: Pin \"debug_control\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[5\] 0 " "Info: Pin \"debug_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[4\] 0 " "Info: Pin \"debug_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[3\] 0 " "Info: Pin \"debug_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[2\] 0 " "Info: Pin \"debug_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[1\] 0 " "Info: Pin \"debug_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_control\[0\] 0 " "Info: Pin \"debug_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[14\] 0 " "Info: Pin \"debug_CPUdata\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[13\] 0 " "Info: Pin \"debug_CPUdata\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[12\] 0 " "Info: Pin \"debug_CPUdata\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[11\] 0 " "Info: Pin \"debug_CPUdata\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[10\] 0 " "Info: Pin \"debug_CPUdata\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[9\] 0 " "Info: Pin \"debug_CPUdata\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[8\] 0 " "Info: Pin \"debug_CPUdata\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[7\] 0 " "Info: Pin \"debug_CPUdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[6\] 0 " "Info: Pin \"debug_CPUdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[5\] 0 " "Info: Pin \"debug_CPUdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[4\] 0 " "Info: Pin \"debug_CPUdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[3\] 0 " "Info: Pin \"debug_CPUdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[2\] 0 " "Info: Pin \"debug_CPUdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[1\] 0 " "Info: Pin \"debug_CPUdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_CPUdata\[0\] 0 " "Info: Pin \"debug_CPUdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[7\] 0 " "Info: Pin \"debug_outAR1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[6\] 0 " "Info: Pin \"debug_outAR1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[5\] 0 " "Info: Pin \"debug_outAR1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[4\] 0 " "Info: Pin \"debug_outAR1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[3\] 0 " "Info: Pin \"debug_outAR1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[2\] 0 " "Info: Pin \"debug_outAR1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[1\] 0 " "Info: Pin \"debug_outAR1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_outAR1\[0\] 0 " "Info: Pin \"debug_outAR1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[14\] 0 " "Info: Pin \"debug_ramData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[13\] 0 " "Info: Pin \"debug_ramData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[12\] 0 " "Info: Pin \"debug_ramData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[11\] 0 " "Info: Pin \"debug_ramData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[10\] 0 " "Info: Pin \"debug_ramData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[9\] 0 " "Info: Pin \"debug_ramData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[8\] 0 " "Info: Pin \"debug_ramData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[7\] 0 " "Info: Pin \"debug_ramData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[6\] 0 " "Info: Pin \"debug_ramData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[5\] 0 " "Info: Pin \"debug_ramData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[4\] 0 " "Info: Pin \"debug_ramData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[3\] 0 " "Info: Pin \"debug_ramData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[2\] 0 " "Info: Pin \"debug_ramData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[1\] 0 " "Info: Pin \"debug_ramData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_ramData\[0\] 0 " "Info: Pin \"debug_ramData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[14\] 0 " "Info: Pin \"outALU\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[13\] 0 " "Info: Pin \"outALU\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[12\] 0 " "Info: Pin \"outALU\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[11\] 0 " "Info: Pin \"outALU\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[10\] 0 " "Info: Pin \"outALU\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[9\] 0 " "Info: Pin \"outALU\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[8\] 0 " "Info: Pin \"outALU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[7\] 0 " "Info: Pin \"outALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[6\] 0 " "Info: Pin \"outALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[5\] 0 " "Info: Pin \"outALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[4\] 0 " "Info: Pin \"outALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[3\] 0 " "Info: Pin \"outALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[2\] 0 " "Info: Pin \"outALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[1\] 0 " "Info: Pin \"outALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outALU\[0\] 0 " "Info: Pin \"outALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "work 0 " "Info: Pin \"work\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stackFull 0 " "Info: Pin \"stackFull\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stackEmpty 0 " "Info: Pin \"stackEmpty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enCommand 0 " "Info: Pin \"enCommand\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[14\] 0 " "Info: Pin \"Bx\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[13\] 0 " "Info: Pin \"Bx\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[12\] 0 " "Info: Pin \"Bx\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[11\] 0 " "Info: Pin \"Bx\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[10\] 0 " "Info: Pin \"Bx\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[9\] 0 " "Info: Pin \"Bx\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[8\] 0 " "Info: Pin \"Bx\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[7\] 0 " "Info: Pin \"Bx\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[6\] 0 " "Info: Pin \"Bx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[5\] 0 " "Info: Pin \"Bx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[4\] 0 " "Info: Pin \"Bx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[3\] 0 " "Info: Pin \"Bx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[2\] 0 " "Info: Pin \"Bx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[1\] 0 " "Info: Pin \"Bx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bx\[0\] 0 " "Info: Pin \"Bx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[7\] 0 " "Info: Pin \"debug_AR1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[6\] 0 " "Info: Pin \"debug_AR1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[5\] 0 " "Info: Pin \"debug_AR1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[4\] 0 " "Info: Pin \"debug_AR1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[3\] 0 " "Info: Pin \"debug_AR1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[2\] 0 " "Info: Pin \"debug_AR1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[1\] 0 " "Info: Pin \"debug_AR1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR1\[0\] 0 " "Info: Pin \"debug_AR1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[7\] 0 " "Info: Pin \"debug_AR2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[6\] 0 " "Info: Pin \"debug_AR2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[5\] 0 " "Info: Pin \"debug_AR2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[4\] 0 " "Info: Pin \"debug_AR2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[3\] 0 " "Info: Pin \"debug_AR2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[2\] 0 " "Info: Pin \"debug_AR2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[1\] 0 " "Info: Pin \"debug_AR2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_AR2\[0\] 0 " "Info: Pin \"debug_AR2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_beats\[3\] 0 " "Info: Pin \"debug_beats\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_beats\[2\] 0 " "Info: Pin \"debug_beats\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_beats\[1\] 0 " "Info: Pin \"debug_beats\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_beats\[0\] 0 " "Info: Pin \"debug_beats\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[14\] 0 " "Info: Pin \"debug_DR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[13\] 0 " "Info: Pin \"debug_DR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[12\] 0 " "Info: Pin \"debug_DR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[11\] 0 " "Info: Pin \"debug_DR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[10\] 0 " "Info: Pin \"debug_DR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[9\] 0 " "Info: Pin \"debug_DR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[8\] 0 " "Info: Pin \"debug_DR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[7\] 0 " "Info: Pin \"debug_DR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[6\] 0 " "Info: Pin \"debug_DR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[5\] 0 " "Info: Pin \"debug_DR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[4\] 0 " "Info: Pin \"debug_DR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[3\] 0 " "Info: Pin \"debug_DR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[2\] 0 " "Info: Pin \"debug_DR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[1\] 0 " "Info: Pin \"debug_DR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_DR\[0\] 0 " "Info: Pin \"debug_DR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[7\] 0 " "Info: Pin \"debug_IP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[6\] 0 " "Info: Pin \"debug_IP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[5\] 0 " "Info: Pin \"debug_IP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[4\] 0 " "Info: Pin \"debug_IP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[3\] 0 " "Info: Pin \"debug_IP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[2\] 0 " "Info: Pin \"debug_IP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[1\] 0 " "Info: Pin \"debug_IP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IP\[0\] 0 " "Info: Pin \"debug_IP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[14\] 0 " "Info: Pin \"debug_IR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[13\] 0 " "Info: Pin \"debug_IR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[12\] 0 " "Info: Pin \"debug_IR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[11\] 0 " "Info: Pin \"debug_IR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[10\] 0 " "Info: Pin \"debug_IR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[9\] 0 " "Info: Pin \"debug_IR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[8\] 0 " "Info: Pin \"debug_IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[7\] 0 " "Info: Pin \"debug_IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[6\] 0 " "Info: Pin \"debug_IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[5\] 0 " "Info: Pin \"debug_IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[4\] 0 " "Info: Pin \"debug_IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[3\] 0 " "Info: Pin \"debug_IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[2\] 0 " "Info: Pin \"debug_IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[1\] 0 " "Info: Pin \"debug_IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_IR\[0\] 0 " "Info: Pin \"debug_IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 15:08:30 2018 " "Info: Processing ended: Mon May 21 15:08:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
