Figure 45-24 shows a 4-bit parallel adder. The least 
significant input bits are represented by A0 and B0. The 
next higher-order bits are represented by A1 and B1 