==39138== Cachegrind, a cache and branch-prediction profiler
==39138== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39138== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39138== Command: ./sift .
==39138== 
--39138-- warning: L3 cache found, using its data for the LL simulation.
--39138-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39138-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39138== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39138== (see section Limitations in user manual)
==39138== NOTE: further instances of this message will not be shown
==39138== 
==39138== I   refs:      3,167,698,658
==39138== I1  misses:            2,986
==39138== LLi misses:            2,015
==39138== I1  miss rate:          0.00%
==39138== LLi miss rate:          0.00%
==39138== 
==39138== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39138== D1  misses:       17,295,467  ( 14,973,173 rd   +   2,322,294 wr)
==39138== LLd misses:        3,462,447  (  1,713,692 rd   +   1,748,755 wr)
==39138== D1  miss rate:           1.8% (        2.2%     +         0.8%  )
==39138== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39138== 
==39138== LL refs:          17,298,453  ( 14,976,159 rd   +   2,322,294 wr)
==39138== LL misses:         3,464,462  (  1,715,707 rd   +   1,748,755 wr)
==39138== LL miss rate:            0.1% (        0.0%     +         0.6%  )
