[
    {
        "title": "A Heterogeneous System for Real-Time Detection with AdaBoost",
        "abstract": "adaboost algorithm based on haarlike features can achieves high accuracy above 95 in object detection meanwhile massive computing power is needed to implement the cascaded classifiers involved in adaboost detection to solve this problem several dedicated hardware solutions have been proposed for realtime applications in this work a novel heterogeneous architecture of an adaboost detector is presented this architecture achieves higher performance while consuming fewer hardware resources by combining an integrated arm cortexa9 processor with a dedicated accelerator this architecture can be configured to realize various objects detection by simply loading different parameters 2d parallelism is involved in accelerator unit combination which brings more flexibility this scheme is implemented on xilinx zc702 platform the experiment result shows that 40 qvga frames per second can be achieved for realtime face detection the accelerator achieves more than 13 times improvement over the opencv implementation on a standalone cortexa9 wrt execution speed meanwhile the accelerator consumes 40 less fpga hardware resources than the priorart implementation",
        "authors": [
            "Zheng Xu",
            "Runbin Shi",
            "Zhihao Sun",
            "Yaqi Li",
            "Yuanjia Zhao",
            "Chenjian Wu"
        ],
        "sim": 0.9379844961,
        "n_references": 8,
        "n_counted_citations": 0
    },
    {
        "title": "Prefiltering approaches for time delay estimation in reverberant environments",
        "abstract": "in recent years much interest has been focused on time delay estimation in reverberant environments for a variety of practical purposes algorithms based on generalized cross correlation are commonly used but show clear limitations even in the presence of low reverberation levels more sophisticated approaches like cepstral prefiltering have been proposed but they can be computationally expensive and inadequate for realtime applications in this paper a novel prefiltering approach based on the common acoustical pole modeling of room transfer functions is described and compared to existing techniques experimental tests show its effectiveness in combating reverberation while maintaining the simplicity requirement needed in many practical situations",
        "authors": [
            "Raffaele Parisi",
            "Riccardo Gazzetta",
            "Elio D. Di Claudio"
        ],
        "sim": 0.0309278351,
        "n_references": 6,
        "n_counted_citations": 6
    },
    {
        "title": "A genetic programming approach to reconfigure a morphological image processing architecture",
        "abstract": "mathematical morphology supplies powerful tools for lowlevel image analysis many applications in computer vision require dedicated hardware for realtime execution the design of morphological operators for a given application is not a trivial one genetic programming is a branch of evolutionary computing and it is consolidating as a promising method for applications of digital image processing the main objective of genetic programming is to discover how computers can learn to solve problems without being programmed for that in this paper the development of an original reconfigurable architecture using logical arithmetic and morphological instructions generated automatically by a genetic programming approach is presented the developed architecture is based on fpgas and has among the possible applications automatic image filtering pattern recognition and emulation of unknown filter binary gray and color image practical applications using the developed architecture are presented and the results are compared with similar techniques found in the literature",
        "authors": [
            "Emerson Carlos Pedrino",
            "Jos\u00e9 Hiroki Saito",
            "Valentin Obac Roda"
        ],
        "sim": 0.0309278351,
        "n_references": 16,
        "n_counted_citations": 3
    },
    {
        "title": "A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications",
        "abstract": "superpixel generation is a common preprocessing step in vision processing aimed at dividing an image into nonoverlapping regions simple linear iterative clustering slic is a commonly used superpixel algorithm that offers a good balance between performance and accuracy however the algorithms high computational and memory bandwidth requirements result in performance and energy efficiency that do not meet the requirements of realtime embedded applications in this work we explore the design of an energyefficient superpixel accelerator for realtime computer vision applications we propose a novel algorithm subsampled slic sslic that uses pixel subsampling to reduce the memory bandwidth by 18 we integrate sslic into an energyefficient superpixel accelerator and perform an indepth design space exploration to optimize the design we completed a detailed design in a 16nm finfet technology using commerciallyavailable eda tools for highlevel synthesis to map the design automatically from a cbased representation to a gatelevel implementation the proposed sslic accelerator achieves realtime performance 30 frames per second with 250 better energy efficiency than an optimized slic software implementation running on a mobile gpu",
        "authors": [
            "Injoon Hong",
            "Iuri Frosio",
            "Jason Clemons",
            "Brucek Khailany",
            "Rangharajan Venkatesan",
            "Stephen W. Keckler"
        ],
        "sim": 0.0309278351,
        "n_references": 4,
        "n_counted_citations": 0
    },
    {
        "title": "Foot/hand design for a chameleon-like service robot in space station",
        "abstract": "in this paper design considerations and design solutions have been outlined for a structure of a chameleonlike robot foothand for space applications in space stations a new kind of foothand designed for space operations is presented this foothand design is inspired by chameleon foot which can grasp handrail and adsorb surface of space station the foothand has four dofs and its simple structure ensures high reliability",
        "authors": [
            "Wencheng Ni",
            "Bainan Zhang",
            "Hong Yang",
            "Hui Li",
            "Zhihong Jiang",
            "Qiang Huang"
        ],
        "sim": 0.0309278351,
        "n_references": 5,
        "n_counted_citations": 0
    },
    {
        "title": "Combining Case-Based and Model-Based Reasoning for the Diagnosis of Complex Devices",
        "abstract": "a novel approach to integrating casebased reasoning with modelbased diagnosis is presented this approach called experience aided diagnosis ead uses the model of the device and the results of diagnostic tests to index and match cases representing past diagnostic situations retrieved cases are then used to overcome errors created by the application of incorrect device models the diagnostic methodology is described and applied to two realworld devices experimental results demonstrate the effectiveness of both the indexing schema and the matching algorithm the paper discusses how these results can be generalized to multiple fault situations to other types of device models and to other applications in the field of an artificial intelligence",
        "authors": [
            "Michel P. F\u00e9ret",
            "Janice I. Glasgow"
        ],
        "sim": 0.0288065844,
        "n_references": 25,
        "n_counted_citations": 10
    },
    {
        "title": "Orthonormal Basis Lattice Neural Networks",
        "abstract": "lattice based neural networks are capable of resolving some difficult nonlinear problems and have been successfully employed to solve realworld problems in this paper a novel model of a lattice neural network lnn is presented this new model generalizes the standard basis lattice neural network sblnn based on dendritic computing in particular we show how each neural dendrite can work on a different orthonormal basis than the other dendrites we present experimental results that demonstrate superior learning performance of the new orthonormal basis lattice neural network oblnn over sblnns",
        "authors": [
            "Angelos Barmpoutis",
            "Gerhard X. Ritter"
        ],
        "sim": 0.0288065844,
        "n_references": 8,
        "n_counted_citations": 8
    },
    {
        "title": "Fusion of range and intensity images on a connection machine (CM-2)",
        "abstract": "abstract a new algorithm for fusion of range and intensity images in a bayesian framework is presented this framework allows the fusion problem to be posed in terms of maximization of a posteriori density function or equibalently minimization of an energy function experimental results of the fusion algorithm on registered range and intensity images indicate that the detected and labeled edges match the physical edges in the scene to alleviate the heavy computational demands of our fusion algorithm two energy a minimization algorithms have been implemented on a cm2 connection machine an simd type parallel hardware it is demonstrated that a straightforward conversion of sequential code to parallel code results in poor computational performance experimental results show that computations in the fusion energy minimization operation can be carried out significantly faster speedup 50 on the cm2 than on a sun sparcstation2",
        "authors": [
            "Sateesha G. Nadabar",
            "Anil K. Jain"
        ],
        "sim": 0.0288065844,
        "n_references": 11,
        "n_counted_citations": 6
    },
    {
        "title": "Design and Implementation of an Embedded Coprocessor with Native Support for 5D, Quadruple-Based Clifford Algebra",
        "abstract": "geometric or clifford algebra ca is a powerful mathematical tool that offers a natural and intuitive way to model geometric facts in a number of research fields such as robotics machine vision and computer graphics operating in higher dimensional spaces its practical use is hindered however by a significant computational cost only partially addressed by dedicated software libraries and hardwaresoftware codesigns for lowdimensional algebras several dedicated hardware accelerators and coprocessing architectures have been already proposed in the literature this paper introduces the architecture of cliffordalu5 an embedded coprocessing core conceived for native execution of up to 5d ca operations cliffordalu5 exploits a novel hardwareoriented representation of the algebra elements that allows for faster execution of clifford operations in this paper a prototype implementation of a complete systemonchip soc based on cliffordalu5 is presented this prototype integrates an embedded processing softcore based on the powerpc 405 and a cliffordalu5 coprocessor on a xilinx xupv2p field programmable gate array fpga board test results show a 5 average speedup for 4d clifford products and a 4 average speedup for 5d clifford products against the same operations in gaigen 2 a ca software library generator running on the generalpurpose powerpc processor this paper also presents an execution analysis of three different applications in three diverse domains namely inverse kinematics of a robot optical motion capture and raytracing showing an average speedup between 3 and 4 with respect to the baseline gaigen 2 implementation finally a multicore approach to higher dimensional ca based on cliffordalu5 is discussed",
        "authors": [
            "Silvia Franchini",
            "Antonio Gentile",
            "Filippo Sorbello",
            "Giorgio Vassallo",
            "Salvatore Vitabile"
        ],
        "sim": 0.0288065844,
        "n_references": 7,
        "n_counted_citations": 5
    },
    {
        "title": "On parallelization of neural classification algorithms",
        "abstract": "since the mid 80s neural computing has been gaining substantial attention as an important computing paradigm a variety of neural computation models and learning algorithms have been developed and implemented on both generalpurpose computers and dedicated hardware the spectacular advances in vlsi technology over the last few years has further sparked interest and research activities in the field this paper examines the implementation of neural classification algorithms the main theme is focused on the parallelisation of a novel neural classifier architecture on three different platforms including the latest onchip zisc036 hyperparallel neuroprocessors a significant advantage of implementing neural networks directly on silicon is that it overcomes performance limitations of complex networks required for realtime applications furthermore the technology owes much to its efficacy in achieving an algorithmic match between the finegrained parallel computation structure of neural architectures and the highly regular vlsi processing model",
        "authors": [
            "K. P. Lam",
            "A. Furness"
        ],
        "sim": 0.0288065844,
        "n_references": 5,
        "n_counted_citations": 1
    }
]

