m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Sim/Questa
T_opt
!s110 1729678438
VgCnAgoZZY8mZoa2CDY<J11
04 12 4 work tb_flip_flop fast 0
=1-70a8d3b040d2-6718cc66-23-51ac
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vflip_flop
2C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL/flip_flop.v
!s110 1729678436
!i10b 1
!s100 BPe;IFmJ;K?09Ifg537ze0
IaXenY8eR9];5oJ]1;K;8e2
R1
w1729678244
8C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL/flip_flop.v
FC:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL/flip_flop.v
!i122 0
L0 1 16
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
!s108 1729678436.000000
!s107 C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL/flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL|C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL/flip_flop.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_flip_flop
2C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim/tb_flip_flop.v
!s110 1729678437
!i10b 1
!s100 mdk17fO@bHIaRSSR13;FE3
IYA4<o9V:7;RWzmeBjehO20
R1
w1729677558
8C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim/tb_flip_flop.v
FC:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim/tb_flip_flop.v
!i122 1
L0 2 63
R3
R4
r1
!s85 0
31
!s108 1729678437.000000
!s107 C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim/tb_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim|C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim/tb_flip_flop.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+C:/Users/admin/Desktop/FPGACODE/Lab_Two/flip_flop/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
