{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755478651714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755478651714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 21:57:31 2025 " "Processing started: Sun Aug 17 21:57:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755478651714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478651714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rafaelAula2 -c rafaelAula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478651715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755478651853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR/O_R.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OR/O_R.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 O_R " "Found entity 1: O_R" {  } { { "OR/O_R.bdf" "" { Schematic "/home/civ/SAP-BR/OR/O_R.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAP_BR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SAP_BR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP_BR " "Found entity 1: SAP_BR" {  } { { "SAP_BR.bdf" "" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/Seletor4Canais.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/Seletor4Canais.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor4Canais " "Found entity 1: Seletor4Canais" {  } { { "ULA/Seletor4Canais.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Seletor4Canais.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/Somador_Completo_74_283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/Somador_Completo_74_283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Somador_Completo_74_283 " "Found entity 1: Somador_Completo_74_283" {  } { { "ULA/Somador_Completo_74_283.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Somador_Completo_74_283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/Buffers_TriState_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/Buffers_TriState_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Buffers_TriState_8 " "Found entity 1: Buffers_TriState_8" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA/ULA_Iago.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA/ULA_Iago.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_Iago " "Found entity 1: ULA_Iago" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX/DEMUX_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX/DEMUX_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_4bits " "Found entity 1: DEMUX_4bits" {  } { { "DEMUX/DEMUX_4bits.bdf" "" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_53x18_FULL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_53x18_FULL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_53x18_FULL " "Found entity 1: EEPROM_53x18_FULL" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux/MuxDuplode8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux/MuxDuplode8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDuplode8bits " "Found entity 1: MuxDuplode8bits" {  } { { "Mux/MuxDuplode8bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux/MuxDuplode4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mux/MuxDuplode4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDuplode4bits " "Found entity 1: MuxDuplode4bits" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "/home/civ/SAP-BR/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CI_74LS157/CI_74LS157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CI_74LS157/CI_74LS157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI_74LS157 " "Found entity 1: CI_74LS157" {  } { { "CI_74LS157/CI_74LS157.bdf" "" { Schematic "/home/civ/SAP-BR/CI_74LS157/CI_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM74LS138/DM74LS138.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DM74LS138/DM74LS138.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS138 " "Found entity 1: DM74LS138" {  } { { "DM74LS138/DM74LS138.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS138/DM74LS138.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SN74LS173/SN74LS173.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SN74LS173/SN74LS173.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SN74LS173 " "Found entity 1: SN74LS173" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FA74LS283/FA74LS283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FA74LS283/FA74LS283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA74LS283 " "Found entity 1: FA74LS283" {  } { { "FA74LS283/FA74LS283.bdf" "" { Schematic "/home/civ/SAP-BR/FA74LS283/FA74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/RAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/RAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/Cell_1_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/Cell_1_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cell_1_bit " "Found entity 1: Cell_1_bit" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/Cell_8x8_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/Cell_8x8_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cell_8x8_bits " "Found entity 1: Cell_8x8_bits" {  } { { "RAM/Cell_8x8_bits.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_8x8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/AND_8x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RAM/AND_8x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8x8 " "Found entity 1: AND_8x8" {  } { { "RAM/AND_8x8.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/AND_8x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM74LS161A/DM74LS161A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DM74LS161A/DM74LS161A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DM74LS161A " "Found entity 1: DM74LS161A" {  } { { "DM74LS161A/DM74LS161A.bdf" "" { Schematic "/home/civ/SAP-BR/DM74LS161A/DM74LS161A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC/PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC/PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.bdf" "" { Schematic "/home/civ/SAP-BR/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC/ACC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ACC/ACC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC/ACC.bdf" "" { Schematic "/home/civ/SAP-BR/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BR/BR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BR/BR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR/BR.bdf" "" { Schematic "/home/civ/SAP-BR/BR/BR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR/IR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IR/IR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.bdf" "" { Schematic "/home/civ/SAP-BR/IR/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR/MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR/MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR/MAR.bdf" "" { Schematic "/home/civ/SAP-BR/MAR/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_1bit " "Found entity 1: EEPROM_1bit" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EEPROM/EEPROM_53x18_EMPTY.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EEPROM/EEPROM_53x18_EMPTY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_53x18_EMPTY " "Found entity 1: EEPROM_53x18_EMPTY" {  } { { "EEPROM/EEPROM_53x18_EMPTY.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_EMPTY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX/DEMUX_3bits_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX/DEMUX_3bits_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_3bits_3 " "Found entity 1: DEMUX_3bits_3" {  } { { "DEMUX/DEMUX_3bits_3.bdf" "" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_3bits_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL/CTRL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CTRL/CTRL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL/CTRL.bdf" "" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL/FEC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CTRL/FEC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FEC " "Found entity 1: FEC" {  } { { "CTRL/FEC.bdf" "" { Schematic "/home/civ/SAP-BR/CTRL/FEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755478656087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478656087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CTRL/SAP_BR.bdf " "Can't analyze file -- file CTRL/SAP_BR.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1755478656088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP_BR " "Elaborating entity \"SAP_BR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755478656118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_R O_R:inst24 " "Elaborating entity \"O_R\" for hierarchy \"O_R:inst24\"" {  } { { "SAP_BR.bdf" "inst24" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1024 912 1192 1264 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SN74LS173 O_R:inst24\|SN74LS173:inst " "Elaborating entity \"SN74LS173\" for hierarchy \"O_R:inst24\|SN74LS173:inst\"" {  } { { "OR/O_R.bdf" "inst" { Schematic "/home/civ/SAP-BR/OR/O_R.bdf" { { 432 1160 1272 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Iago ULA_Iago:inst7 " "Elaborating entity \"ULA_Iago\" for hierarchy \"ULA_Iago:inst7\"" {  } { { "SAP_BR.bdf" "inst7" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 216 912 1192 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656130 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst4 " "Block or symbol \"AND2\" of instance \"inst4\" overlaps another block or symbol" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { 160 800 864 208 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1755478656130 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -24 800 864 24 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1755478656130 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst30 " "Block or symbol \"XOR\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ULA/ULA_Iago.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -944 800 864 -896 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1755478656130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffers_TriState_8 ULA_Iago:inst7\|Buffers_TriState_8:inst65 " "Elaborating entity \"Buffers_TriState_8\" for hierarchy \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\"" {  } { { "ULA/ULA_Iago.bdf" "inst65" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -336 1984 2112 -88 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor4Canais ULA_Iago:inst7\|Seletor4Canais:inst55 " "Elaborating entity \"Seletor4Canais\" for hierarchy \"ULA_Iago:inst7\|Seletor4Canais:inst55\"" {  } { { "ULA/ULA_Iago.bdf" "inst55" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -1480 1224 1336 -1312 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDuplode8bits ULA_Iago:inst7\|MuxDuplode8bits:inst24 " "Elaborating entity \"MuxDuplode8bits\" for hierarchy \"ULA_Iago:inst7\|MuxDuplode8bits:inst24\"" {  } { { "ULA/ULA_Iago.bdf" "inst24" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { -1176 1064 1248 -856 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Completo_74_283 ULA_Iago:inst7\|Somador_Completo_74_283:inst " "Elaborating entity \"Somador_Completo_74_283\" for hierarchy \"ULA_Iago:inst7\|Somador_Completo_74_283:inst\"" {  } { { "ULA/ULA_Iago.bdf" "inst" { Schematic "/home/civ/SAP-BR/ULA/ULA_Iago.bdf" { { 288 1016 1160 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:inst3 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:inst3\"" {  } { { "SAP_BR.bdf" "inst3" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1488 64 448 1688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEPROM_53x18_FULL CTRL:inst3\|EEPROM_53x18_FULL:inst4 " "Elaborating entity \"EEPROM_53x18_FULL\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\"" {  } { { "CTRL/CTRL.bdf" "inst4" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { { 688 976 1128 1040 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEPROM_1bit CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1 " "Elaborating entity \"EEPROM_1bit\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst1" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 160 168 264 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_3bits_3 CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_3bits_3:inst " "Elaborating entity \"DEMUX_3bits_3\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_3bits_3:inst\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 408 -288 -120 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_4bits CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547 " "Elaborating entity \"DEMUX_4bits\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547\"" {  } { { "EEPROM/EEPROM_53x18_FULL.bdf" "inst547" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_53x18_FULL.bdf" { { 408 -632 -312 544 "inst547" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS138 CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547\|DM74LS138:inst4 " "Elaborating entity \"DM74LS138\" for hierarchy \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|DEMUX_4bits:inst547\|DM74LS138:inst4\"" {  } { { "DEMUX/DEMUX_4bits.bdf" "inst4" { Schematic "/home/civ/SAP-BR/DEMUX/DEMUX_4bits.bdf" { { 376 1040 1136 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FEC CTRL:inst3\|FEC:inst " "Elaborating entity \"FEC\" for hierarchy \"CTRL:inst3\|FEC:inst\"" {  } { { "CTRL/CTRL.bdf" "inst" { Schematic "/home/civ/SAP-BR/CTRL/CTRL.bdf" { { 568 680 896 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM74LS161A CTRL:inst3\|FEC:inst\|DM74LS161A:inst " "Elaborating entity \"DM74LS161A\" for hierarchy \"CTRL:inst3\|FEC:inst\|DM74LS161A:inst\"" {  } { { "CTRL/FEC.bdf" "inst" { Schematic "/home/civ/SAP-BR/CTRL/FEC.bdf" { { 232 640 824 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst2 " "Elaborating entity \"IR\" for hierarchy \"IR:inst2\"" {  } { { "SAP_BR.bdf" "inst2" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1184 216 432 1448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst5 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst5\"" {  } { { "SAP_BR.bdf" "inst5" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { -264 888 1224 80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst12 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst12\"" {  } { { "SAP_BR.bdf" "inst12" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 752 216 512 1104 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cell_8x8_bits RAM:inst12\|Cell_8x8_bits:inst " "Elaborating entity \"Cell_8x8_bits\" for hierarchy \"RAM:inst12\|Cell_8x8_bits:inst\"" {  } { { "RAM/RAM.bdf" "inst" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { { 272 856 1072 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cell_1_bit RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst " "Elaborating entity \"Cell_1_bit\" for hierarchy \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst\"" {  } { { "RAM/Cell_8x8_bits.bdf" "inst" { Schematic "/home/civ/SAP-BR/RAM/Cell_8x8_bits.bdf" { { 104 360 512 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8x8 RAM:inst12\|AND_8x8:inst8 " "Elaborating entity \"AND_8x8\" for hierarchy \"RAM:inst12\|AND_8x8:inst8\"" {  } { { "RAM/RAM.bdf" "inst8" { Schematic "/home/civ/SAP-BR/RAM/RAM.bdf" { { 304 688 784 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "SAP_BR.bdf" "inst" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 72 224 440 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst1 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst1\"" {  } { { "SAP_BR.bdf" "inst1" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 400 216 488 656 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDuplode4bits MAR:inst1\|MuxDuplode4bits:inst " "Elaborating entity \"MuxDuplode4bits\" for hierarchy \"MAR:inst1\|MuxDuplode4bits:inst\"" {  } { { "MAR/MAR.bdf" "inst" { Schematic "/home/civ/SAP-BR/MAR/MAR.bdf" { { 144 928 1056 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst8 " "Elaborating entity \"BR\" for hierarchy \"BR:inst8\"" {  } { { "SAP_BR.bdf" "inst8" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 608 912 1216 896 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478656400 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst8 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst8\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst14 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst14\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst21 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst21\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst1\|SN74LS173:inst1\|inst27 " "Converted tri-state buffer \"MAR:inst1\|SN74LS173:inst1\|inst27\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst8 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst8\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst14 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst14\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst21 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst21\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:inst2\|SN74LS173:inst\|inst27 " "Converted tri-state buffer \"IR:inst2\|SN74LS173:inst\|inst27\" feeding internal logic into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1755478656745 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|HLT\" " "Converted tri-state node \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|HLT\" into a selector" {  } { { "SAP_BR.bdf" "" { Schematic "/home/civ/SAP-BR/SAP_BR.bdf" { { 1496 -24 40 1544 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1755478656745 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755478656745 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst13~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst13~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 480 832 896 528 "inst13" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478656781 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst13~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst21~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst21~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 704 832 896 752 "inst21" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478656781 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst21~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst18~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst18~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 592 832 896 640 "inst18" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478656781 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst18~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst1\|MuxDuplode4bits:inst\|inst24~0 " "Found clock multiplexer MAR:inst1\|MuxDuplode4bits:inst\|inst24~0" {  } { { "Mux/MuxDuplode4bits.bdf" "" { Schematic "/home/civ/SAP-BR/Mux/MuxDuplode4bits.bdf" { { 816 832 896 864 "inst24" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1755478656781 "|SAP_BR|MAR:inst1|MuxDuplode4bits:inst|inst24~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1755478656781 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst27 OR_OUT_0 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst27\" to the node \"OR_OUT_0\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst21 OR_OUT_1 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst21\" to the node \"OR_OUT_1\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst14 OR_OUT_2 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst14\" to the node \"OR_OUT_2\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst1\|inst8 OR_OUT_3 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst1\|inst8\" to the node \"OR_OUT_3\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst27 OR_OUT_4 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst27\" to the node \"OR_OUT_4\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst21 OR_OUT_5 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst21\" to the node \"OR_OUT_5\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst14 OR_OUT_6 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst14\" to the node \"OR_OUT_6\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "O_R:inst24\|SN74LS173:inst\|inst8 OR_OUT_7 " "Converted the fanout from the always-enabled tri-state buffer \"O_R:inst24\|SN74LS173:inst\|inst8\" to the node \"OR_OUT_7\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst27 B_OUT_0 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst27\" to the node \"B_OUT_0\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst21 B_OUT_1 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst21\" to the node \"B_OUT_1\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst14 B_OUT_2 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst14\" to the node \"B_OUT_2\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst1\|inst8 B_OUT_3 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst8\" to the node \"B_OUT_3\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst27 B_OUT_4 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst27\" to the node \"B_OUT_4\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst21 B_OUT_5 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst21\" to the node \"B_OUT_5\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst14 B_OUT_6 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst14\" to the node \"B_OUT_6\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BR:inst8\|SN74LS173:inst\|inst8 B_OUT_7 " "Converted the fanout from the always-enabled tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst8\" to the node \"B_OUT_7\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst27 A_OUT_0 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst27\" to the node \"A_OUT_0\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst21 A_OUT_1 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst21\" to the node \"A_OUT_1\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst14 A_OUT_2 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst14\" to the node \"A_OUT_2\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst1\|inst8 A_OUT_3 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst8\" to the node \"A_OUT_3\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst27 A_OUT_4 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst27\" to the node \"A_OUT_4\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst21 A_OUT_5 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst21\" to the node \"A_OUT_5\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst14 A_OUT_6 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst14\" to the node \"A_OUT_6\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:inst5\|SN74LS173:inst\|inst8 A_OUT_7 " "Converted the fanout from the always-enabled tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst8\" to the node \"A_OUT_7\" into a wire" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1755478656999 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1755478656999 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst27 ULA_Iago:inst7\|inst25 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst27\" to the node \"ULA_Iago:inst7\|inst25\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst21 ULA_Iago:inst7\|inst26 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst21\" to the node \"ULA_Iago:inst7\|inst26\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst14 ULA_Iago:inst7\|inst27 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst14\" to the node \"ULA_Iago:inst7\|inst27\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst1\|inst8 ULA_Iago:inst7\|inst28 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst1\|inst8\" to the node \"ULA_Iago:inst7\|inst28\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst27 ULA_Iago:inst7\|inst29 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst27\" to the node \"ULA_Iago:inst7\|inst29\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst21 ULA_Iago:inst7\|inst30 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst21\" to the node \"ULA_Iago:inst7\|inst30\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst14 ULA_Iago:inst7\|inst31 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst14\" to the node \"ULA_Iago:inst7\|inst31\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BR:inst8\|SN74LS173:inst\|inst8 ULA_Iago:inst7\|inst32 " "Converted the fan-out from the tri-state buffer \"BR:inst8\|SN74LS173:inst\|inst8\" to the node \"ULA_Iago:inst7\|inst32\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst27 ULA_Iago:inst7\|inst25 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst27\" to the node \"ULA_Iago:inst7\|inst25\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst21 ULA_Iago:inst7\|inst26 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst21\" to the node \"ULA_Iago:inst7\|inst26\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst14 ULA_Iago:inst7\|inst27 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst14\" to the node \"ULA_Iago:inst7\|inst27\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst1\|inst8 ULA_Iago:inst7\|inst28 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst1\|inst8\" to the node \"ULA_Iago:inst7\|inst28\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst27 ULA_Iago:inst7\|inst29 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst27\" to the node \"ULA_Iago:inst7\|inst29\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 1200 1232 552 "inst27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst21 ULA_Iago:inst7\|inst30 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst21\" to the node \"ULA_Iago:inst7\|inst30\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 984 1016 552 "inst21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst14 ULA_Iago:inst7\|inst31 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst14\" to the node \"ULA_Iago:inst7\|inst31\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 768 800 552 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:inst5\|SN74LS173:inst\|inst8 ULA_Iago:inst7\|inst32 " "Converted the fan-out from the tri-state buffer \"ACC:inst5\|SN74LS173:inst\|inst8\" to the node \"ULA_Iago:inst7\|inst32\" into an OR gate" {  } { { "SN74LS173/SN74LS173.bdf" "" { Schematic "/home/civ/SAP-BR/SN74LS173/SN74LS173.bdf" { { 504 552 584 552 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478656999 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755478656999 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 MAR:inst1\|SN74LS173:inst1\|inst26 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst26\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 584 576 624 616 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6 MAR:inst1\|SN74LS173:inst1\|inst20 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst20\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 520 576 624 552 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5 MAR:inst1\|SN74LS173:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst15\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 456 576 624 488 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4 MAR:inst1\|SN74LS173:inst1\|inst " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 392 576 624 424 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3 O_R:inst24\|SN74LS173:inst\|inst26 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3\" to the node \"O_R:inst24\|SN74LS173:inst\|inst26\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 328 576 624 360 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2 O_R:inst24\|SN74LS173:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2\" to the node \"O_R:inst24\|SN74LS173:inst\|inst20\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 264 576 624 296 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1 O_R:inst24\|SN74LS173:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1\" to the node \"O_R:inst24\|SN74LS173:inst\|inst15\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 200 576 624 232 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst O_R:inst24\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst\" to the node \"O_R:inst24\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 136 576 624 168 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst7 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst7\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 584 576 624 616 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst7 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst7\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst6 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst6\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst6\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 520 576 624 552 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst11\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst6 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst11\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst6\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst5 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst5\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst5\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 456 576 624 488 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst16\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst16\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst5\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst4 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst4\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst4\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 392 576 624 424 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst24\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst4 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst24\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst4\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst3 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst3\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst3\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 328 576 624 360 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst33\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst3 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst33\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst3\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst2 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst2\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst2\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 264 576 624 296 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst40\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst2 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst40\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst2\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst1 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1 " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst1\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst1\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 200 576 624 232 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst48\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst1 " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst48\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst1\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst " "Converted the fan-out from the tri-state buffer \"ULA_Iago:inst7\|Buffers_TriState_8:inst59\|inst\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst\" into an OR gate" {  } { { "ULA/Buffers_TriState_8.bdf" "" { Schematic "/home/civ/SAP-BR/ULA/Buffers_TriState_8.bdf" { { 136 576 624 168 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst56\|inst10 RAM:inst12\|Buffers_TriState_8:inst4\|inst " "Converted the fan-out from the tri-state buffer \"RAM:inst12\|Cell_8x8_bits:inst\|Cell_1_bit:inst56\|inst10\" to the node \"RAM:inst12\|Buffers_TriState_8:inst4\|inst\" into an OR gate" {  } { { "RAM/Cell_1_bit.bdf" "" { Schematic "/home/civ/SAP-BR/RAM/Cell_1_bit.bdf" { { 392 1384 1432 424 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst408\|inst10 PC:inst\|DM74LS161A:inst\|inst161 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst408\|inst10\" to the node \"PC:inst\|DM74LS161A:inst\|inst161\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst445\|inst10 PC:inst\|DM74LS161A:inst\|inst48 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst445\|inst10\" to the node \"PC:inst\|DM74LS161A:inst\|inst48\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst410\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst410\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1726\|inst10 MAR:inst1\|SN74LS173:inst1\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1726\|inst10\" to the node \"MAR:inst1\|SN74LS173:inst1\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst840\|inst10 RAM:inst12\|insta " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst840\|inst10\" to the node \"RAM:inst12\|insta\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1728\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1728\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst414\|inst10 IR:inst2\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst414\|inst10\" to the node \"IR:inst2\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1695\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1695\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1268\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1268\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1767\|inst10 ACC:inst5\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1767\|inst10\" to the node \"ACC:inst5\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst418\|inst10 ULA_Iago:inst7\|inst_xor2 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst418\|inst10\" to the node \"ULA_Iago:inst7\|inst_xor2\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst455\|inst10 ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst455\|inst10\" to the node \"ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1840\|inst10 ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1840\|inst10\" to the node \"ULA_Iago:inst7\|Seletor4Canais:inst55\|inst2\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1273\|inst10 ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst1273\|inst10\" to the node \"ULA_Iago:inst7\|Buffers_TriState_8:inst65\|inst7\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst458\|inst10 ULA_Iago:inst7\|MuxDuplode8bits:inst24\|inst24 " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst458\|inst10\" to the node \"ULA_Iago:inst7\|MuxDuplode8bits:inst24\|inst24\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst35b8\|inst10 BR:inst8\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst35b8\|inst10\" to the node \"BR:inst8\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst460\|inst10 O_R:inst24\|SN74LS173:inst\|inst " "Converted the fan-out from the tri-state buffer \"CTRL:inst3\|EEPROM_53x18_FULL:inst4\|EEPROM_1bit:inst460\|inst10\" to the node \"O_R:inst24\|SN74LS173:inst\|inst\" into an OR gate" {  } { { "EEPROM/EEPROM_1bit.bdf" "" { Schematic "/home/civ/SAP-BR/EEPROM/EEPROM_1bit.bdf" { { 328 1216 1264 360 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1755478657001 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1755478657001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755478657196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755478658127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755478658127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "678 " "Implemented 678 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755478658177 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755478658177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "616 " "Implemented 616 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755478658177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755478658177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755478658186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 21:57:38 2025 " "Processing ended: Sun Aug 17 21:57:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755478658186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755478658186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755478658186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755478658186 ""}
