
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
        "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
    <link rel="stylesheet" type="text/css" href="../../../style.css" title="style" />
    <link rel="stylesheet" type="text/css" href="../style.css" title="style" />
    <meta http-equiv="content-type" content="text/html;charset=utf-8" />

    <title>as(1) - Linux manual page</title>
</head>

<body>

<div class="page-top"><a id="top_of_page"></a></div>
<!--%%%TOP_BAR%%%-->
    <div class="nav-bar">
        <table class="nav-table">
            <tr>
                <td class="nav-cell">
                    <p class="nav-text">
                        <a href="http://man7.org/index.html">man7.org</a> &gt; Linux &gt; <a href="../index.html">man-pages</a>
                    </p>
                </td>
                <td class="training-cell">
                    <p class="training-text"><a class="training-link" href="http://man7.org/training/">Linux/UNIX system programming training</a></p>
                </td>
            </tr>
        </table>
    </div>

<hr class="nav-end" />

<!--%%%PAGE_START%%%-->


<table class="sec-table">
<tr>
    <td>
        <p class="section-dir">
<a href="#NAME">NAME</a> | <a href="#SYNOPSIS">SYNOPSIS</a> | <a href="#TARGET">TARGET</a> | <a href="#DESCRIPTION">DESCRIPTION</a> | <a href="#OPTIONS">OPTIONS</a> | <a href="#SEE_ALSO">SEE&nbsp;ALSO</a> | <a href="#COPYRIGHT">COPYRIGHT</a> | <a href="#COLOPHON">COLOPHON</a>
        </p>
    </td>
    <td class="search-box">
        <div class="man-search-box">

            <form method="get" action="http://www.google.com/search">
                <fieldset class="man-search">
                    <input type="text" name="q" size="10" maxlength="255" value="" />
                    <input type="hidden" name="sitesearch" value="man7.org/linux/man-pages" />
                    <input type="submit" name="sa" value="Search online pages" />
                </fieldset>
            </form>

        </div>
    </td>
    <td> </td>
</tr>
</table>

<pre>
<span class="headline">AS(1)                       GNU Development Tools                      AS(1)</span>
</pre>
<h2><a id="NAME" href="#NAME"></a>NAME  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       AS - the portable GNU assembler.
</pre>
<h2><a id="SYNOPSIS" href="#SYNOPSIS"></a>SYNOPSIS  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       as [<b>-a</b>[<b>cdghlns</b>][=<i>file</i>]] [<b>--alternate</b>] [<b>-D</b>]
        [<b>--compress-debug-sections</b>]  [<b>--nocompress-debug-sections</b>]
        [<b>--debug-prefix-map </b><i>old</i>=<i>new</i>]
        [<b>--defsym </b><i>sym</i>=<i>val</i>] [<b>-f</b>] [<b>-g</b>] [<b>--gstabs</b>]
        [<b>--gstabs+</b>] [<b>--gdwarf-2</b>] [<b>--gdwarf-sections</b>]
        [<b>--help</b>] [<b>-I </b><i>dir</i>] [<b>-J</b>]
        [<b>-K</b>] [<b>-L</b>] [<b>--listing-lhs-width</b>=<i>NUM</i>]
        [<b>--listing-lhs-width2</b>=<i>NUM</i>] [<b>--listing-rhs-width</b>=<i>NUM</i>]
        [<b>--listing-cont-lines</b>=<i>NUM</i>] [<b>--keep-locals</b>]
        [<b>--no-pad-sections</b>]
        [<b>-o </b><i>objfile</i>] [<b>-R</b>]
        [<b>--hash-size</b>=<i>NUM</i>] [<b>--reduce-memory-overheads</b>]
        [<b>--statistics</b>]
        [<b>-v</b>] [<b>-version</b>] [<b>--version</b>]
        [<b>-W</b>] [<b>--warn</b>] [<b>--fatal-warnings</b>] [<b>-w</b>] [<b>-x</b>]
        [<b>-Z</b>] [<b>@</b><i>FILE</i>]
        [<b>--sectname-subst</b>] [<b>--size-check=[error|warning]</b>]
        [<b>--elf-stt-common=[no|yes]</b>]
        [<b>--target-help</b>] [<i>target-options</i>]
        [<b>--</b>|<i>files</i> ...]
</pre>
<h2><a id="TARGET" href="#TARGET"></a>TARGET  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       <i>Target AArch64 options:</i>
          [<b>-EB</b>|<b>-EL</b>]
          [<b>-mabi</b>=<i>ABI</i>]

       <i>Target Alpha options:</i>
          [<b>-m</b><i>cpu</i>]
          [<b>-mdebug </b>| <b>-no-mdebug</b>]
          [<b>-replace </b>| <b>-noreplace</b>]
          [<b>-relax</b>] [<b>-g</b>] [<b>-G</b><i>size</i>]
          [<b>-F</b>] [<b>-32addr</b>]

       <i>Target ARC options:</i>
          [<b>-mcpu=</b><i>cpu</i>]
          [<b>-mA6</b>|<b>-mARC600</b>|<b>-mARC601</b>|<b>-mA7</b>|<b>-mARC700</b>|<b>-mEM</b>|<b>-mHS</b>]
          [<b>-mcode-density</b>]
          [<b>-mrelax</b>]
          [<b>-EB</b>|<b>-EL</b>]

       <i>Target ARM options:</i>
          [<b>-mcpu</b>=<i>processor</i>[+<i>extension</i>...]]
          [<b>-march</b>=<i>architecture</i>[+<i>extension</i>...]]
          [<b>-mfpu</b>=<i>floating-point-format</i>]
          [<b>-mfloat-abi</b>=<i>abi</i>]
          [<b>-meabi</b>=<i>ver</i>]
          [<b>-mthumb</b>]
          [<b>-EB</b>|<b>-EL</b>]
          [<b>-mapcs-32</b>|<b>-mapcs-26</b>|<b>-mapcs-float</b>|
           <b>-mapcs-reentrant</b>]
          [<b>-mthumb-interwork</b>] [<b>-k</b>]

       <i>Target Blackfin options:</i>
          [<b>-mcpu</b>=<i>processor</i>[-<i>sirevision</i>]]
          [<b>-mfdpic</b>]
          [<b>-mno-fdpic</b>]
          [<b>-mnopic</b>]

       <i>Target CRIS options:</i>
          [<b>--underscore </b>| <b>--no-underscore</b>]
          [<b>--pic</b>] [<b>-N</b>]
          [<b>--emulation=criself </b>| <b>--emulation=crisaout</b>]
          [<b>--march=v0_v10 </b>| <b>--march=v10 </b>| <b>--march=v32 </b>|
       <b>--march=common_v10_v32</b>]

       <i>Target D10V options:</i>
          [<b>-O</b>]

       <i>Target D30V options:</i>
          [<b>-O</b>|<b>-n</b>|<b>-N</b>]

       <i>Target EPIPHANY options:</i>
          [<b>-mepiphany</b>|<b>-mepiphany16</b>]

       <i>Target H8/300 options:</i>
          [-h-tick-hex]

       <i>Target i386 options:</i>
          [<b>--32</b>|<b>--x32</b>|<b>--64</b>] [<b>-n</b>]
          [<b>-march</b>=<i>CPU</i>[+<i>EXTENSION</i>...]] [<b>-mtune</b>=<i>CPU</i>]

       <i>Target i960 options:</i>
          [<b>-ACA</b>|<b>-ACA_A</b>|<b>-ACB</b>|<b>-ACC</b>|<b>-AKA</b>|<b>-AKB</b>|
           <b>-AKC</b>|<b>-AMC</b>]
          [<b>-b</b>] [<b>-no-relax</b>]

       <i>Target IA-64 options:</i>
          [<b>-mconstant-gp</b>|<b>-mauto-pic</b>]
          [<b>-milp32</b>|<b>-milp64</b>|<b>-mlp64</b>|<b>-mp64</b>]
          [<b>-mle</b>|<b>mbe</b>]
          [<b>-mtune=itanium1</b>|<b>-mtune=itanium2</b>]
          [<b>-munwind-check=warning</b>|<b>-munwind-check=error</b>]
          [<b>-mhint.b=ok</b>|<b>-mhint.b=warning</b>|<b>-mhint.b=error</b>]
          [<b>-x</b>|<b>-xexplicit</b>] [<b>-xauto</b>] [<b>-xdebug</b>]

       <i>Target IP2K options:</i>
          [<b>-mip2022</b>|<b>-mip2022ext</b>]

       <i>Target M32C options:</i>
          [<b>-m32c</b>|<b>-m16c</b>] [-relax] [-h-tick-hex]

       <i>Target M32R options:</i>
          [<b>--m32rx</b>|<b>--[no-]warn-explicit-parallel-conflicts</b>|
          <b>--W[n]p</b>]

       <i>Target M680X0 options:</i>
          [<b>-l</b>] [<b>-m68000</b>|<b>-m68010</b>|<b>-m68020</b>|...]

       <i>Target M68HC11 options:</i>
          [<b>-m68hc11</b>|<b>-m68hc12</b>|<b>-m68hcs12</b>|<b>-mm9s12x</b>|<b>-mm9s12xg</b>]
          [<b>-mshort</b>|<b>-mlong</b>]
          [<b>-mshort-double</b>|<b>-mlong-double</b>]
          [<b>--force-long-branches</b>] [<b>--short-branches</b>]
          [<b>--strict-direct-mode</b>] [<b>--print-insn-syntax</b>]
          [<b>--print-opcodes</b>] [<b>--generate-example</b>]

       <i>Target MCORE options:</i>
          [<b>-jsri2bsr</b>] [<b>-sifilter</b>] [<b>-relax</b>]
          [<b>-mcpu=[210|340]</b>]

       <i>Target Meta options:</i>
          [<b>-mcpu=</b><i>cpu</i>] [<b>-mfpu=</b><i>cpu</i>] [<b>-mdsp=</b><i>cpu</i>] <i>Target MICROBLAZE options:</i>

       <i>Target MIPS options:</i>
          [<b>-nocpp</b>] [<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>[<i>optimization level</i>]]
          [<b>-g</b>[<i>debug level</i>]] [<b>-G </b><i>num</i>] [<b>-KPIC</b>] [<b>-call_shared</b>]
          [<b>-non_shared</b>] [<b>-xgot </b>[<b>-mvxworks-pic</b>]
          [<b>-mabi</b>=<i>ABI</i>] [<b>-32</b>] [<b>-n32</b>] [<b>-64</b>] [<b>-mfp32</b>] [<b>-mgp32</b>]
          [<b>-mfp64</b>] [<b>-mgp64</b>] [<b>-mfpxx</b>]
          [<b>-modd-spreg</b>] [<b>-mno-odd-spreg</b>]
          [<b>-march</b>=<i>CPU</i>] [<b>-mtune</b>=<i>CPU</i>] [<b>-mips1</b>] [<b>-mips2</b>]
          [<b>-mips3</b>] [<b>-mips4</b>] [<b>-mips5</b>] [<b>-mips32</b>] [<b>-mips32r2</b>]
          [<b>-mips32r3</b>] [<b>-mips32r5</b>] [<b>-mips32r6</b>] [<b>-mips64</b>] [<b>-mips64r2</b>]
          [<b>-mips64r3</b>] [<b>-mips64r5</b>] [<b>-mips64r6</b>]
          [<b>-construct-floats</b>] [<b>-no-construct-floats</b>]
          [<b>-mignore-branch-isa</b>] [<b>-mno-ignore-branch-isa</b>]
          [<b>-mnan=</b><i>encoding</i>]
          [<b>-trap</b>] [<b>-no-break</b>] [<b>-break</b>] [<b>-no-trap</b>]
          [<b>-mips16</b>] [<b>-no-mips16</b>]
          [<b>-mmicromips</b>] [<b>-mno-micromips</b>]
          [<b>-msmartmips</b>] [<b>-mno-smartmips</b>]
          [<b>-mips3d</b>] [<b>-no-mips3d</b>]
          [<b>-mdmx</b>] [<b>-no-mdmx</b>]
          [<b>-mdsp</b>] [<b>-mno-dsp</b>]
          [<b>-mdspr2</b>] [<b>-mno-dspr2</b>]
          [<b>-mdspr3</b>] [<b>-mno-dspr3</b>]
          [<b>-mmsa</b>] [<b>-mno-msa</b>]
          [<b>-mxpa</b>] [<b>-mno-xpa</b>]
          [<b>-mmt</b>] [<b>-mno-mt</b>]
          [<b>-mmcu</b>] [<b>-mno-mcu</b>]
          [<b>-minsn32</b>] [<b>-mno-insn32</b>]
          [<b>-mfix7000</b>] [<b>-mno-fix7000</b>]
          [<b>-mfix-rm7000</b>] [<b>-mno-fix-rm7000</b>]
          [<b>-mfix-vr4120</b>] [<b>-mno-fix-vr4120</b>]
          [<b>-mfix-vr4130</b>] [<b>-mno-fix-vr4130</b>]
          [<b>-mdebug</b>] [<b>-no-mdebug</b>]
          [<b>-mpdr</b>] [<b>-mno-pdr</b>]

       <i>Target MMIX options:</i>
          [<b>--fixed-special-register-names</b>] [<b>--globalize-symbols</b>]
          [<b>--gnu-syntax</b>] [<b>--relax</b>] [<b>--no-predefined-symbols</b>]
          [<b>--no-expand</b>] [<b>--no-merge-gregs</b>] [<b>-x</b>]
          [<b>--linker-allocated-gregs</b>]

       <i>Target Nios II options:</i>
          [<b>-relax-all</b>] [<b>-relax-section</b>] [<b>-no-relax</b>]
          [<b>-EB</b>] [<b>-EL</b>]

       <i>Target NDS32 options:</i>
           [<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>] [<b>-Os</b>] [<b>-mcpu=</b><i>cpu</i>]
           [<b>-misa=</b><i>isa</i>] [<b>-mabi=</b><i>abi</i>] [<b>-mall-ext</b>]
           [<b>-m[no-]16-bit</b>]  [<b>-m[no-]perf-ext</b>] [<b>-m[no-]perf2-ext</b>]
           [<b>-m[no-]string-ext</b>] [<b>-m[no-]dsp-ext</b>] [<b>-m[no-]mac</b>] [<b>-m[no-]div</b>]
           [<b>-m[no-]audio-isa-ext</b>] [<b>-m[no-]fpu-sp-ext</b>] [<b>-m[no-]fpu-dp-ext</b>]
           [<b>-m[no-]fpu-fma</b>] [<b>-mfpu-freg=</b><i>FREG</i>] [<b>-mreduced-regs</b>]
           [<b>-mfull-regs</b>] [<b>-m[no-]dx-regs</b>] [<b>-mpic</b>] [<b>-mno-relax</b>]
           [<b>-mb2bb</b>]

       <i>Target PDP11 options:</i>
          [<b>-mpic</b>|<b>-mno-pic</b>] [<b>-mall</b>] [<b>-mno-extensions</b>]
          [<b>-m</b><i>extension</i>|<b>-mno-</b><i>extension</i>]
          [<b>-m</b><i>cpu</i>] [<b>-m</b><i>machine</i>]

       <i>Target picoJava options:</i>
          [<b>-mb</b>|<b>-me</b>]

       <i>Target PowerPC options:</i>
          [<b>-a32</b>|<b>-a64</b>]
          [<b>-mpwrx</b>|<b>-mpwr2</b>|<b>-mpwr</b>|<b>-m601</b>|<b>-mppc</b>|<b>-mppc32</b>|<b>-m603</b>|<b>-m604</b>|<b>-m403</b>|<b>-m405</b>|
           <b>-m440</b>|<b>-m464</b>|<b>-m476</b>|<b>-m7400</b>|<b>-m7410</b>|<b>-m7450</b>|<b>-m7455</b>|<b>-m750cl</b>|<b>-mppc64</b>|
           <b>-m620</b>|<b>-me500</b>|<b>-e500x2</b>|<b>-me500mc</b>|<b>-me500mc64</b>|<b>-me5500</b>|<b>-me6500</b>|<b>-mppc64bridge</b>|
           <b>-mbooke</b>|<b>-mpower4</b>|<b>-mpwr4</b>|<b>-mpower5</b>|<b>-mpwr5</b>|<b>-mpwr5x</b>|<b>-mpower6</b>|<b>-mpwr6</b>|
           <b>-mpower7</b>|<b>-mpwr7</b>|<b>-mpower8</b>|<b>-mpwr8</b>|<b>-mpower9</b>|<b>-mpwr9-ma2</b>|
           <b>-mcell</b>|<b>-mspe</b>|<b>-mtitan</b>|<b>-me300</b>|<b>-mcom</b>]
          [<b>-many</b>] [<b>-maltivec</b>|<b>-mvsx</b>|<b>-mhtm</b>|<b>-mvle</b>]
          [<b>-mregnames</b>|<b>-mno-regnames</b>]
          [<b>-mrelocatable</b>|<b>-mrelocatable-lib</b>|<b>-K PIC</b>] [<b>-memb</b>]
          [<b>-mlittle</b>|<b>-mlittle-endian</b>|<b>-le</b>|<b>-mbig</b>|<b>-mbig-endian</b>|<b>-be</b>]
          [<b>-msolaris</b>|<b>-mno-solaris</b>]
          [<b>-nops=</b><i>count</i>]

       <i>Target RL78 options:</i>
          [<b>-mg10</b>]
          [<b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]

       <i>Target RX options:</i>
          [<b>-mlittle-endian</b>|<b>-mbig-endian</b>]
          [<b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]
          [<b>-muse-conventional-section-names</b>]
          [<b>-msmall-data-limit</b>]
          [<b>-mpid</b>]
          [<b>-mrelax</b>]
          [<b>-mint-register=</b><i>number</i>]
          [<b>-mgcc-abi</b>|<b>-mrx-abi</b>]

       <i>Target RISC-V options:</i>
          [<b>-march</b>=<i>ISA</i>]
          [<b>-mabi</b>=<i>ABI</i>]

       <i>Target s390 options:</i>
          [<b>-m31</b>|<b>-m64</b>] [<b>-mesa</b>|<b>-mzarch</b>] [<b>-march</b>=<i>CPU</i>]
          [<b>-mregnames</b>|<b>-mno-regnames</b>]
          [<b>-mwarn-areg-zero</b>]

       <i>Target SCORE options:</i>
          [<b>-EB</b>][<b>-EL</b>][<b>-FIXDD</b>][<b>-NWARN</b>]
          [<b>-SCORE5</b>][<b>-SCORE5U</b>][<b>-SCORE7</b>][<b>-SCORE3</b>]
          [<b>-march=score7</b>][<b>-march=score3</b>]
          [<b>-USE_R1</b>][<b>-KPIC</b>][<b>-O0</b>][<b>-G </b><i>num</i>][<b>-V</b>]

       <i>Target SPARC options:</i>
          [<b>-Av6</b>|<b>-Av7</b>|<b>-Av8</b>|<b>-Aleon</b>|<b>-Asparclet</b>|<b>-Asparclite</b>
           <b>-Av8plus</b>|<b>-Av8plusa</b>|<b>-Av8plusb</b>|<b>-Av8plusc</b>|<b>-Av8plusd</b>
           <b>-Av8plusv</b>|<b>-Av8plusm</b>|<b>-Av9</b>|<b>-Av9a</b>|<b>-Av9b</b>|<b>-Av9c</b>
           <b>-Av9d</b>|<b>-Av9e</b>|<b>-Av9v</b>|<b>-Av9m</b>|<b>-Asparc</b>|<b>-Asparcvis</b>
           <b>-Asparcvis2</b>|<b>-Asparcfmaf</b>|<b>-Asparcima</b>|<b>-Asparcvis3</b>
           <b>-Asparcvisr</b>|<b>-Asparc5</b>]
          [<b>-xarch=v8plus</b>|<b>-xarch=v8plusa</b>]|<b>-xarch=v8plusb</b>|<b>-xarch=v8plusc</b>
           <b>-xarch=v8plusd</b>|<b>-xarch=v8plusv</b>|<b>-xarch=v8plusm</b>|<b>-xarch=v9</b>
           <b>-xarch=v9a</b>|<b>-xarch=v9b</b>|<b>-xarch=v9c</b>|<b>-xarch=v9d</b>|<b>-xarch=v9e</b>
           <b>-xarch=v9v</b>|<b>-xarch=v9m</b>|<b>-xarch=sparc</b>|<b>-xarch=sparcvis</b>
           <b>-xarch=sparcvis2</b>|<b>-xarch=sparcfmaf</b>|<b>-xarch=sparcima</b>
           <b>-xarch=sparcvis3</b>|<b>-xarch=sparcvisr</b>|<b>-xarch=sparc5</b>
           <b>-bump</b>]
          [<b>-32</b>|<b>-64</b>]
          [<b>--enforce-aligned-data</b>][<b>--dcti-couples-detect</b>]

       <i>Target TIC54X options:</i>
        [<b>-mcpu=54[123589]</b>|<b>-mcpu=54[56]lp</b>] [<b>-mfar-mode</b>|<b>-mf</b>]
        [<b>-merrors-to-file </b><i>&lt;filename&gt;</i>|<b>-me </b><i>&lt;filename&gt;</i>]

       <i>Target TIC6X options:</i>
          [<b>-march=</b><i>arch</i>] [<b>-mbig-endian</b>|<b>-mlittle-endian</b>]
          [<b>-mdsbt</b>|<b>-mno-dsbt</b>] [<b>-mpid=no</b>|<b>-mpid=near</b>|<b>-mpid=far</b>]
          [<b>-mpic</b>|<b>-mno-pic</b>]

       <i>Target TILE-Gx options:</i>
          [<b>-m32</b>|<b>-m64</b>][<b>-EB</b>][<b>-EL</b>]

       <i>Target Visium options:</i>
          [<b>-mtune=</b><i>arch</i>]

       <i>Target Xtensa options:</i>
        [<b>--[no-]text-section-literals</b>] [<b>--[no-]auto-litpools</b>]
        [<b>--[no-]absolute-literals</b>]
        [<b>--[no-]target-align</b>] [<b>--[no-]longcalls</b>]
        [<b>--[no-]transform</b>]
        [<b>--rename-section </b><i>oldname</i>=<i>newname</i>]
        [<b>--[no-]trampolines</b>]

       <i>Target Z80 options:</i>
         [<b>-z80</b>] [<b>-r800</b>]
         [ <b>-ignore-undocumented-instructions</b>] [<b>-Wnud</b>]
         [ <b>-ignore-unportable-instructions</b>] [<b>-Wnup</b>]
         [ <b>-warn-undocumented-instructions</b>] [<b>-Wud</b>]
         [ <b>-warn-unportable-instructions</b>] [<b>-Wup</b>]
         [ <b>-forbid-undocumented-instructions</b>] [<b>-Fud</b>]
         [ <b>-forbid-unportable-instructions</b>] [<b>-Fup</b>]
</pre>
<h2><a id="DESCRIPTION" href="#DESCRIPTION"></a>DESCRIPTION  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       GNU <b>as </b>is really a family of assemblers.  If you use (or have used)
       the GNU assembler on one architecture, you should find a fairly
       similar environment when you use it on another architecture.  Each
       version has much in common with the others, including object file
       formats, most assembler directives (often called <i>pseudo-ops</i>) and
       assembler syntax.

       <b>as </b>is primarily intended to assemble the output of the GNU C compiler
       "gcc" for use by the linker "ld".  Nevertheless, we've tried to make
       <b>as </b>assemble correctly everything that other assemblers for the same
       machine would assemble.  Any exceptions are documented explicitly.
       This doesn't mean <b>as </b>always uses the same syntax as another assembler
       for the same architecture; for example, we know of several
       incompatible versions of 680x0 assembly language syntax.

       Each time you run <b>as </b>it assembles exactly one source program.  The
       source program is made up of one or more files.  (The standard input
       is also a file.)

       You give <b>as </b>a command line that has zero or more input file names.
       The input files are read (from left file name to right).  A command
       line argument (in any position) that has no special meaning is taken
       to be an input file name.

       If you give <b>as </b>no file names it attempts to read one input file from
       the <b>as </b>standard input, which is normally your terminal.  You may have
       to type <b>ctl-D </b>to tell <b>as </b>there is no more program to assemble.

       Use <b>-- </b>if you need to explicitly name the standard input file in your
       command line.

       If the source is empty, <b>as </b>produces a small, empty object file.

       <b>as </b>may write warnings and error messages to the standard error file
       (usually your terminal).  This should not happen when  a compiler
       runs <b>as </b>automatically.  Warnings report an assumption made so that <b>as</b>
       could keep assembling a flawed program; errors report a grave problem
       that stops the assembly.

       If you are invoking <b>as </b>via the GNU C compiler, you can use the <b>-Wa</b>
       option to pass arguments through to the assembler.  The assembler
       arguments must be separated from each other (and the <b>-Wa</b>) by commas.
       For example:

               gcc -c -g -O -Wa,-alh,-L file.c

       This passes two options to the assembler: <b>-alh </b>(emit a listing to
       standard output with high-level and assembly source) and <b>-L </b>(retain
       local symbols in the symbol table).

       Usually you do not need to use this <b>-Wa </b>mechanism, since many
       compiler command-line options are automatically passed to the
       assembler by the compiler.  (You can call the GNU compiler driver
       with the <b>-v </b>option to see precisely what options it passes to each
       compilation pass, including the assembler.)
</pre>
<h2><a id="OPTIONS" href="#OPTIONS"></a>OPTIONS  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       <b>@</b><i>file</i>
           Read command-line options from <i>file</i>.  The options read are
           inserted in place of the original @<i>file</i> option.  If <i>file</i> does not
           exist, or cannot be read, then the option will be treated
           literally, and not removed.

           Options in <i>file</i> are separated by whitespace.  A whitespace
           character may be included in an option by surrounding the entire
           option in either single or double quotes.  Any character
           (including a backslash) may be included by prefixing the
           character to be included with a backslash.  The <i>file</i> may itself
           contain additional @<i>file</i> options; any such options will be
           processed recursively.

       <b>-a[cdghlmns]</b>
           Turn on listings, in any of a variety of ways:

           <b>-ac </b>omit false conditionals

           <b>-ad </b>omit debugging directives

           <b>-ag </b>include general information, like as version and options
               passed

           <b>-ah </b>include high-level source

           <b>-al </b>include assembly

           <b>-am </b>include macro expansions

           <b>-an </b>omit forms processing

           <b>-as </b>include symbols

           <b>=file</b>
               set the name of the listing file

           You may combine these options; for example, use <b>-aln </b>for assembly
           listing without forms processing.  The <b>=file </b>option, if used,
           must be the last one.  By itself, <b>-a </b>defaults to <b>-ahls</b>.

       <b>--alternate</b>
           Begin in alternate macro mode.

       <b>--compress-debug-sections</b>
           Compress DWARF debug sections using zlib with SHF_COMPRESSED from
           the ELF ABI.  The resulting object file may not be compatible
           with older linkers and object file utilities.  Note if
           compression would make a given section <i>larger</i> then it is not
           compressed.

       <b>--compress-debug-sections=none</b>
       <b>--compress-debug-sections=zlib</b>
       <b>--compress-debug-sections=zlib-gnu</b>
       <b>--compress-debug-sections=zlib-gabi</b>
           These options control how DWARF debug sections are compressed.
           <b>--compress-debug-sections=none </b>is equivalent to
           <b>--nocompress-debug-sections</b>.  <b>--compress-debug-sections=zlib </b>and
           <b>--compress-debug-sections=zlib-gabi </b>are equivalent to
           <b>--compress-debug-sections</b>.  <b>--compress-debug-sections=zlib-gnu</b>
           compresses DWARF debug sections using zlib.  The debug sections
           are renamed to begin with <b>.zdebug</b>.  Note if compression would
           make a given section <i>larger</i> then it is not compressed nor
           renamed.

       <b>--nocompress-debug-sections</b>
           Do not compress DWARF debug sections.  This is usually the
           default for all targets except the x86/x86_64, but a configure
           time option can be used to override this.

       <b>-D  </b>Ignored.  This option is accepted for script compatibility with
           calls to other assemblers.

       <b>--debug-prefix-map </b><i>old</i><b>=</b><i>new</i>
           When assembling files in directory <i>old</i>, record debugging
           information describing them as in <i>new</i> instead.

       <b>--defsym </b><i>sym</i><b>=</b><i>value</i>
           Define the symbol <i>sym</i> to be <i>value</i> before assembling the input
           file.  <i>value</i> must be an integer constant.  As in C, a leading <b>0x</b>
           indicates a hexadecimal value, and a leading <b>0 </b>indicates an octal
           value.  The value of the symbol can be overridden inside a source
           file via the use of a ".set" pseudo-op.

       <b>-f  </b>"fast"---skip whitespace and comment preprocessing (assume source
           is compiler output).

       <b>-g</b>
       <b>--gen-debug</b>
           Generate debugging information for each assembler source line
           using whichever debug format is preferred by the target.  This
           currently means either STABS, ECOFF or DWARF2.

       <b>--gstabs</b>
           Generate stabs debugging information for each assembler line.
           This may help debugging assembler code, if the debugger can
           handle it.

       <b>--gstabs+</b>
           Generate stabs debugging information for each assembler line,
           with GNU extensions that probably only gdb can handle, and that
           could make other debuggers crash or refuse to read your program.
           This may help debugging assembler code.  Currently the only GNU
           extension is the location of the current working directory at
           assembling time.

       <b>--gdwarf-2</b>
           Generate DWARF2 debugging information for each assembler line.
           This may help debugging assembler code, if the debugger can
           handle it.  Note---this option is only supported by some targets,
           not all of them.

       <b>--gdwarf-sections</b>
           Instead of creating a .debug_line section, create a series of
           .debug_line.<i>foo</i> sections where <i>foo</i> is the name of the
           corresponding code section.  For example a code section called
           <i>.text.func</i> will have its dwarf line number information placed
           into a section called <i>.debug_line.text.func</i>.  If the code section
           is just called <i>.text</i> then debug line section will still be called
           just <i>.debug_line</i> without any suffix.

       <b>--size-check=error</b>
       <b>--size-check=warning</b>
           Issue an error or warning for invalid ELF .size directive.

       <b>--elf-stt-common=no</b>
       <b>--elf-stt-common=yes</b>
           These options control whether the ELF assembler should generate
           common symbols with the "STT_COMMON" type.  The default can be
           controlled by a configure option <b>--enable-elf-stt-common</b>.

       <b>--help</b>
           Print a summary of the command line options and exit.

       <b>--target-help</b>
           Print a summary of all target specific options and exit.

       <b>-I </b><i>dir</i>
           Add directory <i>dir</i> to the search list for ".include" directives.

       <b>-J  </b>Don't warn about signed overflow.

       <b>-K  </b>Issue warnings when difference tables altered for long
           displacements.

       <b>-L</b>
       <b>--keep-locals</b>
           Keep (in the symbol table) local symbols.  These symbols start
           with system-specific local label prefixes, typically <b>.L </b>for ELF
           systems or <b>L </b>for traditional a.out systems.

       <b>--listing-lhs-width=</b><i>number</i>
           Set the maximum width, in words, of the output data column for an
           assembler listing to <i>number</i>.

       <b>--listing-lhs-width2=</b><i>number</i>
           Set the maximum width, in words, of the output data column for
           continuation lines in an assembler listing to <i>number</i>.

       <b>--listing-rhs-width=</b><i>number</i>
           Set the maximum width of an input source line, as displayed in a
           listing, to <i>number</i> bytes.

       <b>--listing-cont-lines=</b><i>number</i>
           Set the maximum number of lines printed in a listing for a single
           line of input to <i>number</i> + 1.

       <b>--no-pad-sections</b>
           Stop the assembler for padding the ends of output sections to the
           alignment of that section.  The default is to pad the sections,
           but this can waste space which might be needed on targets which
           have tight memory constraints.

       <b>-o </b><i>objfile</i>
           Name the object-file output from <b>as </b><i>objfile</i>.

       <b>-R  </b>Fold the data section into the text section.

       <b>--hash-size=</b><i>number</i>
           Set the default size of GAS's hash tables to a prime number close
           to <i>number</i>.  Increasing this value can reduce the length of time
           it takes the assembler to perform its tasks, at the expense of
           increasing the assembler's memory requirements.  Similarly
           reducing this value can reduce the memory requirements at the
           expense of speed.

       <b>--reduce-memory-overheads</b>
           This option reduces GAS's memory requirements, at the expense of
           making the assembly processes slower.  Currently this switch is a
           synonym for <b>--hash-size=4051</b>, but in the future it may have other
           effects as well.

       <b>--sectname-subst</b>
           Honor substitution sequences in section names.

       <b>--statistics</b>
           Print the maximum space (in bytes) and total time (in seconds)
           used by assembly.

       <b>--strip-local-absolute</b>
           Remove local absolute symbols from the outgoing symbol table.

       <b>-v</b>
       <b>-version</b>
           Print the <b>as </b>version.

       <b>--version</b>
           Print the <b>as </b>version and exit.

       <b>-W</b>
       <b>--no-warn</b>
           Suppress warning messages.

       <b>--fatal-warnings</b>
           Treat warnings as errors.

       <b>--warn</b>
           Don't suppress warning messages or treat them as errors.

       <b>-w  </b>Ignored.

       <b>-x  </b>Ignored.

       <b>-Z  </b>Generate an object file even after errors.

       <b>-- | </b><i>files</i> <b>...</b>
           Standard input, or source files to assemble.

       The following options are available when as is configured for the
       64-bit mode of the ARM Architecture (AArch64).

       <b>-EB </b>This option specifies that the output generated by the assembler
           should be marked as being encoded for a big-endian processor.

       <b>-EL </b>This option specifies that the output generated by the assembler
           should be marked as being encoded for a little-endian processor.

       <b>-mabi=</b><i>abi</i>
           Specify which ABI the source code uses.  The recognized arguments
           are: "ilp32" and "lp64", which decides the generated object file
           in ELF32 and ELF64 format respectively.  The default is "lp64".

       <b>-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b>
           This option specifies the target processor.  The assembler will
           issue an error message if an attempt is made to assemble an
           instruction which will not execute on the target processor.  The
           following processor names are recognized: "cortex-a35",
           "cortex-a53", "cortex-a57", "cortex-a72", "cortex-a73",
           "exynos-m1", "falkor", "qdf24xx", "thunderx", "vulcan", "xgene1"
           and "xgene2".  The special name "all" may be used to allow the
           assembler to accept instructions valid for any supported
           processor, including all optional extensions.

           In addition to the basic instruction set, the assembler can be
           told to accept, or restrict, various extension mnemonics that
           extend the processor.

           If some implementations of a particular processor can have an
           extension, then then those extensions are automatically enabled.
           Consequently, you will not normally have to specify any
           additional extensions.

       <b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b>
           This option specifies the target architecture.  The assembler
           will issue an error message if an attempt is made to assemble an
           instruction which will not execute on the target architecture.
           The following architecture names are recognized: "armv8-a",
           "armv8.1-a", "armv8.2-a" and "armv8.3-a".

           If both <b>-mcpu </b>and <b>-march </b>are specified, the assembler will use
           the setting for <b>-mcpu</b>.  If neither are specified, the assembler
           will default to <b>-mcpu=all</b>.

           The architecture option can be extended with the same instruction
           set extension options as the <b>-mcpu </b>option.  Unlike <b>-mcpu</b>,
           extensions are not always enabled by default,

       <b>-mverbose-error</b>
           This option enables verbose error messages for AArch64 gas.  This
           option is enabled by default.

       <b>-mno-verbose-error</b>
           This option disables verbose error messages in AArch64 gas.

       The following options are available when as is configured for an
       Alpha processor.

       <b>-m</b><i>cpu</i>
           This option specifies the target processor.  If an attempt is
           made to assemble an instruction which will not execute on the
           target processor, the assembler may either expand the instruction
           as a macro or issue an error message.  This option is equivalent
           to the ".arch" directive.

           The following processor names are recognized: 21064, "21064a",
           21066, 21068, 21164, "21164a", "21164pc", 21264, "21264a",
           "21264b", "ev4", "ev5", "lca45", "ev5", "ev56", "pca56", "ev6",
           "ev67", "ev68".  The special name "all" may be used to allow the
           assembler to accept instructions valid for any Alpha processor.

           In order to support existing practice in OSF/1 with respect to
           ".arch", and existing practice within <b>MILO </b>(the Linux ARC
           bootloader), the numbered processor names (e.g. 21064) enable the
           processor-specific PALcode instructions, while the "electro-
           vlasic" names (e.g. "ev4") do not.

       <b>-mdebug</b>
       <b>-no-mdebug</b>
           Enables or disables the generation of ".mdebug" encapsulation for
           stabs directives and procedure descriptors.  The default is to
           automatically enable ".mdebug" when the first stabs directive is
           seen.

       <b>-relax</b>
           This option forces all relocations to be put into the object
           file, instead of saving space and resolving some relocations at
           assembly time.  Note that this option does not propagate all
           symbol arithmetic into the object file, because not all symbol
           arithmetic can be represented.  However, the option can still be
           useful in specific applications.

       <b>-replace</b>
       <b>-noreplace</b>
           Enables or disables the optimization of procedure calls, both at
           assemblage and at link time.  These options are only available
           for VMS targets and "-replace" is the default.  See section 1.4.1
           of the OpenVMS Linker Utility Manual.

       <b>-g  </b>This option is used when the compiler generates debug
           information.  When <b>gcc </b>is using <b>mips-tfile </b>to generate debug
           information for ECOFF, local labels must be passed through to the
           object file.  Otherwise this option has no effect.

       <b>-G</b><i>size</i>
           A local common symbol larger than <i>size</i> is placed in ".bss", while
           smaller symbols are placed in ".sbss".

       <b>-F</b>
       <b>-32addr</b>
           These options are ignored for backward compatibility.

       The following options are available when as is configured for an ARC
       processor.

       <b>-mcpu=</b><i>cpu</i>
           This option selects the core processor variant.

       <b>-EB | -EL</b>
           Select either big-endian (-EB) or little-endian (-EL) output.

       <b>-mcode-density</b>
           Enable Code Density extenssion instructions.

       The following options are available when as is configured for the ARM
       processor family.

       <b>-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b>
           Specify which ARM processor variant is the target.

       <b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b>
           Specify which ARM architecture variant is used by the target.

       <b>-mfpu=</b><i>floating-point-format</i>
           Select which Floating Point architecture is the target.

       <b>-mfloat-abi=</b><i>abi</i>
           Select which floating point ABI is in use.

       <b>-mthumb</b>
           Enable Thumb only instruction decoding.

       <b>-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant</b>
           Select which procedure calling convention is in use.

       <b>-EB | -EL</b>
           Select either big-endian (-EB) or little-endian (-EL) output.

       <b>-mthumb-interwork</b>
           Specify that the code has been generated with interworking
           between Thumb and ARM code in mind.

       <b>-mccs</b>
           Turns on CodeComposer Studio assembly syntax compatibility mode.

       <b>-k  </b>Specify that PIC code has been generated.

       The following options are available when as is configured for the
       Blackfin processor family.

       <b>-mcpu=</b><i>processor</i>[<b>-</b><i>sirevision</i>]
           This option specifies the target processor.  The optional
           <i>sirevision</i> is not used in assembler.  It's here such that GCC can
           easily pass down its "-mcpu=" option.  The assembler will issue
           an error message if an attempt is made to assemble an instruction
           which will not execute on the target processor.  The following
           processor names are recognized: "bf504", "bf506", "bf512",
           "bf514", "bf516", "bf518", "bf522", "bf523", "bf524", "bf525",
           "bf526", "bf527", "bf531", "bf532", "bf533", "bf534", "bf535"
           (not implemented yet), "bf536", "bf537", "bf538", "bf539",
           "bf542", "bf542m", "bf544", "bf544m", "bf547", "bf547m", "bf548",
           "bf548m", "bf549", "bf549m", "bf561", and "bf592".

       <b>-mfdpic</b>
           Assemble for the FDPIC ABI.

       <b>-mno-fdpic</b>
       <b>-mnopic</b>
           Disable -mfdpic.

       See the info pages for documentation of the CRIS-specific options.

       The following options are available when as is configured for a D10V
       processor.

       <b>-O  </b>Optimize output by parallelizing instructions.

       The following options are available when as is configured for a D30V
       processor.

       <b>-O  </b>Optimize output by parallelizing instructions.

       <b>-n  </b>Warn when nops are generated.

       <b>-N  </b>Warn when a nop after a 32-bit multiply instruction is generated.

       The following options are available when as is configured for an
       Epiphany processor.

       <b>-mepiphany</b>
           Specifies that the both 32 and 16 bit instructions are allowed.
           This is the default behavior.

       <b>-mepiphany16</b>
           Restricts the permitted instructions to just the 16 bit set.

       The following options are available when as is configured for an
       H8/300 processor.  @chapter H8/300 Dependent Features

   <b>Options</b>
       The Renesas H8/300 version of "as" has one machine-dependent option:

       <b>-h-tick-hex</b>
           Support H'00 style hex constants in addition to 0x00 style.

       <b>-mach=</b><i>name</i>
           Sets the H8300 machine variant.  The following machine names are
           recognised: "h8300h", "h8300hn", "h8300s", "h8300sn", "h8300sx"
           and "h8300sxn".

       The following options are available when as is configured for an i386
       processor.

       <b>--32 | --x32 | --64</b>
           Select the word size, either 32 bits or 64 bits.  <b>--32 </b>implies
           Intel i386 architecture, while <b>--x32 </b>and <b>--64 </b>imply AMD x86-64
           architecture with 32-bit or 64-bit word-size respectively.

           These options are only available with the ELF object file format,
           and require that the necessary BFD support has been included (on
           a 32-bit platform you have to add --enable-64-bit-bfd to
           configure enable 64-bit usage and use x86-64 as target platform).

       <b>-n  </b>By default, x86 GAS replaces multiple nop instructions used for
           alignment within code sections with multi-byte nop instructions
           such as leal 0(%esi,1),%esi.  This switch disables the
           optimization.

       <b>--divide</b>
           On SVR4-derived platforms, the character <b>/ </b>is treated as a
           comment character, which means that it cannot be used in
           expressions.  The <b>--divide </b>option turns <b>/ </b>into a normal
           character.  This does not disable <b>/ </b>at the beginning of a line
           starting a comment, or affect using <b># </b>for starting a comment.

       <b>-march=</b><i>CPU</i><b>[+</b><i>EXTENSION</i><b>...]</b>
           This option specifies the target processor.  The assembler will
           issue an error message if an attempt is made to assemble an
           instruction which will not execute on the target processor.  The
           following processor names are recognized: "i8086", "i186",
           "i286", "i386", "i486", "i586", "i686", "pentium", "pentiumpro",
           "pentiumii", "pentiumiii", "pentium4", "prescott", "nocona",
           "core", "core2", "corei7", "l1om", "k1om", "iamcu", "k6", "k6_2",
           "athlon", "opteron", "k8", "amdfam10", "bdver1", "bdver2",
           "bdver3", "bdver4", "znver1", "btver1", "btver2", "generic32" and
           "generic64".

           In addition to the basic instruction set, the assembler can be
           told to accept various extension mnemonics.  For example,
           "-march=i686+sse4+vmx" extends <i>i686</i> with <i>sse4</i> and <i>vmx</i>.  The
           following extensions are currently supported: 8087, 287, 387,
           687, "no87", "no287", "no387", "no687", "mmx", "nommx", "sse",
           "sse2", "sse3", "ssse3", "sse4.1", "sse4.2", "sse4", "nosse",
           "nosse2", "nosse3", "nossse3", "nosse4.1", "nosse4.2", "nosse4",
           "avx", "avx2", "noavx", "noavx2", "adx", "rdseed", "prfchw",
           "smap", "mpx", "sha", "rdpid", "ptwrite", "prefetchwt1",
           "clflushopt", "se1", "clwb", "avx512f", "avx512cd", "avx512er",
           "avx512pf", "avx512vl", "avx512bw", "avx512dq", "avx512ifma",
           "avx512vbmi", "avx512_4fmaps", "avx512_4vnniw",
           "avx512_vpopcntdq", "noavx512f", "noavx512cd", "noavx512er",
           "noavx512pf", "noavx512vl", "noavx512bw", "noavx512dq",
           "noavx512ifma", "noavx512vbmi", "noavx512_4fmaps",
           "noavx512_4vnniw", "noavx512_vpopcntdq", "vmx", "vmfunc", "smx",
           "xsave", "xsaveopt", "xsavec", "xsaves", "aes", "pclmul",
           "fsgsbase", "rdrnd", "f16c", "bmi2", "fma", "movbe", "ept",
           "lzcnt", "hle", "rtm", "invpcid", "clflush", "mwaitx", "clzero",
           "lwp", "fma4", "xop", "cx16", "syscall", "rdtscp", "3dnow",
           "3dnowa", "sse4a", "sse5", "svme", "abm" and "padlock".  Note
           that rather than extending a basic instruction set, the extension
           mnemonics starting with "no" revoke the respective functionality.

           When the ".arch" directive is used with <b>-march</b>, the ".arch"
           directive will take precedent.

       <b>-mtune=</b><i>CPU</i>
           This option specifies a processor to optimize for. When used in
           conjunction with the <b>-march </b>option, only instructions of the
           processor specified by the <b>-march </b>option will be generated.

           Valid <i>CPU</i> values are identical to the processor list of
           <b>-march=</b><i>CPU</i>.

       <b>-msse2avx</b>
           This option specifies that the assembler should encode SSE
           instructions with VEX prefix.

       <b>-msse-check=</b><i>none</i>
       <b>-msse-check=</b><i>warning</i>
       <b>-msse-check=</b><i>error</i>
           These options control if the assembler should check SSE
           instructions.  <b>-msse-check=</b><i>none</i> will make the assembler not to
           check SSE instructions,  which is the default.
           <b>-msse-check=</b><i>warning</i> will make the assembler issue a warning for
           any SSE instruction.  <b>-msse-check=</b><i>error</i> will make the assembler
           issue an error for any SSE instruction.

       <b>-mavxscalar=</b><i>128</i>
       <b>-mavxscalar=</b><i>256</i>
           These options control how the assembler should encode scalar AVX
           instructions.  <b>-mavxscalar=</b><i>128</i> will encode scalar AVX
           instructions with 128bit vector length, which is the default.
           <b>-mavxscalar=</b><i>256</i> will encode scalar AVX instructions with 256bit
           vector length.

       <b>-mevexlig=</b><i>128</i>
       <b>-mevexlig=</b><i>256</i>
       <b>-mevexlig=</b><i>512</i>
           These options control how the assembler should encode length-
           ignored (LIG) EVEX instructions.  <b>-mevexlig=</b><i>128</i> will encode LIG
           EVEX instructions with 128bit vector length, which is the
           default.  <b>-mevexlig=</b><i>256</i> and <b>-mevexlig=</b><i>512</i> will encode LIG EVEX
           instructions with 256bit and 512bit vector length, respectively.

       <b>-mevexwig=</b><i>0</i>
       <b>-mevexwig=</b><i>1</i>
           These options control how the assembler should encode w-ignored
           (WIG) EVEX instructions.  <b>-mevexwig=</b><i>0</i> will encode WIG EVEX
           instructions with evex.w = 0, which is the default.  <b>-mevexwig=</b><i>1</i>
           will encode WIG EVEX instructions with evex.w = 1.

       <b>-mmnemonic=</b><i>att</i>
       <b>-mmnemonic=</b><i>intel</i>
           This option specifies instruction mnemonic for matching
           instructions.  The ".att_mnemonic" and ".intel_mnemonic"
           directives will take precedent.

       <b>-msyntax=</b><i>att</i>
       <b>-msyntax=</b><i>intel</i>
           This option specifies instruction syntax when processing
           instructions.  The ".att_syntax" and ".intel_syntax" directives
           will take precedent.

       <b>-mnaked-reg</b>
           This opetion specifies that registers don't require a <b>% </b>prefix.
           The ".att_syntax" and ".intel_syntax" directives will take
           precedent.

       <b>-madd-bnd-prefix</b>
           This option forces the assembler to add BND prefix to all
           branches, even if such prefix was not explicitly specified in the
           source code.

       <b>-mno-shared</b>
           On ELF target, the assembler normally optimizes out non-PLT
           relocations against defined non-weak global branch targets with
           default visibility.  The <b>-mshared </b>option tells the assembler to
           generate code which may go into a shared library where all non-
           weak global branch targets with default visibility can be
           preempted.  The resulting code is slightly bigger.  This option
           only affects the handling of branch instructions.

       <b>-mbig-obj</b>
           On x86-64 PE/COFF target this option forces the use of big object
           file format, which allows more than 32768 sections.

       <b>-momit-lock-prefix=</b><i>no</i>
       <b>-momit-lock-prefix=</b><i>yes</i>
           These options control how the assembler should encode lock
           prefix.  This option is intended as a workaround for processors,
           that fail on lock prefix. This option can only be safely used
           with single-core, single-thread computers <b>-momit-lock-prefix=</b><i>yes</i>
           will omit all lock prefixes.  <b>-momit-lock-prefix=</b><i>no</i> will encode
           lock prefix as usual, which is the default.

       <b>-mfence-as-lock-add=</b><i>no</i>
       <b>-mfence-as-lock-add=</b><i>yes</i>
           These options control how the assembler should encode lfence,
           mfence and sfence.  <b>-mfence-as-lock-add=</b><i>yes</i> will encode lfence,
           mfence and sfence as <b>lock addl $0x0, (%rsp) </b>in 64-bit mode and
           <b>lock addl $0x0, (%esp) </b>in 32-bit mode.  <b>-mfence-as-lock-add=</b><i>no</i>
           will encode lfence, mfence and sfence as usual, which is the
           default.

       <b>-mrelax-relocations=</b><i>no</i>
       <b>-mrelax-relocations=</b><i>yes</i>
           These options control whether the assembler should generate relax
           relocations, R_386_GOT32X, in 32-bit mode, or R_X86_64_GOTPCRELX
           and R_X86_64_REX_GOTPCRELX, in 64-bit mode.
           <b>-mrelax-relocations=</b><i>yes</i> will generate relax relocations.
           <b>-mrelax-relocations=</b><i>no</i> will not generate relax relocations.  The
           default can be controlled by a configure option
           <b>--enable-x86-relax-relocations</b>.

       <b>-mevexrcig=</b><i>rne</i>
       <b>-mevexrcig=</b><i>rd</i>
       <b>-mevexrcig=</b><i>ru</i>
       <b>-mevexrcig=</b><i>rz</i>
           These options control how the assembler should encode SAE-only
           EVEX instructions.  <b>-mevexrcig=</b><i>rne</i> will encode RC bits of EVEX
           instruction with 00, which is the default.  <b>-mevexrcig=</b><i>rd</i>,
           <b>-mevexrcig=</b><i>ru</i> and <b>-mevexrcig=</b><i>rz</i> will encode SAE-only EVEX
           instructions with 01, 10 and 11 RC bits, respectively.

       <b>-mamd64</b>
       <b>-mintel64</b>
           This option specifies that the assembler should accept only AMD64
           or Intel64 ISA in 64-bit mode.  The default is to accept both.

       The following options are available when as is configured for the
       Intel 80960 processor.

       <b>-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC</b>
           Specify which variant of the 960 architecture is the target.

       <b>-b  </b>Add code to collect statistics about branches taken.

       <b>-no-relax</b>
           Do not alter compare-and-branch instructions for long
           displacements; error if necessary.

       The following options are available when as is configured for the
       Ubicom IP2K series.

       <b>-mip2022ext</b>
           Specifies that the extended IP2022 instructions are allowed.

       <b>-mip2022</b>
           Restores the default behaviour, which restricts the permitted
           instructions to just the basic IP2022 ones.

       The following options are available when as is configured for the
       Renesas M32C and M16C processors.

       <b>-m32c</b>
           Assemble M32C instructions.

       <b>-m16c</b>
           Assemble M16C instructions (the default).

       <b>-relax</b>
           Enable support for link-time relaxations.

       <b>-h-tick-hex</b>
           Support H'00 style hex constants in addition to 0x00 style.

       The following options are available when as is configured for the
       Renesas M32R (formerly Mitsubishi M32R) series.

       <b>--m32rx</b>
           Specify which processor in the M32R family is the target.  The
           default is normally the M32R, but this option changes it to the
           M32RX.

       <b>--warn-explicit-parallel-conflicts or --Wp</b>
           Produce warning messages when questionable parallel constructs
           are encountered.

       <b>--no-warn-explicit-parallel-conflicts or --Wnp</b>
           Do not produce warning messages when questionable parallel
           constructs are encountered.

       The following options are available when as is configured for the
       Motorola 68000 series.

       <b>-l  </b>Shorten references to undefined symbols, to one word instead of
           two.

       <b>-m68000 | -m68008 | -m68010 | -m68020 | -m68030</b>
       <b>| -m68040 | -m68060 | -m68302 | -m68331 | -m68332</b>
       <b>| -m68333 | -m68340 | -mcpu32 | -m5200</b>
           Specify what processor in the 68000 family is the target.  The
           default is normally the 68020, but this can be changed at
           configuration time.

       <b>-m68881 | -m68882 | -mno-68881 | -mno-68882</b>
           The target machine does (or does not) have a floating-point
           coprocessor.  The default is to assume a coprocessor for 68020,
           68030, and cpu32.  Although the basic 68000 is not compatible
           with the 68881, a combination of the two can be specified, since
           it's possible to do emulation of the coprocessor instructions
           with the main processor.

       <b>-m68851 | -mno-68851</b>
           The target machine does (or does not) have a memory-management
           unit coprocessor.  The default is to assume an MMU for 68020 and
           up.

       The following options are available when as is configured for an
       Altera Nios II processor.

       <b>-relax-section</b>
           Replace identified out-of-range branches with PC-relative "jmp"
           sequences when possible.  The generated code sequences are
           suitable for use in position-independent code, but there is a
           practical limit on the extended branch range because of the
           length of the sequences.  This option is the default.

       <b>-relax-all</b>
           Replace branch instructions not determinable to be in range and
           all call instructions with "jmp" and "callr" sequences
           (respectively).  This option generates absolute relocations
           against the target symbols and is not appropriate for position-
           independent code.

       <b>-no-relax</b>
           Do not replace any branches or calls.

       <b>-EB </b>Generate big-endian output.

       <b>-EL </b>Generate little-endian output.  This is the default.

       <b>-march=</b><i>architecture</i>
           This option specifies the target architecture.  The assembler
           issues an error message if an attempt is made to assemble an
           instruction which will not execute on the target architecture.
           The following architecture names are recognized: "r1", "r2".  The
           default is "r1".

       The following options are available when as is configured for a Meta
       processor.

       "-mcpu=metac11"
           Generate code for Meta 1.1.

       "-mcpu=metac12"
           Generate code for Meta 1.2.

       "-mcpu=metac21"
           Generate code for Meta 2.1.

       "-mfpu=metac21"
           Allow code to use FPU hardware of Meta 2.1.

       See the info pages for documentation of the MMIX-specific options.

       The following options are available when as is configured for a NDS32
       processor.

       "-O1"
           Optimize for performance.

       "-Os"
           Optimize for space.

       "-EL"
           Produce little endian data output.

       "-EB"
           Produce little endian data output.

       "-mpic"
           Generate PIC.

       "-mno-fp-as-gp-relax"
           Suppress fp-as-gp relaxation for this file.

       "-mb2bb-relax"
           Back-to-back branch optimization.

       "-mno-all-relax"
           Suppress all relaxation for this file.

       "-march=&lt;arch name&gt;"
           Assemble for architecture &lt;arch name&gt; which could be v3, v3j,
           v3m, v3f, v3s, v2, v2j, v2f, v2s.

       "-mbaseline=&lt;baseline&gt;"
           Assemble for baseline &lt;baseline&gt; which could be v2, v3, v3m.

       "-mfpu-freg=<i>FREG"</i>
           Specify a FPU configuration.

           "0      8 SP /  4 DP registers"
           "1     16 SP /  8 DP registers"
           "2     32 SP / 16 DP registers"
           "3     32 SP / 32 DP registers"
       "-mabi=<i>abi"</i>
           Specify a abi version &lt;abi&gt; could be v1, v2, v2fp, v2fpp.

       "-m[no-]mac"
           Enable/Disable Multiply instructions support.

       "-m[no-]div"
           Enable/Disable Divide instructions support.

       "-m[no-]16bit-ext"
           Enable/Disable 16-bit extension

       "-m[no-]dx-regs"
           Enable/Disable d0/d1 registers

       "-m[no-]perf-ext"
           Enable/Disable Performance extension

       "-m[no-]perf2-ext"
           Enable/Disable Performance extension 2

       "-m[no-]string-ext"
           Enable/Disable String extension

       "-m[no-]reduced-regs"
           Enable/Disable Reduced Register configuration (GPR16) option

       "-m[no-]audio-isa-ext"
           Enable/Disable AUDIO ISA extension

       "-m[no-]fpu-sp-ext"
           Enable/Disable FPU SP extension

       "-m[no-]fpu-dp-ext"
           Enable/Disable FPU DP extension

       "-m[no-]fpu-fma"
           Enable/Disable FPU fused-multiply-add instructions

       "-mall-ext"
           Turn on all extensions and instructions support

       The following options are available when as is configured for a
       PowerPC processor.

       <b>-a32</b>
           Generate ELF32 or XCOFF32.

       <b>-a64</b>
           Generate ELF64 or XCOFF64.

       <b>-K PIC</b>
           Set EF_PPC_RELOCATABLE_LIB in ELF flags.

       <b>-mpwrx | -mpwr2</b>
           Generate code for POWER/2 (RIOS2).

       <b>-mpwr</b>
           Generate code for POWER (RIOS1)

       <b>-m601</b>
           Generate code for PowerPC 601.

       <b>-mppc, -mppc32, -m603, -m604</b>
           Generate code for PowerPC 603/604.

       <b>-m403, -m405</b>
           Generate code for PowerPC 403/405.

       <b>-m440</b>
           Generate code for PowerPC 440.  BookE and some 405 instructions.

       <b>-m464</b>
           Generate code for PowerPC 464.

       <b>-m476</b>
           Generate code for PowerPC 476.

       <b>-m7400, -m7410, -m7450, -m7455</b>
           Generate code for PowerPC 7400/7410/7450/7455.

       <b>-m750cl</b>
           Generate code for PowerPC 750CL.

       <b>-m821, -m850, -m860</b>
           Generate code for PowerPC 821/850/860.

       <b>-mppc64, -m620</b>
           Generate code for PowerPC 620/625/630.

       <b>-me500, -me500x2</b>
           Generate code for Motorola e500 core complex.

       <b>-me500mc</b>
           Generate code for Freescale e500mc core complex.

       <b>-me500mc64</b>
           Generate code for Freescale e500mc64 core complex.

       <b>-me5500</b>
           Generate code for Freescale e5500 core complex.

       <b>-me6500</b>
           Generate code for Freescale e6500 core complex.

       <b>-mspe</b>
           Generate code for Motorola SPE instructions.

       <b>-mtitan</b>
           Generate code for AppliedMicro Titan core complex.

       <b>-mppc64bridge</b>
           Generate code for PowerPC 64, including bridge insns.

       <b>-mbooke</b>
           Generate code for 32-bit BookE.

       <b>-ma2</b>
           Generate code for A2 architecture.

       <b>-me300</b>
           Generate code for PowerPC e300 family.

       <b>-maltivec</b>
           Generate code for processors with AltiVec instructions.

       <b>-mvle</b>
           Generate code for Freescale PowerPC VLE instructions.

       <b>-mvsx</b>
           Generate code for processors with Vector-Scalar (VSX)
           instructions.

       <b>-mhtm</b>
           Generate code for processors with Hardware Transactional Memory
           instructions.

       <b>-mpower4, -mpwr4</b>
           Generate code for Power4 architecture.

       <b>-mpower5, -mpwr5, -mpwr5x</b>
           Generate code for Power5 architecture.

       <b>-mpower6, -mpwr6</b>
           Generate code for Power6 architecture.

       <b>-mpower7, -mpwr7</b>
           Generate code for Power7 architecture.

       <b>-mpower8, -mpwr8</b>
           Generate code for Power8 architecture.

       <b>-mpower9, -mpwr9</b>
           Generate code for Power9 architecture.

       <b>-mcell</b>
       <b>-mcell</b>
           Generate code for Cell Broadband Engine architecture.

       <b>-mcom</b>
           Generate code Power/PowerPC common instructions.

       <b>-many</b>
           Generate code for any architecture (PWR/PWRX/PPC).

       <b>-mregnames</b>
           Allow symbolic names for registers.

       <b>-mno-regnames</b>
           Do not allow symbolic names for registers.

       <b>-mrelocatable</b>
           Support for GCC's -mrelocatable option.

       <b>-mrelocatable-lib</b>
           Support for GCC's -mrelocatable-lib option.

       <b>-memb</b>
           Set PPC_EMB bit in ELF flags.

       <b>-mlittle, -mlittle-endian, -le</b>
           Generate code for a little endian machine.

       <b>-mbig, -mbig-endian, -be</b>
           Generate code for a big endian machine.

       <b>-msolaris</b>
           Generate code for Solaris.

       <b>-mno-solaris</b>
           Do not generate code for Solaris.

       <b>-nops=</b><i>count</i>
           If an alignment directive inserts more than <i>count</i> nops, put a
           branch at the beginning to skip execution of the nops.

       The following options are available when as is configured for a RISC-
       V  processor.

       <b>-march=ISA</b>
           Select the base isa, as specified by ISA.  For example
           -march=rv32ima.

       <b>-mabi=ABI</b>
           Selects the ABI, which is either "ilp32" or "lp64", optionally
           followed by "f", "d", or "q" to indicate single-precision,
           double-precision, or quad-precision floating-point calling
           convention, or none to indicate the soft-float calling
           convention.

       See the info pages for documentation of the RX-specific options.

       The following options are available when as is configured for the
       s390 processor family.

       <b>-m31</b>
       <b>-m64</b>
           Select the word size, either 31/32 bits or 64 bits.

       <b>-mesa</b>
       <b>-mzarch</b>
           Select the architecture mode, either the Enterprise System
           Architecture (esa) or the z/Architecture mode (zarch).

       <b>-march=</b><i>processor</i>
           Specify which s390 processor variant is the target, <b>g5 </b>(or
           <b>arch3</b>), <b>g6</b>, <b>z900 </b>(or <b>arch5</b>), <b>z990 </b>(or <b>arch6</b>), <b>z9-109</b>, <b>z9-ec </b>(or
           <b>arch7</b>), <b>z10 </b>(or <b>arch8</b>), <b>z196 </b>(or <b>arch9</b>), <b>zEC12 </b>(or <b>arch10</b>), <b>z13</b>
           (or <b>arch11</b>), or <b>arch12</b>.

       <b>-mregnames</b>
       <b>-mno-regnames</b>
           Allow or disallow symbolic names for registers.

       <b>-mwarn-areg-zero</b>
           Warn whenever the operand for a base or index register has been
           specified but evaluates to zero.

       The following options are available when as is configured for a
       TMS320C6000 processor.

       <b>-march=</b><i>arch</i>
           Enable (only) instructions from architecture <i>arch</i>.  By default,
           all instructions are permitted.

           The following values of <i>arch</i> are accepted: "c62x", "c64x",
           "c64x+", "c67x", "c67x+", "c674x".

       <b>-mdsbt</b>
       <b>-mno-dsbt</b>
           The <b>-mdsbt </b>option causes the assembler to generate the
           "Tag_ABI_DSBT" attribute with a value of 1, indicating that the
           code is using DSBT addressing.  The <b>-mno-dsbt </b>option, the
           default, causes the tag to have a value of 0, indicating that the
           code does not use DSBT addressing.  The linker will emit a
           warning if objects of different type (DSBT and non-DSBT) are
           linked together.

       <b>-mpid=no</b>
       <b>-mpid=near</b>
       <b>-mpid=far</b>
           The <b>-mpid= </b>option causes the assembler to generate the
           "Tag_ABI_PID" attribute with a value indicating the form of data
           addressing used by the code.  <b>-mpid=no</b>, the default, indicates
           position-dependent data addressing, <b>-mpid=near </b>indicates
           position-independent addressing with GOT accesses using near DP
           addressing, and <b>-mpid=far </b>indicates position-independent
           addressing with GOT accesses using far DP addressing.  The linker
           will emit a warning if objects built with different settings of
           this option are linked together.

       <b>-mpic</b>
       <b>-mno-pic</b>
           The <b>-mpic </b>option causes the assembler to generate the
           "Tag_ABI_PIC" attribute with a value of 1, indicating that the
           code is using position-independent code addressing,  The
           "-mno-pic" option, the default, causes the tag to have a value of
           0, indicating position-dependent code addressing.  The linker
           will emit a warning if objects of different type (position-
           dependent and position-independent) are linked together.

       <b>-mbig-endian</b>
       <b>-mlittle-endian</b>
           Generate code for the specified endianness.  The default is
           little-endian.

       The following options are available when as is configured for a TILE-
       Gx processor.

       <b>-m32 | -m64</b>
           Select the word size, either 32 bits or 64 bits.

       <b>-EB | -EL</b>
           Select the endianness, either big-endian (-EB) or little-endian
           (-EL).

       The following option is available when as is configured for a Visium
       processor.

       <b>-mtune=</b><i>arch</i>
           This option specifies the target architecture.  If an attempt is
           made to assemble an instruction that will not execute on the
           target architecture, the assembler will issue an error message.

           The following names are recognized: "mcm24" "mcm" "gr5" "gr6"

       The following options are available when as is configured for an
       Xtensa processor.

       <b>--text-section-literals | --no-text-section-literals</b>
           Control the treatment of literal pools.  The default is
           <b>--no-text-section-literals</b>, which places literals in separate
           sections in the output file.  This allows the literal pool to be
           placed in a data RAM/ROM.  With <b>--text-section-literals</b>, the
           literals are interspersed in the text section in order to keep
           them as close as possible to their references.  This may be
           necessary for large assembly files, where the literals would
           otherwise be out of range of the "L32R" instructions in the text
           section.  Literals are grouped into pools following
           ".literal_position" directives or preceding "ENTRY" instructions.
           These options only affect literals referenced via PC-relative
           "L32R" instructions; literals for absolute mode "L32R"
           instructions are handled separately.

       <b>--auto-litpools | --no-auto-litpools</b>
           Control the treatment of literal pools.  The default is
           <b>--no-auto-litpools</b>, which in the absence of
           <b>--text-section-literals </b>places literals in separate sections in
           the output file.  This allows the literal pool to be placed in a
           data RAM/ROM.  With <b>--auto-litpools</b>, the literals are
           interspersed in the text section in order to keep them as close
           as possible to their references, explicit ".literal_position"
           directives are not required.  This may be necessary for very
           large functions, where single literal pool at the beginning of
           the function may not be reachable by "L32R" instructions at the
           end.  These options only affect literals referenced via PC-
           relative "L32R" instructions; literals for absolute mode "L32R"
           instructions are handled separately.  When used together with
           <b>--text-section-literals</b>, <b>--auto-litpools </b>takes precedence.

       <b>--absolute-literals | --no-absolute-literals</b>
           Indicate to the assembler whether "L32R" instructions use
           absolute or PC-relative addressing.  If the processor includes
           the absolute addressing option, the default is to use absolute
           "L32R" relocations.  Otherwise, only the PC-relative "L32R"
           relocations can be used.

       <b>--target-align | --no-target-align</b>
           Enable or disable automatic alignment to reduce branch penalties
           at some expense in code size.    This optimization is enabled by
           default.  Note that the assembler will always align instructions
           like "LOOP" that have fixed alignment requirements.

       <b>--longcalls | --no-longcalls</b>
           Enable or disable transformation of call instructions to allow
           calls across a greater range of addresses.    This option should
           be used when call targets can potentially be out of range.  It
           may degrade both code size and performance, but the linker can
           generally optimize away the unnecessary overhead when a call ends
           up within range.  The default is <b>--no-longcalls</b>.

       <b>--transform | --no-transform</b>
           Enable or disable all assembler transformations of Xtensa
           instructions, including both relaxation and optimization.  The
           default is <b>--transform</b>; <b>--no-transform </b>should only be used in the
           rare cases when the instructions must be exactly as specified in
           the assembly source.  Using <b>--no-transform </b>causes out of range
           instruction operands to be errors.

       <b>--rename-section </b><i>oldname</i><b>=</b><i>newname</i>
           Rename the <i>oldname</i> section to <i>newname</i>.  This option can be used
           multiple times to rename multiple sections.

       <b>--trampolines | --no-trampolines</b>
           Enable or disable transformation of jump instructions to allow
           jumps across a greater range of addresses.    This option should
           be used when jump targets can potentially be out of range.  In
           the absence of such jumps this option does not affect code size
           or performance.  The default is <b>--trampolines</b>.

       The following options are available when as is configured for a Z80
       family processor.

       <b>-z80</b>
           Assemble for Z80 processor.

       <b>-r800</b>
           Assemble for R800 processor.

       <b>-ignore-undocumented-instructions</b>
       <b>-Wnud</b>
           Assemble undocumented Z80 instructions that also work on R800
           without warning.

       <b>-ignore-unportable-instructions</b>
       <b>-Wnup</b>
           Assemble all undocumented Z80 instructions without warning.

       <b>-warn-undocumented-instructions</b>
       <b>-Wud</b>
           Issue a warning for undocumented Z80 instructions that also work
           on R800.

       <b>-warn-unportable-instructions</b>
       <b>-Wup</b>
           Issue a warning for undocumented Z80 instructions that do not
           work on R800.

       <b>-forbid-undocumented-instructions</b>
       <b>-Fud</b>
           Treat all undocumented instructions as errors.

       <b>-forbid-unportable-instructions</b>
       <b>-Fup</b>
           Treat undocumented Z80 instructions that do not work on R800 as
           errors.
</pre>
<h2><a id="SEE_ALSO" href="#SEE_ALSO"></a>SEE ALSO  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       <i>gcc</i>(1), <i>ld</i>(1), and the Info entries for <i>binutils</i> and <i>ld</i>.
</pre>
<h2><a id="COPYRIGHT" href="#COPYRIGHT"></a>COPYRIGHT  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       Copyright (c) 1991-2017 Free Software Foundation, Inc.

       Permission is granted to copy, distribute and/or modify this document
       under the terms of the GNU Free Documentation License, Version 1.3 or
       any later version published by the Free Software Foundation; with no
       Invariant Sections, with no Front-Cover Texts, and with no Back-Cover
       Texts.  A copy of the license is included in the section entitled
       "GNU Free Documentation License".
</pre>
<h2><a id="COLOPHON" href="#COLOPHON"></a>COLOPHON  &nbsp; &nbsp; &nbsp; &nbsp; <a href="#top_of_page"><span class="top-link">top</span></a></h2><pre>
       This page is part of the <i>binutils</i> (a collection of tools for working
       with executable binaries) project.  Information about the project can
       be found at ⟨<a href="http://www.gnu.org/software/binutils/">http://www.gnu.org/software/binutils/</a>⟩.  If you have a
       bug report for this manual page, see 
       ⟨<a href="http://sourceware.org/bugzilla/enter_bug.cgi?product=binutils">http://sourceware.org/bugzilla/enter_bug.cgi?product=binutils</a>⟩.  This
       page was obtained from the tarball binutils-2.28.tar.gz fetched from
       ⟨<a href="https://ftp.gnu.org/gnu/binutils/">https://ftp.gnu.org/gnu/binutils/</a>⟩ on 2017-07-05.  If you discover
       any rendering problems in this HTML version of the page, or you
       believe there is a better or more up-to-date source for the page, or
       you have corrections or improvements to the information in this
       COLOPHON (which is <i>not</i> part of the original manual page), send a mail
       to man-pages@man7.org

<span class="footline">binutils-2.28                    2017-03-02                            AS(1)</span>
</pre>

<hr class="end-man-text" />
<p>Pages that refer to this page: 
    <a href="../man5/elf.5.html">elf(5)</a>
</p>
<hr/>

 
<hr class="start-footer" />

<div class="footer"> 

<table class="colophon-table">
    <tr>
    <td class="pub-info">
        <p>
            HTML rendering created 2017-07-13
            by <a href="http://man7.org/mtk/index.html">Michael Kerrisk</a>, 
            author of 
            <a href="http://man7.org/tlpi/"><em>The Linux Programming Interface</em></a>, 
            maintainer of the 
            <a href="https://www.kernel.org/doc/man-pages/">Linux <em>man-pages</em> project</a>.
        </p>
        <p>
            For details of in-depth
            <strong>Linux/UNIX system programming training courses</strong>
            that I teach, look <a href="http://man7.org/training/">here</a>.
        </p>
        <p>
            Hosting by <a href="http://www.jambit.com/index_en.html">jambit GmbH</a>.
        </p>
        <p>
            <a href="http://validator.w3.org/check?uri=referer">
            <img src="http://www.w3.org/Icons/valid-xhtml11"
                alt="Valid XHTML 1.1" height="31" width="88" />
            </a>
        </p>
    </td>
    <td class="colophon-divider">
    </td>
    <td class="tlpi-cover">
        <a href="http://man7.org/tlpi/"><img src="../../../tlpi/cover/TLPI-front-cover-vsmall.png" alt="Cover of TLPI" /></a>
    </td>
    </tr>
</table>

</div>

<hr class="end-footer" />



<!--BEGIN-SITETRACKING-->
<!-- SITETRACKING.man7.org_linux_man-pages -->

<!-- Start of StatCounter Code (xhtml) -->

<script type="text/javascript">
//<![CDATA[
var sc_project=7422636; 
var sc_invisible=1; 
var sc_security="9b6714ff"; 
//]]>
</script>
<script type="text/javascript"
src="../../../../www.statcounter.com/counter/counter_xhtml.js"></script>
<noscript><div class="statcounter"><a title="website
statistics" href="http://statcounter.com/"
class="statcounter"><img class="statcounter"
src="http://c.statcounter.com/7422636/0/9b6714ff/1/"
alt="website statistics" /></a></div></noscript>

<!-- End of StatCounter Code -->


<!-- Start of Google Analytics Code -->

<script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-9830363-8']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();

</script>

<!-- End of Google Analytics Code -->

<!--END-SITETRACKING-->

</body>
</html>
