// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xFResizeAreaUpScale_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_in_data_V_dout,
        stream_in_data_V_empty_n,
        stream_in_data_V_read,
        resize_out_data_V_din,
        resize_out_data_V_full_n,
        resize_out_data_V_write
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_pp2_stage0 = 17'd512;
parameter    ap_ST_fsm_state12 = 17'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 17'd2048;
parameter    ap_ST_fsm_state15 = 17'd4096;
parameter    ap_ST_fsm_state16 = 17'd8192;
parameter    ap_ST_fsm_state17 = 17'd16384;
parameter    ap_ST_fsm_pp4_stage0 = 17'd32768;
parameter    ap_ST_fsm_state21 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] stream_in_data_V_dout;
input   stream_in_data_V_empty_n;
output   stream_in_data_V_read;
output  [23:0] resize_out_data_V_din;
input   resize_out_data_V_full_n;
output   resize_out_data_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_in_data_V_read;
reg resize_out_data_V_write;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_in_data_V_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln733_reg_2494;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln740_reg_2508;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] and_ln887_reg_2651;
reg   [0:0] and_ln813_reg_2731;
reg    resize_out_data_V_blk_n;
reg    ap_enable_reg_pp4_iter2;
reg   [0:0] icmp_ln805_reg_2709;
reg   [0:0] icmp_ln805_reg_2709_pp4_iter1_reg;
reg   [8:0] t_V_5_reg_641;
reg   [8:0] index_assign_reg_653;
reg   [12:0] t_V_6_reg_664;
reg   [16:0] index_assign_2_reg_676;
reg   [10:0] r_V_reg_813;
reg   [19:0] index_assign_3_reg_824;
wire   [37:0] grp_xFUDivAreaUp_2_fu_984_ap_return;
reg   [37:0] reg_1159;
wire    ap_CS_fsm_state4;
wire    grp_xFUDivAreaUp_2_fu_984_ap_ready;
wire    grp_xFUDivAreaUp_2_fu_984_ap_done;
wire    ap_CS_fsm_state5;
wire   [31:0] trunc_ln669_fu_1163_p1;
reg   [31:0] trunc_ln669_reg_2432;
wire    ap_CS_fsm_state2;
reg   [37:0] tmp_s_reg_2437;
wire    ap_CS_fsm_state3;
wire   [42:0] zext_ln669_fu_1167_p1;
reg   [42:0] zext_ln669_reg_2442;
wire   [57:0] zext_ln669_1_fu_1170_p1;
reg   [57:0] zext_ln669_1_reg_2447;
wire   [10:0] x_V_fu_1180_p2;
wire    ap_CS_fsm_state6;
wire   [42:0] add_ln673_1_fu_1193_p2;
wire   [0:0] icmp_ln887_fu_1174_p2;
wire   [41:0] zext_ln1597_fu_1276_p1;
reg   [41:0] zext_ln1597_reg_2468;
wire    ap_CS_fsm_state7;
wire   [57:0] zext_ln1597_1_fu_1280_p1;
reg   [57:0] zext_ln1597_1_reg_2473;
wire   [9:0] x_V_1_fu_1290_p2;
wire    ap_CS_fsm_state8;
wire   [41:0] add_ln709_1_fu_1303_p2;
wire   [0:0] icmp_ln887_7_fu_1284_p2;
wire   [0:0] icmp_ln733_fu_1411_p2;
wire    ap_block_state10_pp2_stage0_iter0;
reg    ap_block_state11_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [8:0] x_V_2_fu_1417_p2;
reg   [8:0] x_V_2_reg_2498;
reg    ap_enable_reg_pp2_iter0;
wire   [8:0] add_ln736_fu_1423_p2;
wire   [0:0] icmp_ln740_fu_1434_p2;
wire    ap_block_state13_pp3_stage0_iter0;
reg    ap_block_state14_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [12:0] x_V_3_fu_1440_p2;
reg   [12:0] x_V_3_reg_2512;
reg    ap_enable_reg_pp3_iter0;
wire   [16:0] read_index_fu_1446_p2;
wire   [9:0] ret_V_6_fu_1463_p2;
reg   [9:0] ret_V_6_reg_2573;
wire    ap_CS_fsm_state16;
wire   [15:0] lind1_V_5_fu_1527_p3;
reg   [15:0] lind1_V_5_reg_2578;
wire   [0:0] icmp_ln887_10_fu_1457_p2;
wire   [15:0] lind1_V_6_fu_1535_p3;
reg   [15:0] lind1_V_6_reg_2585;
wire   [15:0] t_V_9_fu_1543_p3;
reg   [15:0] t_V_9_reg_2592;
wire   [15:0] out_j_V_1_fu_1551_p3;
reg   [15:0] out_j_V_1_reg_2599;
wire   [0:0] icmp_ln887_11_fu_1565_p2;
reg   [0:0] icmp_ln887_11_reg_2614;
wire   [0:0] icmp_ln887_12_fu_1576_p2;
reg   [0:0] icmp_ln887_12_reg_2624;
wire   [31:0] Vweight_q0;
reg   [31:0] Yweight_reg_2629;
wire    ap_CS_fsm_state17;
wire   [1:0] p_0887_3_fu_1726_p3;
reg   [1:0] p_0887_3_reg_2636;
wire   [1:0] p_01010_3_fu_1750_p3;
reg   [1:0] p_01010_3_reg_2641;
wire   [1:0] p_0893_3_fu_1774_p3;
reg   [1:0] p_0893_3_reg_2646;
wire   [0:0] and_ln887_fu_1788_p2;
wire   [19:0] write_index_fu_1793_p2;
reg   [19:0] write_index_reg_2656;
wire   [0:0] icmp_ln879_8_fu_1799_p2;
reg   [0:0] icmp_ln879_8_reg_2661;
wire   [0:0] icmp_ln879_9_fu_1805_p2;
reg   [0:0] icmp_ln879_9_reg_2665;
wire   [0:0] icmp_ln879_10_fu_1811_p2;
reg   [0:0] icmp_ln879_10_reg_2669;
wire   [0:0] icmp_ln879_11_fu_1817_p2;
reg   [0:0] icmp_ln879_11_reg_2674;
wire   [0:0] icmp_ln879_12_fu_1823_p2;
reg   [0:0] icmp_ln879_12_reg_2679;
wire   [0:0] icmp_ln879_13_fu_1829_p2;
reg   [0:0] icmp_ln879_13_reg_2684;
wire   [0:0] xor_ln879_2_fu_1835_p2;
reg   [0:0] xor_ln879_2_reg_2689;
wire   [0:0] xor_ln879_3_fu_1841_p2;
reg   [0:0] xor_ln879_3_reg_2694;
wire   [0:0] xor_ln879_4_fu_1847_p2;
reg   [0:0] xor_ln879_4_reg_2699;
wire   [0:0] and_ln879_10_fu_1859_p2;
reg   [0:0] and_ln879_10_reg_2704;
wire   [0:0] icmp_ln805_fu_1865_p2;
wire    ap_block_state18_pp4_stage0_iter0;
reg    ap_predicate_op305_read_state19;
reg    ap_block_state19_pp4_stage0_iter1;
reg    ap_block_state20_pp4_stage0_iter2;
reg    ap_block_pp4_stage0_11001;
wire   [10:0] i_V_fu_1871_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [63:0] zext_ln544_11_fu_1877_p1;
reg   [63:0] zext_ln544_11_reg_2718;
wire   [0:0] and_ln813_fu_1888_p2;
reg   [0:0] and_ln813_reg_2731_pp4_iter1_reg;
wire   [19:0] add_ln910_fu_1893_p2;
wire   [0:0] icmp_ln887_13_fu_1899_p2;
reg   [0:0] icmp_ln887_13_reg_2740;
wire   [0:0] icmp_ln887_15_fu_1922_p2;
reg   [0:0] icmp_ln887_15_reg_2769;
wire   [8:0] lbuf_in1_V_addr_7_gep_fu_442_p3;
wire   [8:0] lbuf_in2_V_addr_8_gep_fu_449_p3;
wire   [8:0] lbuf_in0_V_addr_8_gep_fu_456_p3;
wire   [8:0] lbuf_in0_V_addr_5_gep_fu_463_p3;
wire   [8:0] lbuf_in2_V_addr_5_gep_fu_470_p3;
wire   [8:0] lbuf_in1_V_addr_6_gep_fu_477_p3;
wire   [0:0] icmp_ln887_18_fu_1957_p2;
reg   [0:0] icmp_ln887_18_reg_2828;
wire   [0:0] icmp_ln887_17_fu_1985_p2;
reg   [0:0] icmp_ln887_17_reg_2852;
wire   [0:0] icmp_ln887_16_fu_2013_p2;
reg   [0:0] icmp_ln887_16_reg_2876;
wire   [19:0] add_ln748_fu_2426_p2;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state9;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state10;
wire    ap_CS_fsm_state12;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state13;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state18;
reg   [8:0] lbuf_in0_V_address0;
reg    lbuf_in0_V_ce0;
reg    lbuf_in0_V_we0;
wire   [23:0] lbuf_in0_V_q0;
reg   [8:0] lbuf_in0_V_address1;
reg    lbuf_in0_V_ce1;
wire   [23:0] lbuf_in0_V_q1;
reg   [8:0] lbuf_in1_V_address0;
reg    lbuf_in1_V_ce0;
reg    lbuf_in1_V_we0;
wire   [23:0] lbuf_in1_V_q0;
reg   [8:0] lbuf_in1_V_address1;
reg    lbuf_in1_V_ce1;
wire   [23:0] lbuf_in1_V_q1;
reg   [8:0] lbuf_in2_V_address0;
reg    lbuf_in2_V_ce0;
reg    lbuf_in2_V_we0;
wire   [23:0] lbuf_in2_V_q0;
reg   [8:0] lbuf_in2_V_address1;
reg    lbuf_in2_V_ce1;
wire   [23:0] lbuf_in2_V_q1;
reg   [10:0] Hoffset_V_address0;
reg    Hoffset_V_ce0;
reg    Hoffset_V_we0;
wire   [12:0] Hoffset_V_d0;
wire   [12:0] Hoffset_V_q0;
reg   [9:0] Voffset_V_address0;
reg    Voffset_V_ce0;
reg    Voffset_V_we0;
wire   [12:0] Voffset_V_d0;
wire   [12:0] Voffset_V_q0;
wire   [9:0] Voffset_V_address1;
reg    Voffset_V_ce1;
wire   [12:0] Voffset_V_q1;
reg   [10:0] Hweight_address0;
reg    Hweight_ce0;
reg    Hweight_we0;
reg   [31:0] Hweight_d0;
wire   [31:0] Hweight_q0;
reg   [9:0] Vweight_address0;
reg    Vweight_ce0;
reg    Vweight_we0;
reg   [31:0] Vweight_d0;
wire    grp_xFUDivAreaUp_2_fu_984_ap_start;
wire    grp_xFUDivAreaUp_2_fu_984_ap_idle;
reg   [44:0] grp_xFUDivAreaUp_2_fu_984_in_n;
reg   [11:0] grp_xFUDivAreaUp_2_fu_984_in_d;
wire    Pixels_CoreProcessUpArea_2_fu_1024_ap_ready;
wire   [7:0] Pixels_CoreProcessUpArea_2_fu_1024_A0;
wire   [7:0] Pixels_CoreProcessUpArea_2_fu_1024_B0;
wire   [7:0] Pixels_CoreProcessUpArea_2_fu_1024_A1;
wire   [7:0] Pixels_CoreProcessUpArea_2_fu_1024_B1;
wire   [7:0] Pixels_CoreProcessUpArea_2_fu_1024_ap_return;
wire    Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_ready;
wire   [7:0] Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0;
wire   [7:0] Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0;
wire   [7:0] Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1;
wire   [7:0] Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1;
wire   [7:0] Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return;
wire    Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_ready;
wire   [7:0] Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0;
wire   [7:0] Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0;
wire   [7:0] Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1;
wire   [7:0] Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1;
wire   [7:0] Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return;
wire    call_ret1_xfExtractPixels_fu_1057_ap_ready;
wire   [23:0] call_ret1_xfExtractPixels_fu_1057_ap_return_0;
wire   [23:0] call_ret1_xfExtractPixels_fu_1057_ap_return_1;
wire   [23:0] call_ret1_xfExtractPixels_fu_1057_ap_return_2;
wire   [23:0] call_ret1_xfExtractPixels_fu_1057_ap_return_3;
wire    call_ret_xfExtractPixels_fu_1069_ap_ready;
wire   [23:0] call_ret_xfExtractPixels_fu_1069_ap_return_0;
wire   [23:0] call_ret_xfExtractPixels_fu_1069_ap_return_1;
wire   [23:0] call_ret_xfExtractPixels_fu_1069_ap_return_2;
wire   [23:0] call_ret_xfExtractPixels_fu_1069_ap_return_3;
wire    call_ret2_xfExtractPixels_fu_1081_ap_ready;
wire   [23:0] call_ret2_xfExtractPixels_fu_1081_ap_return_0;
wire   [23:0] call_ret2_xfExtractPixels_fu_1081_ap_return_1;
wire   [23:0] call_ret2_xfExtractPixels_fu_1081_ap_return_2;
wire   [23:0] call_ret2_xfExtractPixels_fu_1081_ap_return_3;
wire    call_ret3_xfExtractPixels_fu_1093_ap_ready;
wire   [23:0] call_ret3_xfExtractPixels_fu_1093_ap_return_0;
wire   [23:0] call_ret3_xfExtractPixels_fu_1093_ap_return_1;
wire   [23:0] call_ret3_xfExtractPixels_fu_1093_ap_return_2;
wire   [23:0] call_ret3_xfExtractPixels_fu_1093_ap_return_3;
reg   [10:0] t_V_reg_597;
reg   [42:0] phi_mul_reg_608;
reg   [9:0] t_V_4_reg_619;
reg   [41:0] phi_mul474_reg_630;
reg   [8:0] ap_phi_mux_t_V_5_phi_fu_645_p4;
reg   [12:0] ap_phi_mux_t_V_6_phi_fu_668_p4;
reg   [19:0] indvars_iv_reg_687;
wire    ap_CS_fsm_state15;
reg   [9:0] t_V_10_reg_699;
reg   [1:0] p_0887_0_reg_710;
reg   [1:0] p_01010_0_reg_722;
reg   [1:0] p_0893_0_reg_734;
reg   [15:0] p_0821_0_reg_746;
reg   [15:0] p_0823_0_reg_757;
reg   [15:0] p_0831_0_reg_768;
reg   [15:0] lind1_V_7_reg_779;
reg   [19:0] write_index_0_reg_790;
reg   [0:0] read_flag_0_reg_802;
reg   [23:0] ap_phi_mux_D1_V_1_0_phi_fu_837_p26;
wire   [23:0] ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834;
reg   [23:0] ap_phi_mux_D1_V_0_1_phi_fu_881_p26;
wire   [23:0] D1_0_V_1_fu_2149_p3;
wire   [23:0] ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878;
wire   [23:0] D1_0_V_fu_1150_p3;
wire   [23:0] D1_0_V_2_fu_1114_p3;
wire   [23:0] D1_0_V_3_fu_1123_p3;
reg   [23:0] ap_phi_mux_D0_V_1_2_phi_fu_912_p26;
wire   [23:0] ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909;
reg   [23:0] ap_phi_mux_D0_V_0_5_phi_fu_956_p26;
wire   [23:0] D0_0_V_8_fu_2103_p3;
wire   [23:0] ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953;
wire   [23:0] select_ln887_fu_1132_p3;
wire   [23:0] select_ln887_6_fu_1141_p3;
wire   [23:0] select_ln887_8_fu_1105_p3;
reg    grp_xFUDivAreaUp_2_fu_984_ap_start_reg;
wire   [63:0] zext_ln544_fu_1186_p1;
wire   [0:0] tmp_12_fu_1260_p3;
wire   [10:0] Hweight_addr_gep_fu_273_p3;
wire   [63:0] zext_ln544_5_fu_1296_p1;
wire   [0:0] tmp_15_fu_1369_p3;
wire   [9:0] Vweight_addr_gep_fu_305_p3;
wire   [63:0] zext_ln544_7_fu_1429_p1;
wire   [63:0] zext_ln544_8_fu_1452_p1;
wire   [63:0] zext_ln544_9_fu_1559_p1;
wire   [63:0] zext_ln544_10_fu_1571_p1;
wire   [63:0] zext_ln544_12_fu_1909_p1;
wire   [63:0] zext_ln544_13_fu_1928_p1;
wire   [63:0] zext_ln544_17_fu_1945_p1;
wire   [63:0] zext_ln544_19_fu_1963_p1;
wire   [63:0] zext_ln544_16_fu_1973_p1;
wire   [63:0] zext_ln544_18_fu_1991_p1;
wire   [63:0] zext_ln544_14_fu_2001_p1;
wire   [63:0] zext_ln544_15_fu_2019_p1;
reg   [23:0] line0_0_V_2_fu_216;
reg   [23:0] line0_1_V_2_fu_220;
reg   [23:0] line0_2_V_2_fu_224;
reg   [23:0] line0_3_V_2_fu_228;
reg   [23:0] line1_0_V_2_fu_232;
reg   [23:0] line1_1_V_2_fu_236;
reg   [23:0] line1_2_V_2_fu_240;
reg   [23:0] line1_3_V_2_fu_244;
reg    ap_block_pp4_stage0_01001;
wire   [31:0] trunc_ln678_fu_1268_p1;
wire   [31:0] select_ln714_fu_1387_p3;
wire   [42:0] add_ln673_fu_1198_p2;
wire   [10:0] tmp_10_fu_1204_p4;
wire   [42:0] tmp_11_fu_1219_p3;
wire   [13:0] zext_ln215_8_fu_1231_p1;
wire   [13:0] ret_V_fu_1235_p2;
wire   [11:0] mul_ln544_fu_1245_p0;
wire   [37:0] mul_ln544_fu_1245_p1;
wire   [57:0] mul_ln544_fu_1245_p2;
wire   [58:0] zext_ln215_fu_1227_p1;
wire   [58:0] zext_ln1472_fu_1250_p1;
wire   [58:0] Xtemp_fu_1254_p2;
wire   [31:0] trunc_ln1597_fu_1273_p1;
wire   [41:0] add_ln709_fu_1308_p2;
wire   [9:0] tmp_13_fu_1314_p4;
wire   [41:0] tmp_14_fu_1328_p3;
wire   [13:0] zext_ln215_10_fu_1340_p1;
wire   [13:0] ret_V_3_fu_1344_p2;
wire   [10:0] mul_ln544_1_fu_1354_p0;
wire   [37:0] mul_ln544_1_fu_1354_p1;
wire   [57:0] mul_ln544_1_fu_1354_p2;
wire   [58:0] zext_ln215_9_fu_1336_p1;
wire   [58:0] zext_ln1472_1_fu_1359_p1;
wire   [58:0] Ytemp_fu_1363_p2;
wire   [0:0] icmp_ln887_8_fu_1377_p2;
wire   [31:0] trunc_ln714_fu_1383_p1;
wire   [12:0] offset_temp_V_fu_1324_p1;
wire   [0:0] icmp_ln887_9_fu_1396_p2;
wire   [0:0] icmp_ln879_1_fu_1475_p2;
wire   [0:0] icmp_ln879_fu_1469_p2;
wire   [15:0] lind1_V_fu_1481_p3;
wire   [15:0] lind1_V_2_fu_1489_p3;
wire   [15:0] lind1_V_3_fu_1497_p3;
wire   [15:0] lind1_V_4_fu_1505_p3;
wire   [15:0] t_V_7_fu_1513_p3;
wire   [15:0] out_j_V_fu_1521_p2;
wire   [15:0] zext_ln879_fu_1582_p1;
wire   [13:0] zext_ln215_11_fu_1591_p1;
wire   [13:0] ret_V_4_fu_1595_p2;
wire   [15:0] zext_ln1353_fu_1601_p1;
wire   [0:0] icmp_ln879_7_fu_1625_p2;
wire   [0:0] icmp_ln879_2_fu_1586_p2;
wire   [0:0] icmp_ln879_3_fu_1605_p2;
wire   [0:0] icmp_ln879_5_fu_1615_p2;
wire   [0:0] icmp_ln879_4_fu_1610_p2;
wire   [0:0] and_ln879_fu_1654_p2;
wire   [0:0] and_ln879_1_fu_1660_p2;
wire   [0:0] or_ln879_fu_1666_p2;
wire   [0:0] icmp_ln879_6_fu_1620_p2;
wire   [0:0] xor_ln879_fu_1672_p2;
wire   [0:0] sel_tmp80_fu_1678_p2;
wire   [1:0] select_ln782_fu_1630_p3;
wire   [0:0] and_ln879_2_fu_1692_p2;
wire   [0:0] xor_ln879_1_fu_1698_p2;
wire   [0:0] tmp145_fu_1704_p2;
wire   [0:0] sel_tmp88_fu_1710_p2;
wire   [0:0] empty_90_fu_1720_p2;
wire   [1:0] sel_tmp83_fu_1716_p1;
wire   [1:0] sel_tmp81_fu_1684_p3;
wire   [1:0] select_ln782_1_fu_1638_p3;
wire   [1:0] sel_tmp108_fu_1742_p3;
wire   [1:0] sel_tmp106_fu_1734_p3;
wire   [1:0] select_ln782_2_fu_1646_p3;
wire   [1:0] sel_tmp133_fu_1766_p3;
wire   [1:0] sel_tmp131_fu_1758_p3;
wire   [0:0] icmp_ln791_fu_1782_p2;
wire   [0:0] xor_ln879_5_fu_1853_p2;
wire   [0:0] icmp_ln887_14_fu_1882_p2;
wire   [13:0] rhs_V_4_fu_1905_p1;
wire   [13:0] add_ln1353_5_fu_1916_p2;
wire   [13:0] rhs_V_3_fu_1941_p1;
wire   [13:0] add_ln1353_4_fu_1951_p2;
wire   [13:0] rhs_V_2_fu_1969_p1;
wire   [13:0] add_ln1353_3_fu_1979_p2;
wire   [13:0] rhs_V_fu_1997_p1;
wire   [13:0] add_ln1353_fu_2007_p2;
wire   [0:0] and_ln879_3_fu_2025_p2;
wire   [0:0] and_ln879_4_fu_2029_p2;
wire   [0:0] and_ln879_5_fu_2042_p2;
wire   [23:0] D0_0_V_3_fu_2034_p3;
wire   [0:0] and_ln879_6_fu_2055_p2;
wire   [0:0] and_ln879_7_fu_2059_p2;
wire   [0:0] and_ln879_8_fu_2064_p2;
wire   [23:0] D0_0_V_4_fu_2047_p3;
wire   [0:0] and_ln879_9_fu_2077_p2;
wire   [23:0] D0_0_V_5_fu_2069_p3;
wire   [0:0] and_ln879_11_fu_2090_p2;
wire   [23:0] D0_0_V_6_fu_2082_p3;
wire   [23:0] D0_0_V_7_fu_2095_p3;
wire   [23:0] select_ln879_fu_2117_p3;
wire   [23:0] select_ln879_1_fu_2125_p3;
wire   [23:0] select_ln879_2_fu_2133_p3;
wire   [23:0] select_ln879_3_fu_2141_p3;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
wire   [57:0] mul_ln544_1_fu_1354_p00;
wire   [57:0] mul_ln544_fu_1245_p00;
reg    ap_condition_381;
reg    ap_condition_400;
reg    ap_condition_407;
reg    ap_condition_439;
reg    ap_condition_455;
reg    ap_condition_90;
reg    ap_condition_374;
reg    ap_condition_388;
reg    ap_condition_421;
reg    ap_condition_471;
reg    ap_condition_348;
reg    ap_condition_430;
reg    ap_condition_446;
reg    ap_condition_462;
reg    ap_condition_367;
reg    ap_condition_394;
reg    ap_condition_414;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 grp_xFUDivAreaUp_2_fu_984_ap_start_reg = 1'b0;
end

xFResizeAreaUpScabek #(
    .DataWidth( 24 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
lbuf_in0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in0_V_address0),
    .ce0(lbuf_in0_V_ce0),
    .we0(lbuf_in0_V_we0),
    .d0(stream_in_data_V_dout),
    .q0(lbuf_in0_V_q0),
    .address1(lbuf_in0_V_address1),
    .ce1(lbuf_in0_V_ce1),
    .q1(lbuf_in0_V_q1)
);

xFResizeAreaUpScabek #(
    .DataWidth( 24 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
lbuf_in1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in1_V_address0),
    .ce0(lbuf_in1_V_ce0),
    .we0(lbuf_in1_V_we0),
    .d0(stream_in_data_V_dout),
    .q0(lbuf_in1_V_q0),
    .address1(lbuf_in1_V_address1),
    .ce1(lbuf_in1_V_ce1),
    .q1(lbuf_in1_V_q1)
);

xFResizeAreaUpScabek #(
    .DataWidth( 24 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
lbuf_in2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_in2_V_address0),
    .ce0(lbuf_in2_V_ce0),
    .we0(lbuf_in2_V_we0),
    .d0(stream_in_data_V_dout),
    .q0(lbuf_in2_V_q0),
    .address1(lbuf_in2_V_address1),
    .ce1(lbuf_in2_V_ce1),
    .q1(lbuf_in2_V_q1)
);

xFResizeAreaUpScabhl #(
    .DataWidth( 13 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hoffset_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hoffset_V_address0),
    .ce0(Hoffset_V_ce0),
    .we0(Hoffset_V_we0),
    .d0(Hoffset_V_d0),
    .q0(Hoffset_V_q0)
);

xFResizeAreaUpScabil #(
    .DataWidth( 13 ),
    .AddressRange( 720 ),
    .AddressWidth( 10 ))
Voffset_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Voffset_V_address0),
    .ce0(Voffset_V_ce0),
    .we0(Voffset_V_we0),
    .d0(Voffset_V_d0),
    .q0(Voffset_V_q0),
    .address1(Voffset_V_address1),
    .ce1(Voffset_V_ce1),
    .q1(Voffset_V_q1)
);

xFResizeAreaUpScabjl #(
    .DataWidth( 32 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
Hweight_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Hweight_address0),
    .ce0(Hweight_ce0),
    .we0(Hweight_we0),
    .d0(Hweight_d0),
    .q0(Hweight_q0)
);

xFResizeAreaUpScabkl #(
    .DataWidth( 32 ),
    .AddressRange( 721 ),
    .AddressWidth( 10 ))
Vweight_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vweight_address0),
    .ce0(Vweight_ce0),
    .we0(Vweight_we0),
    .d0(Vweight_d0),
    .q0(Vweight_q0)
);

xFUDivAreaUp_2 grp_xFUDivAreaUp_2_fu_984(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFUDivAreaUp_2_fu_984_ap_start),
    .ap_done(grp_xFUDivAreaUp_2_fu_984_ap_done),
    .ap_idle(grp_xFUDivAreaUp_2_fu_984_ap_idle),
    .ap_ready(grp_xFUDivAreaUp_2_fu_984_ap_ready),
    .in_n(grp_xFUDivAreaUp_2_fu_984_in_n),
    .in_d(grp_xFUDivAreaUp_2_fu_984_in_d),
    .ap_return(grp_xFUDivAreaUp_2_fu_984_ap_return)
);

CoreProcessUpArea_2 Pixels_CoreProcessUpArea_2_fu_1024(
    .ap_ready(Pixels_CoreProcessUpArea_2_fu_1024_ap_ready),
    .A0(Pixels_CoreProcessUpArea_2_fu_1024_A0),
    .B0(Pixels_CoreProcessUpArea_2_fu_1024_B0),
    .A1(Pixels_CoreProcessUpArea_2_fu_1024_A1),
    .B1(Pixels_CoreProcessUpArea_2_fu_1024_B1),
    .Wx(Hweight_q0),
    .Wy(Yweight_reg_2629),
    .ap_return(Pixels_CoreProcessUpArea_2_fu_1024_ap_return)
);

CoreProcessUpArea_2 Pixels_0_1_CoreProcessUpArea_2_fu_1035(
    .ap_ready(Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_ready),
    .A0(Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0),
    .B0(Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0),
    .A1(Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1),
    .B1(Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1),
    .Wx(Hweight_q0),
    .Wy(Yweight_reg_2629),
    .ap_return(Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return)
);

CoreProcessUpArea_2 Pixels_0_2_CoreProcessUpArea_2_fu_1046(
    .ap_ready(Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_ready),
    .A0(Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0),
    .B0(Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0),
    .A1(Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1),
    .B1(Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1),
    .Wx(Hweight_q0),
    .Wy(Yweight_reg_2629),
    .ap_return(Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return)
);

xfExtractPixels call_ret1_xfExtractPixels_fu_1057(
    .ap_ready(call_ret1_xfExtractPixels_fu_1057_ap_ready),
    .tmp_buf_0_V_read(line0_0_V_2_fu_216),
    .tmp_buf_1_V_read(line0_1_V_2_fu_220),
    .tmp_buf_2_V_read(line0_2_V_2_fu_224),
    .tmp_buf_3_V_read(line0_3_V_2_fu_228),
    .val1_V_read(ap_phi_mux_D0_V_0_5_phi_fu_956_p26),
    .pos_r(1'd0),
    .ap_return_0(call_ret1_xfExtractPixels_fu_1057_ap_return_0),
    .ap_return_1(call_ret1_xfExtractPixels_fu_1057_ap_return_1),
    .ap_return_2(call_ret1_xfExtractPixels_fu_1057_ap_return_2),
    .ap_return_3(call_ret1_xfExtractPixels_fu_1057_ap_return_3)
);

xfExtractPixels call_ret_xfExtractPixels_fu_1069(
    .ap_ready(call_ret_xfExtractPixels_fu_1069_ap_ready),
    .tmp_buf_0_V_read(line1_0_V_2_fu_232),
    .tmp_buf_1_V_read(line1_1_V_2_fu_236),
    .tmp_buf_2_V_read(line1_2_V_2_fu_240),
    .tmp_buf_3_V_read(line1_3_V_2_fu_244),
    .val1_V_read(ap_phi_mux_D1_V_0_1_phi_fu_881_p26),
    .pos_r(1'd0),
    .ap_return_0(call_ret_xfExtractPixels_fu_1069_ap_return_0),
    .ap_return_1(call_ret_xfExtractPixels_fu_1069_ap_return_1),
    .ap_return_2(call_ret_xfExtractPixels_fu_1069_ap_return_2),
    .ap_return_3(call_ret_xfExtractPixels_fu_1069_ap_return_3)
);

xfExtractPixels call_ret2_xfExtractPixels_fu_1081(
    .ap_ready(call_ret2_xfExtractPixels_fu_1081_ap_ready),
    .tmp_buf_0_V_read(call_ret1_xfExtractPixels_fu_1057_ap_return_0),
    .tmp_buf_1_V_read(call_ret1_xfExtractPixels_fu_1057_ap_return_1),
    .tmp_buf_2_V_read(call_ret1_xfExtractPixels_fu_1057_ap_return_2),
    .tmp_buf_3_V_read(call_ret1_xfExtractPixels_fu_1057_ap_return_3),
    .val1_V_read(ap_phi_mux_D0_V_1_2_phi_fu_912_p26),
    .pos_r(1'd1),
    .ap_return_0(call_ret2_xfExtractPixels_fu_1081_ap_return_0),
    .ap_return_1(call_ret2_xfExtractPixels_fu_1081_ap_return_1),
    .ap_return_2(call_ret2_xfExtractPixels_fu_1081_ap_return_2),
    .ap_return_3(call_ret2_xfExtractPixels_fu_1081_ap_return_3)
);

xfExtractPixels call_ret3_xfExtractPixels_fu_1093(
    .ap_ready(call_ret3_xfExtractPixels_fu_1093_ap_ready),
    .tmp_buf_0_V_read(call_ret_xfExtractPixels_fu_1069_ap_return_0),
    .tmp_buf_1_V_read(call_ret_xfExtractPixels_fu_1069_ap_return_1),
    .tmp_buf_2_V_read(call_ret_xfExtractPixels_fu_1069_ap_return_2),
    .tmp_buf_3_V_read(call_ret_xfExtractPixels_fu_1069_ap_return_3),
    .val1_V_read(ap_phi_mux_D1_V_1_0_phi_fu_837_p26),
    .pos_r(1'd1),
    .ap_return_0(call_ret3_xfExtractPixels_fu_1093_ap_return_0),
    .ap_return_1(call_ret3_xfExtractPixels_fu_1093_ap_return_1),
    .ap_return_2(call_ret3_xfExtractPixels_fu_1093_ap_return_2),
    .ap_return_3(call_ret3_xfExtractPixels_fu_1093_ap_return_3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state10))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state10);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state13))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state13))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state13);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state18))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state18)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state18);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFUDivAreaUp_2_fu_984_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1)))) begin
            grp_xFUDivAreaUp_2_fu_984_ap_start_reg <= 1'b1;
        end else if ((grp_xFUDivAreaUp_2_fu_984_ap_ready == 1'b1)) begin
            grp_xFUDivAreaUp_2_fu_984_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        index_assign_2_reg_676 <= 17'd320;
    end else if (((icmp_ln740_fu_1434_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        index_assign_2_reg_676 <= read_index_fu_1446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln805_fu_1865_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        index_assign_3_reg_824 <= add_ln910_fu_1893_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        index_assign_3_reg_824 <= write_index_0_reg_790;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        index_assign_reg_653 <= 9'd0;
    end else if (((icmp_ln733_fu_1411_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        index_assign_reg_653 <= add_ln736_fu_1423_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        indvars_iv_reg_687 <= 20'd1280;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        indvars_iv_reg_687 <= add_ln748_fu_2426_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        lind1_V_7_reg_779 <= 16'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        lind1_V_7_reg_779 <= out_j_V_1_reg_2599;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_01010_0_reg_722 <= 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_01010_0_reg_722 <= p_01010_3_reg_2641;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0821_0_reg_746 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0821_0_reg_746 <= lind1_V_5_reg_2578;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0823_0_reg_757 <= 16'd1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0823_0_reg_757 <= lind1_V_6_reg_2585;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0831_0_reg_768 <= 16'd65535;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0831_0_reg_768 <= t_V_9_reg_2592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0887_0_reg_710 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0887_0_reg_710 <= p_0887_3_reg_2636;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0893_0_reg_734 <= 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0893_0_reg_734 <= p_0893_3_reg_2646;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        phi_mul474_reg_630 <= 42'd0;
    end else if (((icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        phi_mul474_reg_630 <= add_ln709_1_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        phi_mul_reg_608 <= add_ln673_1_fu_1193_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
        phi_mul_reg_608 <= 43'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln805_fu_1865_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        r_V_reg_813 <= i_V_fu_1871_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        r_V_reg_813 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        read_flag_0_reg_802 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        read_flag_0_reg_802 <= and_ln887_reg_2651;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        t_V_10_reg_699 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        t_V_10_reg_699 <= ret_V_6_reg_2573;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        t_V_4_reg_619 <= 10'd0;
    end else if (((icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        t_V_4_reg_619 <= x_V_1_fu_1290_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_5_reg_641 <= 9'd0;
    end else if (((icmp_ln733_reg_2494 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        t_V_5_reg_641 <= x_V_2_reg_2498;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t_V_6_reg_664 <= 13'd0;
    end else if (((icmp_ln740_reg_2508 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        t_V_6_reg_664 <= x_V_3_reg_2512;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        t_V_reg_597 <= x_V_fu_1180_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
        t_V_reg_597 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        write_index_0_reg_790 <= 20'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        write_index_0_reg_790 <= write_index_reg_2656;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        Yweight_reg_2629 <= Vweight_q0;
        and_ln879_10_reg_2704 <= and_ln879_10_fu_1859_p2;
        and_ln887_reg_2651 <= and_ln887_fu_1788_p2;
        icmp_ln879_10_reg_2669 <= icmp_ln879_10_fu_1811_p2;
        icmp_ln879_11_reg_2674 <= icmp_ln879_11_fu_1817_p2;
        icmp_ln879_12_reg_2679 <= icmp_ln879_12_fu_1823_p2;
        icmp_ln879_13_reg_2684 <= icmp_ln879_13_fu_1829_p2;
        icmp_ln879_8_reg_2661 <= icmp_ln879_8_fu_1799_p2;
        icmp_ln879_9_reg_2665 <= icmp_ln879_9_fu_1805_p2;
        p_01010_3_reg_2641 <= p_01010_3_fu_1750_p3;
        p_0887_3_reg_2636 <= p_0887_3_fu_1726_p3;
        p_0893_3_reg_2646 <= p_0893_3_fu_1774_p3;
        write_index_reg_2656 <= write_index_fu_1793_p2;
        xor_ln879_2_reg_2689 <= xor_ln879_2_fu_1835_p2;
        xor_ln879_3_reg_2694 <= xor_ln879_3_fu_1841_p2;
        xor_ln879_4_reg_2699 <= xor_ln879_4_fu_1847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln887_reg_2651) & (icmp_ln805_fu_1865_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        and_ln813_reg_2731 <= and_ln813_fu_1888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        and_ln813_reg_2731_pp4_iter1_reg <= and_ln813_reg_2731;
        icmp_ln805_reg_2709 <= icmp_ln805_fu_1865_p2;
        icmp_ln805_reg_2709_pp4_iter1_reg <= icmp_ln805_reg_2709;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln733_reg_2494 <= icmp_ln733_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln740_reg_2508 <= icmp_ln740_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_10_fu_1457_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln887_11_reg_2614 <= icmp_ln887_11_fu_1565_p2;
        icmp_ln887_12_reg_2624 <= icmp_ln887_12_fu_1576_p2;
        lind1_V_5_reg_2578 <= lind1_V_5_fu_1527_p3;
        lind1_V_6_reg_2585 <= lind1_V_6_fu_1535_p3;
        out_j_V_1_reg_2599 <= out_j_V_1_fu_1551_p3;
        t_V_9_reg_2592 <= t_V_9_fu_1543_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln887_13_reg_2740 <= icmp_ln887_13_fu_1899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0))))) begin
        icmp_ln887_15_reg_2769 <= icmp_ln887_15_fu_1922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln887_16_reg_2876 <= icmp_ln887_16_fu_2013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln887_17_reg_2852 <= icmp_ln887_17_fu_1985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln887_18_reg_2828 <= icmp_ln887_18_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        line0_0_V_2_fu_216 <= call_ret2_xfExtractPixels_fu_1081_ap_return_0;
        line0_1_V_2_fu_220 <= call_ret2_xfExtractPixels_fu_1081_ap_return_1;
        line0_2_V_2_fu_224 <= call_ret2_xfExtractPixels_fu_1081_ap_return_2;
        line0_3_V_2_fu_228 <= call_ret2_xfExtractPixels_fu_1081_ap_return_3;
        line1_0_V_2_fu_232 <= call_ret3_xfExtractPixels_fu_1093_ap_return_0;
        line1_1_V_2_fu_236 <= call_ret3_xfExtractPixels_fu_1093_ap_return_1;
        line1_2_V_2_fu_240 <= call_ret3_xfExtractPixels_fu_1093_ap_return_2;
        line1_3_V_2_fu_244 <= call_ret3_xfExtractPixels_fu_1093_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1)))) begin
        reg_1159 <= grp_xFUDivAreaUp_2_fu_984_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ret_V_6_reg_2573 <= ret_V_6_fu_1463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
        tmp_s_reg_2437 <= grp_xFUDivAreaUp_2_fu_984_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
        trunc_ln669_reg_2432 <= trunc_ln669_fu_1163_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_V_2_reg_2498 <= x_V_2_fu_1417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        x_V_3_reg_2512 <= x_V_3_fu_1440_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        zext_ln1597_1_reg_2473[37 : 0] <= zext_ln1597_1_fu_1280_p1[37 : 0];
        zext_ln1597_reg_2468[31 : 0] <= zext_ln1597_fu_1276_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln805_fu_1865_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        zext_ln544_11_reg_2718[10 : 0] <= zext_ln544_11_fu_1877_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
        zext_ln669_1_reg_2447[37 : 0] <= zext_ln669_1_fu_1170_p1[37 : 0];
        zext_ln669_reg_2442[31 : 0] <= zext_ln669_fu_1167_p1[31 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        Hoffset_V_address0 = zext_ln544_11_fu_1877_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        Hoffset_V_address0 = zext_ln544_fu_1186_p1;
    end else begin
        Hoffset_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        Hoffset_V_ce0 = 1'b1;
    end else begin
        Hoffset_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        Hoffset_V_we0 = 1'b1;
    end else begin
        Hoffset_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        Hweight_address0 = zext_ln544_11_reg_2718;
    end else if (((tmp_12_fu_1260_p3 == 1'd1) & (icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        Hweight_address0 = Hweight_addr_gep_fu_273_p3;
    end else if (((icmp_ln887_fu_1174_p2 == 1'd1) & (tmp_12_fu_1260_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Hweight_address0 = zext_ln544_fu_1186_p1;
    end else begin
        Hweight_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((tmp_12_fu_1260_p3 == 1'd1) & (icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln887_fu_1174_p2 == 1'd1) & (tmp_12_fu_1260_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        Hweight_ce0 = 1'b1;
    end else begin
        Hweight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((tmp_12_fu_1260_p3 == 1'd1)) begin
            Hweight_d0 = 32'd0;
        end else if ((tmp_12_fu_1260_p3 == 1'd0)) begin
            Hweight_d0 = trunc_ln678_fu_1268_p1;
        end else begin
            Hweight_d0 = 'bx;
        end
    end else begin
        Hweight_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_12_fu_1260_p3 == 1'd1) & (icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln887_fu_1174_p2 == 1'd1) & (tmp_12_fu_1260_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        Hweight_we0 = 1'b1;
    end else begin
        Hweight_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Voffset_V_address0 = zext_ln544_9_fu_1559_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        Voffset_V_address0 = zext_ln544_5_fu_1296_p1;
    end else begin
        Voffset_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8))) begin
        Voffset_V_ce0 = 1'b1;
    end else begin
        Voffset_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Voffset_V_ce1 = 1'b1;
    end else begin
        Voffset_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        Voffset_V_we0 = 1'b1;
    end else begin
        Voffset_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Vweight_address0 = zext_ln544_9_fu_1559_p1;
    end else if (((tmp_15_fu_1369_p3 == 1'd1) & (icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        Vweight_address0 = Vweight_addr_gep_fu_305_p3;
    end else if (((icmp_ln887_7_fu_1284_p2 == 1'd1) & (tmp_15_fu_1369_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        Vweight_address0 = zext_ln544_5_fu_1296_p1;
    end else begin
        Vweight_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((tmp_15_fu_1369_p3 == 1'd1) & (icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln887_7_fu_1284_p2 == 1'd1) & (tmp_15_fu_1369_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        Vweight_ce0 = 1'b1;
    end else begin
        Vweight_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        if ((tmp_15_fu_1369_p3 == 1'd1)) begin
            Vweight_d0 = 32'd0;
        end else if ((tmp_15_fu_1369_p3 == 1'd0)) begin
            Vweight_d0 = select_ln714_fu_1387_p3;
        end else begin
            Vweight_d0 = 'bx;
        end
    end else begin
        Vweight_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_15_fu_1369_p3 == 1'd1) & (icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln887_7_fu_1284_p2 == 1'd1) & (tmp_15_fu_1369_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        Vweight_we0 = 1'b1;
    end else begin
        Vweight_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln733_fu_1411_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln740_fu_1434_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln805_fu_1865_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln887_10_fu_1457_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_18_reg_2828 == 1'd0) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_18_reg_2828 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_0_5_phi_fu_956_p26 = select_ln887_8_fu_1105_p3;
    end else if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_17_reg_2852 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_17_reg_2852 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_0_5_phi_fu_956_p26 = select_ln887_6_fu_1141_p3;
    end else if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_16_reg_2876 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_16_reg_2876 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_0_5_phi_fu_956_p26 = select_ln887_fu_1132_p3;
    end else if ((((icmp_ln887_15_reg_2769 == 1'd0) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd0 == and_ln887_reg_2651) & (icmp_ln887_15_reg_2769 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_0_5_phi_fu_956_p26 = D0_0_V_8_fu_2103_p3;
    end else begin
        ap_phi_mux_D0_V_0_5_phi_fu_956_p26 = ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_16_reg_2876 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_17_reg_2852 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_18_reg_2828 == 1'd0) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd0) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd0 == and_ln887_reg_2651) & (icmp_ln887_15_reg_2769 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_1_2_phi_fu_912_p26 = 24'd0;
    end else if ((((icmp_ln887_17_reg_2852 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_1_2_phi_fu_912_p26 = lbuf_in2_V_q1;
    end else if ((((icmp_ln887_16_reg_2876 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_1_2_phi_fu_912_p26 = lbuf_in1_V_q1;
    end else if ((((icmp_ln887_18_reg_2828 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D0_V_1_2_phi_fu_912_p26 = lbuf_in0_V_q1;
    end else begin
        ap_phi_mux_D0_V_1_2_phi_fu_912_p26 = ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_18_reg_2828 == 1'd0) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_18_reg_2828 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_0_1_phi_fu_881_p26 = D1_0_V_3_fu_1123_p3;
    end else if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_17_reg_2852 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_17_reg_2852 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_0_1_phi_fu_881_p26 = D1_0_V_2_fu_1114_p3;
    end else if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_16_reg_2876 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_16_reg_2876 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_0_1_phi_fu_881_p26 = D1_0_V_fu_1150_p3;
    end else if ((((icmp_ln887_15_reg_2769 == 1'd0) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd0 == and_ln887_reg_2651) & (icmp_ln887_15_reg_2769 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_0_1_phi_fu_881_p26 = D1_0_V_1_fu_2149_p3;
    end else begin
        ap_phi_mux_D1_V_0_1_phi_fu_881_p26 = ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_16_reg_2876 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_17_reg_2852 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln887_18_reg_2828 == 1'd0) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd0) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((1'd0 == and_ln887_reg_2651) & (icmp_ln887_15_reg_2769 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_1_0_phi_fu_837_p26 = 24'd0;
    end else if ((((icmp_ln887_17_reg_2852 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_1_0_phi_fu_837_p26 = lbuf_in0_V_q1;
    end else if ((((icmp_ln887_16_reg_2876 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_1_0_phi_fu_837_p26 = lbuf_in2_V_q1;
    end else if ((((icmp_ln887_18_reg_2828 == 1'd1) & (1'd1 == and_ln813_reg_2731_pp4_iter1_reg) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln813_reg_2731_pp4_iter1_reg) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)) | ((icmp_ln887_15_reg_2769 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0)))) begin
        ap_phi_mux_D1_V_1_0_phi_fu_837_p26 = lbuf_in1_V_q1;
    end else begin
        ap_phi_mux_D1_V_1_0_phi_fu_837_p26 = ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834;
    end
end

always @ (*) begin
    if (((icmp_ln733_reg_2494 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_t_V_5_phi_fu_645_p4 = x_V_2_reg_2498;
    end else begin
        ap_phi_mux_t_V_5_phi_fu_645_p4 = t_V_5_reg_641;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (icmp_ln740_reg_2508 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_t_V_6_phi_fu_668_p4 = x_V_3_reg_2512;
    end else begin
        ap_phi_mux_t_V_6_phi_fu_668_p4 = t_V_6_reg_664;
    end
end

always @ (*) begin
    if (((icmp_ln887_10_fu_1457_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_xFUDivAreaUp_2_fu_984_in_d = 12'd180;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_xFUDivAreaUp_2_fu_984_in_d = 12'd320;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xFUDivAreaUp_2_fu_984_in_d = 12'd720;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_xFUDivAreaUp_2_fu_984_in_d = 12'd1280;
    end else begin
        grp_xFUDivAreaUp_2_fu_984_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_xFUDivAreaUp_2_fu_984_in_n = 45'd3092376453120;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_xFUDivAreaUp_2_fu_984_in_n = 45'd5497558138880;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_xFUDivAreaUp_2_fu_984_in_n = 45'd773094113280;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_xFUDivAreaUp_2_fu_984_in_n = 45'd1374389534720;
    end else begin
        grp_xFUDivAreaUp_2_fu_984_in_n = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (icmp_ln805_reg_2709 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in0_V_address0 = zext_ln544_11_reg_2718;
    end else if (((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in0_V_address0 = zext_ln544_16_fu_1973_p1;
    end else if (((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in0_V_address0 = zext_ln544_17_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0))))) begin
        lbuf_in0_V_address0 = zext_ln544_12_fu_1909_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        lbuf_in0_V_address0 = zext_ln544_7_fu_1429_p1;
    end else begin
        lbuf_in0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_90)) begin
        if ((1'b1 == ap_condition_455)) begin
            lbuf_in0_V_address1 = zext_ln544_18_fu_1991_p1;
        end else if ((1'b1 == ap_condition_439)) begin
            lbuf_in0_V_address1 = zext_ln544_19_fu_1963_p1;
        end else if ((1'b1 == ap_condition_407)) begin
            lbuf_in0_V_address1 = lbuf_in0_V_addr_5_gep_fu_463_p3;
        end else if ((1'b1 == ap_condition_400)) begin
            lbuf_in0_V_address1 = lbuf_in0_V_addr_8_gep_fu_456_p3;
        end else if ((1'b1 == ap_condition_381)) begin
            lbuf_in0_V_address1 = zext_ln544_13_fu_1928_p1;
        end else begin
            lbuf_in0_V_address1 = 'bx;
        end
    end else begin
        lbuf_in0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        lbuf_in0_V_ce0 = 1'b1;
    end else begin
        lbuf_in0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln887_17_fu_1985_p2 == 1'd1) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (icmp_ln887_18_fu_1957_p2 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))))) begin
        lbuf_in0_V_ce1 = 1'b1;
    end else begin
        lbuf_in0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((icmp_ln733_reg_2494 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        lbuf_in0_V_we0 = 1'b1;
    end else begin
        lbuf_in0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (icmp_ln805_reg_2709 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in1_V_address0 = zext_ln544_14_fu_2001_p1;
    end else if (((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in1_V_address0 = zext_ln544_11_reg_2718;
    end else if (((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in1_V_address0 = zext_ln544_17_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0))))) begin
        lbuf_in1_V_address0 = zext_ln544_12_fu_1909_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        lbuf_in1_V_address0 = zext_ln544_8_fu_1452_p1;
    end else begin
        lbuf_in1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_90)) begin
        if ((1'b1 == ap_condition_471)) begin
            lbuf_in1_V_address1 = zext_ln544_15_fu_2019_p1;
        end else if ((1'b1 == ap_condition_439)) begin
            lbuf_in1_V_address1 = zext_ln544_19_fu_1963_p1;
        end else if ((1'b1 == ap_condition_421)) begin
            lbuf_in1_V_address1 = lbuf_in1_V_addr_6_gep_fu_477_p3;
        end else if ((1'b1 == ap_condition_388)) begin
            lbuf_in1_V_address1 = lbuf_in1_V_addr_7_gep_fu_442_p3;
        end else if ((1'b1 == ap_condition_374)) begin
            lbuf_in1_V_address1 = zext_ln544_13_fu_1928_p1;
        end else begin
            lbuf_in1_V_address1 = 'bx;
        end
    end else begin
        lbuf_in1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        lbuf_in1_V_ce0 = 1'b1;
    end else begin
        lbuf_in1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln887_16_fu_2013_p2 == 1'd1) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (icmp_ln887_18_fu_1957_p2 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))))) begin
        lbuf_in1_V_ce1 = 1'b1;
    end else begin
        lbuf_in1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((icmp_ln740_reg_2508 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        lbuf_in1_V_we0 = 1'b1;
    end else begin
        lbuf_in1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_90)) begin
        if ((1'b1 == ap_condition_462)) begin
            lbuf_in2_V_address0 = zext_ln544_14_fu_2001_p1;
        end else if ((1'b1 == ap_condition_446)) begin
            lbuf_in2_V_address0 = zext_ln544_16_fu_1973_p1;
        end else if ((1'b1 == ap_condition_430)) begin
            lbuf_in2_V_address0 = zext_ln544_11_reg_2718;
        end else if ((1'b1 == ap_condition_348)) begin
            lbuf_in2_V_address0 = zext_ln544_12_fu_1909_p1;
        end else begin
            lbuf_in2_V_address0 = 'bx;
        end
    end else begin
        lbuf_in2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_90)) begin
        if ((1'b1 == ap_condition_471)) begin
            lbuf_in2_V_address1 = zext_ln544_15_fu_2019_p1;
        end else if ((1'b1 == ap_condition_455)) begin
            lbuf_in2_V_address1 = zext_ln544_18_fu_1991_p1;
        end else if ((1'b1 == ap_condition_414)) begin
            lbuf_in2_V_address1 = lbuf_in2_V_addr_5_gep_fu_470_p3;
        end else if ((1'b1 == ap_condition_394)) begin
            lbuf_in2_V_address1 = lbuf_in2_V_addr_8_gep_fu_449_p3;
        end else if ((1'b1 == ap_condition_367)) begin
            lbuf_in2_V_address1 = zext_ln544_13_fu_1928_p1;
        end else begin
            lbuf_in2_V_address1 = 'bx;
        end
    end else begin
        lbuf_in2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)))))) begin
        lbuf_in2_V_ce0 = 1'b1;
    end else begin
        lbuf_in2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (icmp_ln887_16_fu_2013_p2 == 1'd1) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'd1 == and_ln813_reg_2731) & (icmp_ln887_17_fu_1985_p2 == 1'd1) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)))))) begin
        lbuf_in2_V_ce1 = 1'b1;
    end else begin
        lbuf_in2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        lbuf_in2_V_we0 = 1'b1;
    end else begin
        lbuf_in2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        resize_out_data_V_blk_n = resize_out_data_V_full_n;
    end else begin
        resize_out_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        resize_out_data_V_write = 1'b1;
    end else begin
        resize_out_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0) & (icmp_ln740_reg_2508 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln733_reg_2494 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        stream_in_data_V_blk_n = stream_in_data_V_empty_n;
    end else begin
        stream_in_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_predicate_op305_read_state19 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((icmp_ln740_reg_2508 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln733_reg_2494 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        stream_in_data_V_read = 1'b1;
    end else begin
        stream_in_data_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xFUDivAreaUp_2_fu_984_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln887_fu_1174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln887_7_fu_1284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln733_fu_1411_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln733_fu_1411_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((icmp_ln740_fu_1434_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln740_fu_1434_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln887_10_fu_1457_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((icmp_ln805_fu_1865_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter0 == 1'b1)) & ~((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((icmp_ln805_fu_1865_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter0 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D0_0_V_3_fu_2034_p3 = ((and_ln879_4_fu_2029_p2[0:0] === 1'b1) ? lbuf_in0_V_q0 : lbuf_in2_V_q0);

assign D0_0_V_4_fu_2047_p3 = ((and_ln879_5_fu_2042_p2[0:0] === 1'b1) ? lbuf_in0_V_q0 : D0_0_V_3_fu_2034_p3);

assign D0_0_V_5_fu_2069_p3 = ((and_ln879_8_fu_2064_p2[0:0] === 1'b1) ? lbuf_in1_V_q0 : D0_0_V_4_fu_2047_p3);

assign D0_0_V_6_fu_2082_p3 = ((and_ln879_9_fu_2077_p2[0:0] === 1'b1) ? lbuf_in1_V_q0 : D0_0_V_5_fu_2069_p3);

assign D0_0_V_7_fu_2095_p3 = ((and_ln879_11_fu_2090_p2[0:0] === 1'b1) ? lbuf_in2_V_q0 : D0_0_V_6_fu_2082_p3);

assign D0_0_V_8_fu_2103_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? D0_0_V_7_fu_2095_p3 : 24'd0);

assign D1_0_V_1_fu_2149_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? select_ln879_3_fu_2141_p3 : 24'd0);

assign D1_0_V_2_fu_1114_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? lbuf_in0_V_q0 : 24'd0);

assign D1_0_V_3_fu_1123_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? lbuf_in1_V_q0 : 24'd0);

assign D1_0_V_fu_1150_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? lbuf_in2_V_q0 : 24'd0);

assign Hoffset_V_d0 = tmp_10_fu_1204_p4;

assign Hweight_addr_gep_fu_273_p3 = zext_ln544_fu_1186_p1;

assign Pixels_0_1_CoreProcessUpArea_2_fu_1035_A0 = {{call_ret2_xfExtractPixels_fu_1081_ap_return_0[15:8]}};

assign Pixels_0_1_CoreProcessUpArea_2_fu_1035_A1 = {{call_ret3_xfExtractPixels_fu_1093_ap_return_0[15:8]}};

assign Pixels_0_1_CoreProcessUpArea_2_fu_1035_B0 = {{call_ret2_xfExtractPixels_fu_1081_ap_return_1[15:8]}};

assign Pixels_0_1_CoreProcessUpArea_2_fu_1035_B1 = {{call_ret3_xfExtractPixels_fu_1093_ap_return_1[15:8]}};

assign Pixels_0_2_CoreProcessUpArea_2_fu_1046_A0 = {{call_ret2_xfExtractPixels_fu_1081_ap_return_0[23:16]}};

assign Pixels_0_2_CoreProcessUpArea_2_fu_1046_A1 = {{call_ret3_xfExtractPixels_fu_1093_ap_return_0[23:16]}};

assign Pixels_0_2_CoreProcessUpArea_2_fu_1046_B0 = {{call_ret2_xfExtractPixels_fu_1081_ap_return_1[23:16]}};

assign Pixels_0_2_CoreProcessUpArea_2_fu_1046_B1 = {{call_ret3_xfExtractPixels_fu_1093_ap_return_1[23:16]}};

assign Pixels_CoreProcessUpArea_2_fu_1024_A0 = call_ret2_xfExtractPixels_fu_1081_ap_return_0[7:0];

assign Pixels_CoreProcessUpArea_2_fu_1024_A1 = call_ret3_xfExtractPixels_fu_1093_ap_return_0[7:0];

assign Pixels_CoreProcessUpArea_2_fu_1024_B0 = call_ret2_xfExtractPixels_fu_1081_ap_return_1[7:0];

assign Pixels_CoreProcessUpArea_2_fu_1024_B1 = call_ret3_xfExtractPixels_fu_1093_ap_return_1[7:0];

assign Voffset_V_address1 = zext_ln544_10_fu_1571_p1;

assign Voffset_V_d0 = ((icmp_ln887_9_fu_1396_p2[0:0] === 1'b1) ? 13'd179 : offset_temp_V_fu_1324_p1);

assign Vweight_addr_gep_fu_305_p3 = zext_ln544_5_fu_1296_p1;

assign Xtemp_fu_1254_p2 = (zext_ln215_fu_1227_p1 - zext_ln1472_fu_1250_p1);

assign Ytemp_fu_1363_p2 = (zext_ln215_9_fu_1336_p1 - zext_ln1472_1_fu_1359_p1);

assign add_ln1353_3_fu_1979_p2 = (rhs_V_2_fu_1969_p1 + 14'd1);

assign add_ln1353_4_fu_1951_p2 = (rhs_V_3_fu_1941_p1 + 14'd1);

assign add_ln1353_5_fu_1916_p2 = (rhs_V_4_fu_1905_p1 + 14'd1);

assign add_ln1353_fu_2007_p2 = (rhs_V_fu_1997_p1 + 14'd1);

assign add_ln673_1_fu_1193_p2 = (phi_mul_reg_608 + zext_ln669_reg_2442);

assign add_ln673_fu_1198_p2 = (phi_mul_reg_608 + 43'd429496);

assign add_ln709_1_fu_1303_p2 = (phi_mul474_reg_630 + zext_ln1597_reg_2468);

assign add_ln709_fu_1308_p2 = (phi_mul474_reg_630 + 42'd429496);

assign add_ln736_fu_1423_p2 = (index_assign_reg_653 + 9'd1);

assign add_ln748_fu_2426_p2 = (indvars_iv_reg_687 + 20'd1280);

assign add_ln910_fu_1893_p2 = (20'd1 + index_assign_3_reg_824);

assign and_ln813_fu_1888_p2 = (icmp_ln887_14_fu_1882_p2 & icmp_ln887_12_reg_2624);

assign and_ln879_10_fu_1859_p2 = (xor_ln879_5_fu_1853_p2 & icmp_ln879_13_fu_1829_p2);

assign and_ln879_11_fu_2090_p2 = (and_ln879_6_fu_2055_p2 & and_ln879_10_reg_2704);

assign and_ln879_1_fu_1660_p2 = (icmp_ln879_5_fu_1615_p2 & icmp_ln879_4_fu_1610_p2);

assign and_ln879_2_fu_1692_p2 = (icmp_ln879_3_fu_1605_p2 & icmp_ln879_2_fu_1586_p2);

assign and_ln879_3_fu_2025_p2 = (icmp_ln887_13_reg_2740 & icmp_ln879_10_reg_2669);

assign and_ln879_4_fu_2029_p2 = (icmp_ln879_11_reg_2674 & and_ln879_3_fu_2025_p2);

assign and_ln879_5_fu_2042_p2 = (xor_ln879_2_reg_2689 & and_ln879_3_fu_2025_p2);

assign and_ln879_6_fu_2055_p2 = (xor_ln879_3_reg_2694 & icmp_ln887_13_reg_2740);

assign and_ln879_7_fu_2059_p2 = (icmp_ln879_12_reg_2679 & and_ln879_6_fu_2055_p2);

assign and_ln879_8_fu_2064_p2 = (icmp_ln879_13_reg_2684 & and_ln879_7_fu_2059_p2);

assign and_ln879_9_fu_2077_p2 = (xor_ln879_4_reg_2699 & and_ln879_7_fu_2059_p2);

assign and_ln879_fu_1654_p2 = (icmp_ln879_3_fu_1605_p2 & icmp_ln879_2_fu_1586_p2);

assign and_ln887_fu_1788_p2 = (icmp_ln887_11_reg_2614 & icmp_ln791_fu_1782_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((icmp_ln733_reg_2494 == 1'd0) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((icmp_ln733_reg_2494 == 1'd0) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((icmp_ln740_reg_2508 == 1'd0) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((icmp_ln740_reg_2508 == 1'd0) & (stream_in_data_V_empty_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_01001 = (((stream_in_data_V_empty_n == 1'b0) & (ap_predicate_op305_read_state19 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (resize_out_data_V_full_n == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp4_stage0_11001 = (((stream_in_data_V_empty_n == 1'b0) & (ap_predicate_op305_read_state19 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (resize_out_data_V_full_n == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = (((stream_in_data_V_empty_n == 1'b0) & (ap_predicate_op305_read_state19 == 1'b1) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (resize_out_data_V_full_n == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1)));
end

assign ap_block_state10_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp2_stage0_iter1 = ((icmp_ln733_reg_2494 == 1'd0) & (stream_in_data_V_empty_n == 1'b0));
end

assign ap_block_state13_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp3_stage0_iter1 = ((icmp_ln740_reg_2508 == 1'd0) & (stream_in_data_V_empty_n == 1'b0));
end

assign ap_block_state18_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp4_stage0_iter1 = ((stream_in_data_V_empty_n == 1'b0) & (ap_predicate_op305_read_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp4_stage0_iter2 = ((icmp_ln805_reg_2709_pp4_iter1_reg == 1'd0) & (resize_out_data_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_348 = (((1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_367 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_374 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_381 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_12_reg_2679 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_388 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_394 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_13_reg_2684 == 1'd0) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_400 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_13_reg_2684 == 1'd1) & (icmp_ln879_12_reg_2679 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_10_reg_2669 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_407 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_414 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln879_11_reg_2674 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_421 = (((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0)) | ((icmp_ln887_15_fu_1922_p2 == 1'd1) & (icmp_ln879_11_reg_2674 == 1'd1) & (icmp_ln879_10_reg_2669 == 1'd1) & (1'd0 == and_ln813_reg_2731) & (icmp_ln805_reg_2709 == 1'd0)));
end

always @ (*) begin
    ap_condition_430 = ((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0));
end

always @ (*) begin
    ap_condition_439 = ((1'd1 == and_ln813_reg_2731) & (icmp_ln887_18_fu_1957_p2 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_9_reg_2665 == 1'd0) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0));
end

always @ (*) begin
    ap_condition_446 = ((1'd1 == and_ln813_reg_2731) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0));
end

always @ (*) begin
    ap_condition_455 = ((1'd1 == and_ln813_reg_2731) & (icmp_ln887_17_fu_1985_p2 == 1'd1) & (icmp_ln879_9_reg_2665 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln879_8_reg_2661 == 1'd0) & (icmp_ln805_reg_2709 == 1'd0));
end

always @ (*) begin
    ap_condition_462 = ((1'd1 == and_ln813_reg_2731) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0));
end

always @ (*) begin
    ap_condition_471 = ((1'd1 == and_ln813_reg_2731) & (icmp_ln887_16_fu_2013_p2 == 1'd1) & (icmp_ln879_8_reg_2661 == 1'd1) & (1'd1 == and_ln887_reg_2651) & (icmp_ln805_reg_2709 == 1'd0));
end

always @ (*) begin
    ap_condition_90 = ((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp4_iter2_D0_V_0_5_reg_953 = 'bx;

assign ap_phi_reg_pp4_iter2_D0_V_1_2_reg_909 = 'bx;

assign ap_phi_reg_pp4_iter2_D1_V_0_1_reg_878 = 'bx;

assign ap_phi_reg_pp4_iter2_D1_V_1_0_reg_834 = 'bx;

always @ (*) begin
    ap_predicate_op305_read_state19 = ((1'd1 == and_ln813_reg_2731) & (1'd1 == and_ln887_reg_2651));
end

assign empty_90_fu_1720_p2 = (sel_tmp88_fu_1710_p2 | and_ln879_fu_1654_p2);

assign grp_xFUDivAreaUp_2_fu_984_ap_start = grp_xFUDivAreaUp_2_fu_984_ap_start_reg;

assign i_V_fu_1871_p2 = (r_V_reg_813 + 11'd1);

assign icmp_ln733_fu_1411_p2 = ((index_assign_reg_653 == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln740_fu_1434_p2 = ((index_assign_2_reg_676 == 17'd640) ? 1'b1 : 1'b0);

assign icmp_ln791_fu_1782_p2 = ((Voffset_V_q1 != Voffset_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln805_fu_1865_p2 = ((index_assign_3_reg_824 == indvars_iv_reg_687) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1811_p2 = ((p_0887_3_fu_1726_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1817_p2 = ((p_01010_3_fu_1750_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1823_p2 = ((p_0887_3_fu_1726_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1829_p2 = ((p_01010_3_fu_1750_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1475_p2 = ((p_0893_0_reg_734 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1586_p2 = ((zext_ln879_fu_1582_p1 == lind1_V_5_reg_2578) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_1605_p2 = ((zext_ln1353_fu_1601_p1 == lind1_V_6_reg_2585) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1610_p2 = ((zext_ln879_fu_1582_p1 == lind1_V_6_reg_2585) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1615_p2 = ((zext_ln1353_fu_1601_p1 == t_V_9_reg_2592) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1620_p2 = ((zext_ln879_fu_1582_p1 == t_V_9_reg_2592) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1625_p2 = ((zext_ln1353_fu_1601_p1 == lind1_V_5_reg_2578) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1799_p2 = ((p_0893_3_fu_1774_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1805_p2 = ((p_0893_3_fu_1774_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1469_p2 = ((p_0893_0_reg_734 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_10_fu_1457_p2 = ((t_V_10_reg_699 < 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_1565_p2 = ((t_V_10_reg_699 < 10'd719) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_1576_p2 = ((out_j_V_1_fu_1551_p3 < 16'd180) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_1899_p2 = ((Hoffset_V_q0 < 13'd320) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_1882_p2 = ((r_V_reg_813 < 11'd320) ? 1'b1 : 1'b0);

assign icmp_ln887_15_fu_1922_p2 = ((add_ln1353_5_fu_1916_p2 < 14'd320) ? 1'b1 : 1'b0);

assign icmp_ln887_16_fu_2013_p2 = ((add_ln1353_fu_2007_p2 < 14'd320) ? 1'b1 : 1'b0);

assign icmp_ln887_17_fu_1985_p2 = ((add_ln1353_3_fu_1979_p2 < 14'd320) ? 1'b1 : 1'b0);

assign icmp_ln887_18_fu_1957_p2 = ((add_ln1353_4_fu_1951_p2 < 14'd320) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_1284_p2 = ((t_V_4_reg_619 < 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_1377_p2 = ((tmp_13_fu_1314_p4 < 10'd179) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_1396_p2 = ((offset_temp_V_fu_1324_p1 > 13'd179) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1174_p2 = ((t_V_reg_597 < 11'd1280) ? 1'b1 : 1'b0);

assign lbuf_in0_V_addr_5_gep_fu_463_p3 = zext_ln544_13_fu_1928_p1;

assign lbuf_in0_V_addr_8_gep_fu_456_p3 = zext_ln544_13_fu_1928_p1;

assign lbuf_in1_V_addr_6_gep_fu_477_p3 = zext_ln544_13_fu_1928_p1;

assign lbuf_in1_V_addr_7_gep_fu_442_p3 = zext_ln544_13_fu_1928_p1;

assign lbuf_in2_V_addr_5_gep_fu_470_p3 = zext_ln544_13_fu_1928_p1;

assign lbuf_in2_V_addr_8_gep_fu_449_p3 = zext_ln544_13_fu_1928_p1;

assign lind1_V_2_fu_1489_p3 = ((icmp_ln879_1_fu_1475_p2[0:0] === 1'b1) ? lind1_V_7_reg_779 : p_0823_0_reg_757);

assign lind1_V_3_fu_1497_p3 = ((icmp_ln879_fu_1469_p2[0:0] === 1'b1) ? p_0821_0_reg_746 : lind1_V_fu_1481_p3);

assign lind1_V_4_fu_1505_p3 = ((icmp_ln879_fu_1469_p2[0:0] === 1'b1) ? p_0823_0_reg_757 : lind1_V_2_fu_1489_p3);

assign lind1_V_5_fu_1527_p3 = ((read_flag_0_reg_802[0:0] === 1'b1) ? lind1_V_3_fu_1497_p3 : p_0821_0_reg_746);

assign lind1_V_6_fu_1535_p3 = ((read_flag_0_reg_802[0:0] === 1'b1) ? lind1_V_4_fu_1505_p3 : p_0823_0_reg_757);

assign lind1_V_fu_1481_p3 = ((icmp_ln879_1_fu_1475_p2[0:0] === 1'b1) ? p_0821_0_reg_746 : lind1_V_7_reg_779);

assign mul_ln544_1_fu_1354_p0 = mul_ln544_1_fu_1354_p00;

assign mul_ln544_1_fu_1354_p00 = ret_V_3_fu_1344_p2;

assign mul_ln544_1_fu_1354_p1 = zext_ln1597_1_reg_2473;

assign mul_ln544_1_fu_1354_p2 = (mul_ln544_1_fu_1354_p0 * mul_ln544_1_fu_1354_p1);

assign mul_ln544_fu_1245_p0 = mul_ln544_fu_1245_p00;

assign mul_ln544_fu_1245_p00 = ret_V_fu_1235_p2;

assign mul_ln544_fu_1245_p1 = zext_ln669_1_reg_2447;

assign mul_ln544_fu_1245_p2 = (mul_ln544_fu_1245_p0 * mul_ln544_fu_1245_p1);

assign offset_temp_V_fu_1324_p1 = tmp_13_fu_1314_p4;

assign or_ln879_fu_1666_p2 = (and_ln879_fu_1654_p2 | and_ln879_1_fu_1660_p2);

assign out_j_V_1_fu_1551_p3 = ((read_flag_0_reg_802[0:0] === 1'b1) ? out_j_V_fu_1521_p2 : lind1_V_7_reg_779);

assign out_j_V_fu_1521_p2 = (lind1_V_7_reg_779 + 16'd1);

assign p_01010_3_fu_1750_p3 = ((empty_90_fu_1720_p2[0:0] === 1'b1) ? sel_tmp108_fu_1742_p3 : sel_tmp106_fu_1734_p3);

assign p_0887_3_fu_1726_p3 = ((empty_90_fu_1720_p2[0:0] === 1'b1) ? sel_tmp83_fu_1716_p1 : sel_tmp81_fu_1684_p3);

assign p_0893_3_fu_1774_p3 = ((empty_90_fu_1720_p2[0:0] === 1'b1) ? sel_tmp133_fu_1766_p3 : sel_tmp131_fu_1758_p3);

assign read_index_fu_1446_p2 = (index_assign_2_reg_676 + 17'd1);

assign resize_out_data_V_din = {{{Pixels_0_2_CoreProcessUpArea_2_fu_1046_ap_return}, {Pixels_0_1_CoreProcessUpArea_2_fu_1035_ap_return}}, {Pixels_CoreProcessUpArea_2_fu_1024_ap_return}};

assign ret_V_3_fu_1344_p2 = (zext_ln215_10_fu_1340_p1 + 14'd1);

assign ret_V_4_fu_1595_p2 = (zext_ln215_11_fu_1591_p1 + 14'd1);

assign ret_V_6_fu_1463_p2 = (t_V_10_reg_699 + 10'd1);

assign ret_V_fu_1235_p2 = (zext_ln215_8_fu_1231_p1 + 14'd1);

assign rhs_V_2_fu_1969_p1 = Hoffset_V_q0;

assign rhs_V_3_fu_1941_p1 = Hoffset_V_q0;

assign rhs_V_4_fu_1905_p1 = Hoffset_V_q0;

assign rhs_V_fu_1997_p1 = Hoffset_V_q0;

assign sel_tmp106_fu_1734_p3 = ((sel_tmp80_fu_1678_p2[0:0] === 1'b1) ? select_ln782_1_fu_1638_p3 : p_01010_0_reg_722);

assign sel_tmp108_fu_1742_p3 = ((sel_tmp88_fu_1710_p2[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign sel_tmp131_fu_1758_p3 = ((sel_tmp80_fu_1678_p2[0:0] === 1'b1) ? select_ln782_2_fu_1646_p3 : p_0893_0_reg_734);

assign sel_tmp133_fu_1766_p3 = ((sel_tmp88_fu_1710_p2[0:0] === 1'b1) ? 2'd0 : 2'd2);

assign sel_tmp80_fu_1678_p2 = (xor_ln879_fu_1672_p2 & icmp_ln879_6_fu_1620_p2);

assign sel_tmp81_fu_1684_p3 = ((sel_tmp80_fu_1678_p2[0:0] === 1'b1) ? select_ln782_fu_1630_p3 : p_0887_0_reg_710);

assign sel_tmp83_fu_1716_p1 = sel_tmp88_fu_1710_p2;

assign sel_tmp88_fu_1710_p2 = (tmp145_fu_1704_p2 & icmp_ln879_4_fu_1610_p2);

assign select_ln714_fu_1387_p3 = ((icmp_ln887_8_fu_1377_p2[0:0] === 1'b1) ? trunc_ln714_fu_1383_p1 : 32'd0);

assign select_ln782_1_fu_1638_p3 = ((icmp_ln879_7_fu_1625_p2[0:0] === 1'b1) ? 2'd0 : p_01010_0_reg_722);

assign select_ln782_2_fu_1646_p3 = ((icmp_ln879_7_fu_1625_p2[0:0] === 1'b1) ? 2'd1 : p_0893_0_reg_734);

assign select_ln782_fu_1630_p3 = ((icmp_ln879_7_fu_1625_p2[0:0] === 1'b1) ? 2'd2 : p_0887_0_reg_710);

assign select_ln879_1_fu_2125_p3 = ((and_ln879_8_fu_2064_p2[0:0] === 1'b1) ? lbuf_in0_V_q0 : select_ln879_fu_2117_p3);

assign select_ln879_2_fu_2133_p3 = ((and_ln879_9_fu_2077_p2[0:0] === 1'b1) ? lbuf_in2_V_q0 : select_ln879_1_fu_2125_p3);

assign select_ln879_3_fu_2141_p3 = ((and_ln879_11_fu_2090_p2[0:0] === 1'b1) ? lbuf_in0_V_q0 : select_ln879_2_fu_2133_p3);

assign select_ln879_fu_2117_p3 = ((and_ln879_5_fu_2042_p2[0:0] === 1'b1) ? lbuf_in2_V_q0 : lbuf_in1_V_q0);

assign select_ln887_6_fu_1141_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? lbuf_in2_V_q0 : 24'd0);

assign select_ln887_8_fu_1105_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? lbuf_in0_V_q0 : 24'd0);

assign select_ln887_fu_1132_p3 = ((icmp_ln887_13_reg_2740[0:0] === 1'b1) ? lbuf_in1_V_q0 : 24'd0);

assign t_V_7_fu_1513_p3 = ((icmp_ln879_fu_1469_p2[0:0] === 1'b1) ? lind1_V_7_reg_779 : p_0831_0_reg_768);

assign t_V_9_fu_1543_p3 = ((read_flag_0_reg_802[0:0] === 1'b1) ? t_V_7_fu_1513_p3 : p_0831_0_reg_768);

assign tmp145_fu_1704_p2 = (xor_ln879_1_fu_1698_p2 & icmp_ln879_5_fu_1615_p2);

assign tmp_10_fu_1204_p4 = {{add_ln673_fu_1198_p2[42:32]}};

assign tmp_11_fu_1219_p3 = {{x_V_fu_1180_p2}, {32'd0}};

assign tmp_12_fu_1260_p3 = Xtemp_fu_1254_p2[32'd58];

assign tmp_13_fu_1314_p4 = {{add_ln709_fu_1308_p2[41:32]}};

assign tmp_14_fu_1328_p3 = {{x_V_1_fu_1290_p2}, {32'd0}};

assign tmp_15_fu_1369_p3 = Ytemp_fu_1363_p2[32'd58];

assign trunc_ln1597_fu_1273_p1 = tmp_s_reg_2437[31:0];

assign trunc_ln669_fu_1163_p1 = grp_xFUDivAreaUp_2_fu_984_ap_return[31:0];

assign trunc_ln678_fu_1268_p1 = Xtemp_fu_1254_p2[31:0];

assign trunc_ln714_fu_1383_p1 = Ytemp_fu_1363_p2[31:0];

assign write_index_fu_1793_p2 = (write_index_0_reg_790 + 20'd1280);

assign x_V_1_fu_1290_p2 = (t_V_4_reg_619 + 10'd1);

assign x_V_2_fu_1417_p2 = (ap_phi_mux_t_V_5_phi_fu_645_p4 + 9'd1);

assign x_V_3_fu_1440_p2 = (ap_phi_mux_t_V_6_phi_fu_668_p4 + 13'd1);

assign x_V_fu_1180_p2 = (t_V_reg_597 + 11'd1);

assign xor_ln879_1_fu_1698_p2 = (1'd1 ^ and_ln879_2_fu_1692_p2);

assign xor_ln879_2_fu_1835_p2 = (icmp_ln879_11_fu_1817_p2 ^ 1'd1);

assign xor_ln879_3_fu_1841_p2 = (icmp_ln879_10_fu_1811_p2 ^ 1'd1);

assign xor_ln879_4_fu_1847_p2 = (icmp_ln879_13_fu_1829_p2 ^ 1'd1);

assign xor_ln879_5_fu_1853_p2 = (icmp_ln879_12_fu_1823_p2 ^ 1'd1);

assign xor_ln879_fu_1672_p2 = (or_ln879_fu_1666_p2 ^ 1'd1);

assign zext_ln1353_fu_1601_p1 = ret_V_4_fu_1595_p2;

assign zext_ln1472_1_fu_1359_p1 = mul_ln544_1_fu_1354_p2;

assign zext_ln1472_fu_1250_p1 = mul_ln544_fu_1245_p2;

assign zext_ln1597_1_fu_1280_p1 = reg_1159;

assign zext_ln1597_fu_1276_p1 = trunc_ln1597_fu_1273_p1;

assign zext_ln215_10_fu_1340_p1 = tmp_13_fu_1314_p4;

assign zext_ln215_11_fu_1591_p1 = Voffset_V_q0;

assign zext_ln215_8_fu_1231_p1 = tmp_10_fu_1204_p4;

assign zext_ln215_9_fu_1336_p1 = tmp_14_fu_1328_p3;

assign zext_ln215_fu_1227_p1 = tmp_11_fu_1219_p3;

assign zext_ln544_10_fu_1571_p1 = ret_V_6_fu_1463_p2;

assign zext_ln544_11_fu_1877_p1 = r_V_reg_813;

assign zext_ln544_12_fu_1909_p1 = Hoffset_V_q0;

assign zext_ln544_13_fu_1928_p1 = add_ln1353_5_fu_1916_p2;

assign zext_ln544_14_fu_2001_p1 = Hoffset_V_q0;

assign zext_ln544_15_fu_2019_p1 = add_ln1353_fu_2007_p2;

assign zext_ln544_16_fu_1973_p1 = Hoffset_V_q0;

assign zext_ln544_17_fu_1945_p1 = Hoffset_V_q0;

assign zext_ln544_18_fu_1991_p1 = add_ln1353_3_fu_1979_p2;

assign zext_ln544_19_fu_1963_p1 = add_ln1353_4_fu_1951_p2;

assign zext_ln544_5_fu_1296_p1 = t_V_4_reg_619;

assign zext_ln544_7_fu_1429_p1 = t_V_5_reg_641;

assign zext_ln544_8_fu_1452_p1 = t_V_6_reg_664;

assign zext_ln544_9_fu_1559_p1 = t_V_10_reg_699;

assign zext_ln544_fu_1186_p1 = t_V_reg_597;

assign zext_ln669_1_fu_1170_p1 = reg_1159;

assign zext_ln669_fu_1167_p1 = trunc_ln669_reg_2432;

assign zext_ln879_fu_1582_p1 = Voffset_V_q0;

always @ (posedge ap_clk) begin
    zext_ln669_reg_2442[42:32] <= 11'b00000000000;
    zext_ln669_1_reg_2447[57:38] <= 20'b00000000000000000000;
    zext_ln1597_reg_2468[41:32] <= 10'b0000000000;
    zext_ln1597_1_reg_2473[57:38] <= 20'b00000000000000000000;
    zext_ln544_11_reg_2718[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //xFResizeAreaUpScale_s
