IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     126 K    902 K    0.86    0.09    0.00    0.02     3360        4        2     70
   1    1     0.09   0.07   1.20    1.20      37 M     47 M    0.20    0.28    0.04    0.05     2240     4361       40     55
   2    0     0.00   0.38   0.01    0.60      41 K    366 K    0.89    0.14    0.00    0.02      224        1        0     68
   3    1     0.10   0.08   1.20    1.20      33 M     43 M    0.22    0.32    0.03    0.04     3024     3621       43     54
   4    0     0.01   0.41   0.02    0.60     168 K   1689 K    0.90    0.08    0.00    0.03      896        1        2     70
   5    1     0.07   0.06   1.20    1.20      39 M     48 M    0.20    0.29    0.06    0.07     2184     3779       11     55
   6    0     0.01   0.43   0.01    0.60     132 K   1343 K    0.90    0.08    0.00    0.02      504        4        1     69
   7    1     0.09   0.08   1.13    1.20      28 M     39 M    0.29    0.36    0.03    0.04     2632     3126      266     54
   8    0     0.03   1.31   0.02    0.91     106 K    874 K    0.88    0.38    0.00    0.00     5880       12        1     68
   9    1     0.04   0.32   0.13    0.60    1368 K   2287 K    0.40    0.23    0.00    0.01      168      113        5     56
  10    0     0.03   1.43   0.02    0.89      49 K    516 K    0.90    0.51    0.00    0.00     5208       11        1     68
  11    1     0.03   0.02   1.20    1.20      47 M     54 M    0.14    0.18    0.16    0.19     1792     6374        5     54
  12    0     0.05   1.42   0.03    1.00      52 K    709 K    0.93    0.55    0.00    0.00     5880        7        2     69
  13    1     0.03   0.03   1.20    1.20      46 M     54 M    0.15    0.19    0.14    0.17     1736     3819        0     53
  14    0     0.00   0.62   0.01    0.60      25 K    247 K    0.90    0.33    0.00    0.01      336        1        0     69
  15    1     0.04   0.03   1.20    1.20      45 M     52 M    0.15    0.21    0.12    0.14     1400     3695       19     53
  16    0     0.01   1.51   0.01    0.72      36 K    276 K    0.87    0.32    0.00    0.00     1904        7        1     70
  17    1     0.15   0.13   1.18    1.20      17 M     36 M    0.53    0.58    0.01    0.02     4760     3733       57     54
  18    0     0.00   0.60   0.01    0.60      32 K    327 K    0.90    0.30    0.00    0.01      672        3        1     70
  19    1     0.14   0.12   1.15    1.20      16 M     40 M    0.60    0.60    0.01    0.03     3920     3684       14     55
  20    0     0.00   0.62   0.01    0.60      25 K    235 K    0.89    0.33    0.00    0.01      448        1        1     70
  21    1     0.07   0.07   1.03    1.20      27 M     36 M    0.26    0.30    0.04    0.05     1568     3818       20     55
  22    0     0.00   0.54   0.00    0.60      20 K    209 K    0.90    0.30    0.00    0.01      168        3        0     70
  23    1     0.13   0.11   1.19    1.20      19 M     41 M    0.52    0.54    0.02    0.03     4368     3283       17     55
  24    0     0.00   0.44   0.01    0.70      41 K    364 K    0.88    0.12    0.00    0.01     1568       13        0     71
  25    1     0.14   0.12   1.20    1.20      29 M     40 M    0.28    0.37    0.02    0.03     1960     3348       12     54
  26    0     0.00   0.38   0.01    0.60      69 K    716 K    0.90    0.08    0.00    0.02      224       24        1     70
  27    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.28    0.06    0.07     2296     3447        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.73     929 K   8779 K    0.89    0.26    0.00    0.01    27272       92       12     61
 SKT    1     0.08   0.08   1.10    1.19     428 M    587 M    0.27    0.36    0.04    0.05    34048    50201      516     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     429 M    595 M    0.28    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.07 %

 C1 core residency: 6.60 %; C3 core residency: 0.36 %; C6 core residency: 45.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.47     0.21     219.01       8.99         237.41
 SKT   1    48.59    33.78     387.79      22.23         553.02
---------------------------------------------------------------------------------------------------------------
       *    49.06    33.98     606.80      31.22         552.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.41   0.01    0.60     155 K   1162 K    0.87    0.10    0.00    0.02     2352        1        2     70
   1    1     0.05   0.04   1.20    1.20      37 M     47 M    0.21    0.30    0.07    0.09     2240     4181        0     55
   2    0     0.01   0.46   0.02    0.60     205 K   2048 K    0.90    0.07    0.00    0.03      616        3        1     69
   3    1     0.06   0.05   1.20    1.20      36 M     46 M    0.20    0.27    0.06    0.08     1792     3340       26     54
   4    0     0.00   0.47   0.01    0.60     109 K   1029 K    0.89    0.09    0.00    0.02     1008        3        1     70
   5    1     0.06   0.05   1.20    1.20      38 M     47 M    0.20    0.27    0.06    0.07     1848     3725        7     55
   6    0     0.00   0.57   0.01    0.60      74 K    716 K    0.90    0.11    0.00    0.01     2072        8        1     69
   7    1     0.08   0.07   1.12    1.20      28 M     39 M    0.29    0.35    0.03    0.05     2688     3059      274     54
   8    0     0.00   0.40   0.00    0.60      43 K    439 K    0.90    0.10    0.00    0.02      560        1        1     69
   9    1     0.06   0.34   0.18    0.63    1692 K   2995 K    0.44    0.33    0.00    0.00       56      123       11     56
  10    0     0.00   0.45   0.00    0.60      16 K    162 K    0.90    0.22    0.00    0.01      560        2        0     68
  11    1     0.08   0.07   1.20    1.20      37 M     45 M    0.18    0.30    0.04    0.05     1904     3239       22     53
  12    0     0.00   0.56   0.00    0.60      15 K    147 K    0.90    0.25    0.00    0.01      280        1        0     69
  13    1     0.04   0.04   1.20    1.20      43 M     51 M    0.16    0.21    0.10    0.12     1848     3879       66     53
  14    0     0.00   0.45   0.00    0.60      37 K    197 K    0.81    0.29    0.00    0.01     1960        5        0     69
  15    1     0.05   0.05   1.20    1.20      41 M     47 M    0.14    0.25    0.07    0.09     2464     3875       23     53
  16    0     0.09   1.59   0.06    1.07      71 K   1041 K    0.93    0.60    0.00    0.00     8456       11        4     66
  17    1     0.14   0.12   1.14    1.20      16 M     37 M    0.57    0.61    0.01    0.03     5208     4217        1     54
  18    0     0.03   1.51   0.02    0.93      46 K    433 K    0.89    0.53    0.00    0.00     6944        9        2     70
  19    1     0.16   0.13   1.17    1.20      14 M     39 M    0.62    0.61    0.01    0.02     4368     4212        5     55
  20    0     0.00   0.72   0.01    0.60      29 K    226 K    0.87    0.33    0.00    0.01      728        2        0     70
  21    1     0.11   0.10   1.16    1.20      28 M     38 M    0.27    0.33    0.02    0.03     2352     3608       15     55
  22    0     0.00   0.68   0.00    0.60      25 K    217 K    0.88    0.31    0.00    0.01      392        1        0     70
  23    1     0.12   0.10   1.20    1.20      30 M     41 M    0.27    0.36    0.03    0.03     2128     3519       13     55
  24    0     0.00   0.70   0.00    0.60      28 K    236 K    0.88    0.31    0.00    0.01      504        1        0     71
  25    1     0.08   0.07   1.02    1.20      25 M     34 M    0.25    0.33    0.03    0.05     2296     2934        1     55
  26    0     0.00   0.49   0.01    0.60      75 K    789 K    0.90    0.11    0.00    0.02     1120        2        1     70
  27    1     0.09   0.08   1.20    1.20      37 M     45 M    0.18    0.30    0.04    0.05     1792     4561        3     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.75     932 K   8849 K    0.89    0.27    0.00    0.01    27552       50       11     61
 SKT    1     0.09   0.08   1.10    1.19     417 M    566 M    0.26    0.37    0.03    0.05    32984    48472      467     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     418 M    575 M    0.27    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.05 %

 C1 core residency: 5.87 %; C3 core residency: 0.30 %; C6 core residency: 46.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    13%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.23     215.56       8.94         252.46
 SKT   1    48.59    32.97     383.55      22.06         559.86
---------------------------------------------------------------------------------------------------------------
       *    49.11    33.20     599.11      31.00         559.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   1.25   0.04    0.90     151 K   1232 K    0.88    0.41    0.00    0.00     9632       13        3     70
   1    1     0.08   0.07   1.20    1.20      37 M     46 M    0.20    0.28    0.04    0.05     2296     3627      115     55
   2    0     0.01   0.68   0.01    0.60      59 K    464 K    0.87    0.25    0.00    0.01     1008        3        0     69
   3    1     0.13   0.10   1.20    1.20      29 M     39 M    0.24    0.36    0.02    0.03     1232     2614       69     55
   4    0     0.00   0.71   0.00    0.60      24 K    225 K    0.89    0.32    0.00    0.01      672        1        1     70
   5    1     0.05   0.04   1.20    1.20      39 M     49 M    0.20    0.28    0.08    0.10     3304     4244       35     55
   6    0     0.01   0.47   0.02    0.60     160 K   1463 K    0.89    0.10    0.00    0.02      840       20        1     69
   7    1     0.08   0.07   1.11    1.20      28 M     38 M    0.27    0.32    0.04    0.05     2856     3063      156     54
   8    0     0.00   0.44   0.01    0.60      70 K    624 K    0.89    0.09    0.00    0.02      952        2        2     69
   9    1     0.06   0.34   0.17    0.61    1713 K   2775 K    0.38    0.22    0.00    0.00        0      108       11     55
  10    0     0.00   0.48   0.01    0.60      94 K    900 K    0.90    0.13    0.00    0.02      504        5        1     68
  11    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.25    0.05    0.06     1624     3150       17     54
  12    0     0.00   0.46   0.01    0.60     107 K   1027 K    0.90    0.13    0.00    0.02      224        3        1     69
  13    1     0.06   0.05   1.20    1.20      42 M     50 M    0.17    0.23    0.07    0.09     1568     4528       63     52
  14    0     0.00   0.53   0.01    0.60      57 K    474 K    0.88    0.19    0.00    0.01     1064        4        0     69
  15    1     0.05   0.04   1.20    1.20      42 M     50 M    0.15    0.23    0.09    0.10     2016     3782       20     53
  16    0     0.00   0.72   0.00    0.60      17 K    144 K    0.88    0.26    0.00    0.01     1008        1        0     70
  17    1     0.14   0.12   1.19    1.20      17 M     35 M    0.52    0.58    0.01    0.03     4088     4079        9     54
  18    0     0.00   0.32   0.00    0.61      11 K    102 K    0.88    0.14    0.00    0.02      392        1        0     70
  19    1     0.13   0.11   1.16    1.20      17 M     37 M    0.54    0.56    0.01    0.03     4368     4048        8     55
  20    0     0.00   0.31   0.00    0.60      11 K    124 K    0.91    0.19    0.00    0.01     1512        1        0     70
  21    1     0.05   0.05   0.91    1.20      25 M     33 M    0.23    0.25    0.06    0.07     2240     3562        9     55
  22    0     0.00   0.52   0.00    0.60      15 K    163 K    0.90    0.25    0.00    0.01      560        2        0     70
  23    1     0.12   0.10   1.19    1.20      19 M     38 M    0.50    0.54    0.02    0.03     3360     3775       16     54
  24    0     0.00   0.47   0.00    0.60      13 K    147 K    0.91    0.24    0.00    0.01     1400        3        1     70
  25    1     0.08   0.08   1.03    1.20      26 M     35 M    0.24    0.33    0.03    0.04     1792     3145        5     55
  26    0     0.07   1.70   0.04    1.03      62 K    714 K    0.91    0.57    0.00    0.00     9128        9        4     69
  27    1     0.07   0.06   1.20    1.20      39 M     47 M    0.17    0.28    0.06    0.07     2464     5156        7     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.74     858 K   7808 K    0.89    0.27    0.00    0.00    28896       68       14     61
 SKT    1     0.08   0.08   1.08    1.19     407 M    554 M    0.26    0.36    0.04    0.05    33208    48881      540     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     408 M    561 M    0.27    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.31 %

 C1 core residency: 7.01 %; C3 core residency: 0.28 %; C6 core residency: 46.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   13%    13%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.20     217.46       8.97         243.12
 SKT   1    47.74    33.53     382.11      22.02         556.42
---------------------------------------------------------------------------------------------------------------
       *    48.22    33.72     599.58      31.00         554.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.41   0.01    0.60     134 K    829 K    0.84    0.14    0.00    0.02     4536        4        2     70
   1    1     0.07   0.06   1.20    1.20      37 M     47 M    0.20    0.30    0.05    0.07     2800     3796        5     55
   2    0     0.03   1.31   0.02    0.83      85 K    706 K    0.88    0.43    0.00    0.00     5432        6        2     69
   3    1     0.07   0.06   1.20    1.20      34 M     43 M    0.20    0.30    0.05    0.06     2632     3080       23     54
   4    0     0.01   0.43   0.02    0.60     171 K   1502 K    0.89    0.09    0.00    0.02     1176        2        1     70
   5    1     0.11   0.09   1.20    1.20      34 M     43 M    0.21    0.31    0.03    0.04     1232     3156       55     55
   6    0     0.01   0.48   0.01    0.60     115 K   1069 K    0.89    0.12    0.00    0.02      504       14        0     69
   7    1     0.08   0.08   1.09    1.20      27 M     36 M    0.26    0.32    0.03    0.04     2240     2536      135     54
   8    0     0.01   0.45   0.01    0.60     171 K   1485 K    0.88    0.10    0.00    0.02     2576        5        1     68
   9    1     0.09   0.38   0.23    0.66    2236 K   4172 K    0.46    0.36    0.00    0.00        0      201        4     55
  10    0     0.00   0.51   0.01    0.60      61 K    611 K    0.90    0.17    0.00    0.02      280        4        0     68
  11    1     0.03   0.03   1.20    1.20      44 M     52 M    0.15    0.18    0.15    0.17     1960     3467        5     53
  12    0     0.00   0.51   0.01    0.60      23 K    253 K    0.91    0.27    0.00    0.01      224        1        0     69
  13    1     0.03   0.02   1.20    1.20      44 M     52 M    0.15    0.18    0.15    0.18     2072     4019        6     53
  14    0     0.00   0.49   0.00    0.60      20 K    205 K    0.90    0.27    0.00    0.01      504        2        0     69
  15    1     0.07   0.05   1.20    1.20      39 M     48 M    0.17    0.25    0.06    0.07     1904     3656       40     53
  16    0     0.00   0.60   0.00    0.60      21 K    205 K    0.90    0.26    0.00    0.01     1008        1        0     70
  17    1     0.16   0.13   1.20    1.20      17 M     37 M    0.53    0.59    0.01    0.02     3976     3233       14     54
  18    0     0.00   0.44   0.00    0.60    9694      117 K    0.92    0.20    0.00    0.01      336        1        0     70
  19    1     0.17   0.14   1.19    1.20      16 M     40 M    0.60    0.61    0.01    0.02     4984     3820        5     55
  20    0     0.00   0.27   0.00    0.62      11 K    144 K    0.92    0.18    0.00    0.02      728        1        0     70
  21    1     0.09   0.09   1.03    1.20      25 M     34 M    0.24    0.28    0.03    0.04     2184     2994       20     54
  22    0     0.00   0.46   0.00    0.60      15 K    168 K    0.91    0.28    0.00    0.01      224        0        0     70
  23    1     0.17   0.14   1.20    1.20      14 M     40 M    0.63    0.62    0.01    0.02     4088     3496       11     55
  24    0     0.00   0.52   0.00    0.60      15 K    161 K    0.90    0.30    0.00    0.01      504        0        0     71
  25    1     0.07   0.07   0.94    1.20      24 M     31 M    0.24    0.31    0.04    0.05     1736     2442        4     55
  26    0     0.08   1.64   0.05    1.03      57 K    912 K    0.94    0.59    0.00    0.00    10360       12        4     70
  27    1     0.05   0.04   1.20    1.20      41 M     49 M    0.16    0.26    0.08    0.10     1344     3385        1     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.72     913 K   8375 K    0.89    0.26    0.00    0.01    28392       53        8     61
 SKT    1     0.09   0.08   1.09    1.19     405 M    562 M    0.28    0.38    0.03    0.05    33152    43281      328     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     406 M    570 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.82 %

 C1 core residency: 7.01 %; C3 core residency: 0.37 %; C6 core residency: 45.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.51     0.22     215.76       8.91         253.08
 SKT   1    47.67    33.77     385.24      21.99         579.32
---------------------------------------------------------------------------------------------------------------
       *    48.18    33.99     601.00      30.90         578.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60     149 K    954 K    0.84    0.09    0.00    0.02     2072        4        3     70
   1    1     0.06   0.05   1.20    1.20      37 M     47 M    0.22    0.32    0.06    0.07     1904     3985       58     55
   2    0     0.03   1.30   0.02    0.86      89 K    774 K    0.88    0.41    0.00    0.00     4144        9        0     69
   3    1     0.08   0.06   1.20    1.20      35 M     44 M    0.22    0.28    0.05    0.06     2072     3145       46     54
   4    0     0.02   1.12   0.02    0.89      66 K    620 K    0.89    0.45    0.00    0.00     5264       10        1     70
   5    1     0.07   0.06   1.20    1.20      37 M     47 M    0.21    0.28    0.05    0.07     2968     3658        8     55
   6    0     0.01   0.72   0.01    0.60      45 K    393 K    0.88    0.35    0.00    0.01      672       31        0     69
   7    1     0.08   0.07   1.09    1.20      27 M     37 M    0.28    0.35    0.03    0.05     2800     2955      149     54
   8    0     0.00   0.57   0.00    0.60      18 K    191 K    0.90    0.30    0.00    0.01      616        2        0     68
   9    1     0.06   0.34   0.18    0.62    1793 K   3152 K    0.43    0.27    0.00    0.01       56      126       11     56
  10    0     0.00   0.63   0.00    0.60      23 K    251 K    0.91    0.31    0.00    0.01      224        4        0     68
  11    1     0.07   0.06   1.20    1.20      39 M     47 M    0.15    0.25    0.05    0.06     1736     3374       23     54
  12    0     0.00   0.62   0.00    0.60      18 K    176 K    0.89    0.27    0.00    0.01     1232        1        0     69
  13    1     0.03   0.03   1.20    1.20      44 M     52 M    0.15    0.19    0.14    0.16     1960     4026        6     53
  14    0     0.00   0.29   0.00    0.60    9229      123 K    0.93    0.15    0.00    0.02      280        1        0     69
  15    1     0.07   0.06   1.20    1.20      38 M     46 M    0.17    0.29    0.05    0.06     1400     2926       95     53
  16    0     0.00   0.31   0.00    0.60      14 K    122 K    0.88    0.16    0.00    0.02      896        0        1     70
  17    1     0.18   0.15   1.19    1.20      15 M     40 M    0.61    0.63    0.01    0.02     4088     4242       63     54
  18    0     0.01   0.89   0.01    0.97      24 K    288 K    0.91    0.53    0.00    0.00     3640        5        0     70
  19    1     0.18   0.15   1.18    1.20      15 M     44 M    0.65    0.65    0.01    0.03     4536     4542        4     55
  20    0     0.03   1.20   0.03    0.80     138 K   1430 K    0.90    0.28    0.00    0.00     5432        9        2     70
  21    1     0.08   0.08   1.02    1.20      26 M     35 M    0.25    0.28    0.03    0.04     2184     3236        5     54
  22    0     0.00   0.47   0.01    0.60      78 K    838 K    0.91    0.11    0.00    0.02      280        2        1     71
  23    1     0.12   0.10   1.20    1.20      29 M     43 M    0.34    0.41    0.02    0.04     2240     3505       98     55
  24    0     0.05   1.38   0.03    0.75     197 K   2067 K    0.90    0.16    0.00    0.00     3640       10        3     70
  25    1     0.07   0.07   0.96    1.20      24 M     32 M    0.25    0.32    0.04    0.05     1680     2725       77     55
  26    0     0.00   0.44   0.01    0.60     109 K   1105 K    0.90    0.08    0.00    0.02     1456        4        1     69
  27    1     0.05   0.04   1.20    1.20      41 M     49 M    0.17    0.27    0.08    0.09     1568     3592        0     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.74     982 K   9336 K    0.89    0.25    0.00    0.01    29848       92       11     62
 SKT    1     0.09   0.08   1.09    1.19     415 M    573 M    0.28    0.38    0.03    0.05    31192    46037      643     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     416 M    582 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.67 %

 C1 core residency: 6.98 %; C3 core residency: 0.43 %; C6 core residency: 45.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.24     216.13       8.98         267.31
 SKT   1    48.46    33.28     385.16      22.17         567.29
---------------------------------------------------------------------------------------------------------------
       *    48.98    33.51     601.29      31.15         566.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.17   0.03    0.82     133 K    980 K    0.86    0.34    0.00    0.00     8232        9        3     70
   1    1     0.06   0.05   1.20    1.20      38 M     48 M    0.20    0.31    0.06    0.08     2408     3998       11     55
   2    0     0.01   0.63   0.01    0.60      69 K    554 K    0.87    0.24    0.00    0.01     1624        4        1     69
   3    1     0.10   0.08   1.20    1.20      33 M     42 M    0.22    0.32    0.03    0.04     1344     2794       31     54
   4    0     0.00   0.61   0.01    0.60      47 K    371 K    0.87    0.24    0.00    0.01      840        1        0     70
   5    1     0.06   0.05   1.20    1.20      37 M     48 M    0.22    0.33    0.07    0.08     2576     3712        0     55
   6    0     0.01   1.44   0.01    0.73      32 K    296 K    0.89    0.37    0.00    0.00      784       16        0     69
   7    1     0.10   0.08   1.17    1.20      28 M     38 M    0.28    0.35    0.03    0.04     2128     2444      158     54
   8    0     0.00   0.63   0.00    0.60      23 K    221 K    0.90    0.30    0.00    0.01      616        1        0     68
   9    1     0.11   0.36   0.32    0.79    2671 K   5414 K    0.51    0.42    0.00    0.00       56      234       37     55
  10    0     0.00   0.49   0.00    0.60      13 K    145 K    0.91    0.25    0.00    0.01      392        2        0     68
  11    1     0.07   0.06   1.20    1.20      40 M     48 M    0.17    0.25    0.06    0.07     2016     3893       15     53
  12    0     0.00   0.66   0.00    0.60      20 K    151 K    0.87    0.24    0.00    0.01     1848        2        0     70
  13    1     0.04   0.03   1.20    1.20      44 M     53 M    0.15    0.21    0.13    0.15     1904     3139        6     53
  14    0     0.00   0.42   0.00    0.60      19 K    119 K    0.84    0.22    0.00    0.01      896        2        0     69
  15    1     0.04   0.03   1.20    1.20      44 M     52 M    0.15    0.20    0.13    0.15     1344     3597       14     53
  16    0     0.00   0.30   0.00    0.62      18 K    163 K    0.89    0.17    0.00    0.02      784        1        0     70
  17    1     0.17   0.14   1.19    1.20      16 M     38 M    0.57    0.61    0.01    0.02     3080     3292       38     54
  18    0     0.00   0.42   0.01    0.60     107 K   1095 K    0.90    0.07    0.00    0.03      280        1        0     70
  19    1     0.15   0.12   1.20    1.20      20 M     39 M    0.49    0.54    0.01    0.03     4536     2851       12     55
  20    0     0.00   0.45   0.01    0.60      99 K    967 K    0.90    0.10    0.00    0.02      336        1        1     70
  21    1     0.05   0.05   0.88    1.20      24 M     32 M    0.24    0.25    0.05    0.07     2240     3180        3     55
  22    0     0.01   0.43   0.02    0.60     189 K   1803 K    0.89    0.07    0.00    0.03     2016        5        1     70
  23    1     0.18   0.15   1.20    1.20      14 M     40 M    0.64    0.62    0.01    0.02     4760     3398      115     55
  24    0     0.00   0.42   0.01    0.60      85 K    921 K    0.91    0.07    0.00    0.03     1736        4        0     70
  25    1     0.07   0.07   0.92    1.20      24 M     32 M    0.24    0.31    0.04    0.05     1624     2595        2     55
  26    0     0.07   1.52   0.05    1.08      66 K    959 K    0.93    0.56    0.00    0.00     8624       11        3     69
  27    1     0.05   0.04   1.20    1.20      42 M     50 M    0.16    0.25    0.08    0.09     1512     3712        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.74     927 K   8750 K    0.89    0.25    0.00    0.01    29008       60        8     61
 SKT    1     0.09   0.08   1.09    1.19     413 M    570 M    0.28    0.38    0.03    0.05    31528    42839      443     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     414 M    579 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.74 %

 C1 core residency: 6.69 %; C3 core residency: 0.28 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   51 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.22     216.57       8.96         247.10
 SKT   1    47.82    33.68     386.02      22.03         559.56
---------------------------------------------------------------------------------------------------------------
       *    48.32    33.90     602.58      30.99         558.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     126 K    820 K    0.85    0.11    0.00    0.02     1120        3        2     70
   1    1     0.06   0.05   1.20    1.20      38 M     49 M    0.21    0.28    0.06    0.08     1904     3891       22     54
   2    0     0.03   1.29   0.02    0.91      91 K    785 K    0.88    0.39    0.00    0.00     5768        8        1     69
   3    1     0.08   0.07   1.20    1.20      35 M     44 M    0.20    0.30    0.04    0.05     2856     3074       34     54
   4    0     0.03   1.42   0.02    0.97      66 K    494 K    0.86    0.50    0.00    0.00     5152       11        3     70
   5    1     0.05   0.05   1.20    1.20      39 M     49 M    0.21    0.30    0.07    0.09     1904     3674        1     54
   6    0     0.03   1.48   0.02    0.94      48 K    490 K    0.90    0.52    0.00    0.00     5600       15        2     69
   7    1     0.12   0.10   1.19    1.20      30 M     41 M    0.27    0.36    0.03    0.04     2072     2443      161     54
   8    0     0.00   0.68   0.01    0.60      26 K    243 K    0.89    0.31    0.00    0.01      560        2        0     68
   9    1     0.09   0.35   0.27    0.71    2459 K   4309 K    0.43    0.43    0.00    0.00      280      121        9     55
  10    0     0.00   0.60   0.00    0.60      22 K    207 K    0.89    0.31    0.00    0.01      336        5        0     68
  11    1     0.03   0.02   1.20    1.20      46 M     54 M    0.14    0.18    0.16    0.18     1512     3713        6     53
  12    0     0.00   0.46   0.00    0.60      14 K    160 K    0.91    0.27    0.00    0.01        0        0        1     69
  13    1     0.03   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.13    0.15     2856     3884        2     53
  14    0     0.03   1.40   0.02    1.03      59 K    618 K    0.90    0.44    0.00    0.00     6888       10        1     69
  15    1     0.04   0.04   1.20    1.20      43 M     51 M    0.15    0.22    0.10    0.12     1624     3732       19     53
  16    0     0.00   0.68   0.00    0.60      30 K    215 K    0.86    0.29    0.00    0.01     1176        3        0     70
  17    1     0.16   0.14   1.15    1.20      13 M     38 M    0.64    0.63    0.01    0.02     4760     3679       33     54
  18    0     0.01   0.44   0.01    0.60     183 K   1581 K    0.88    0.08    0.00    0.03     1064        8        3     70
  19    1     0.19   0.16   1.19    1.20      13 M     40 M    0.65    0.61    0.01    0.02     4088     3381        5     54
  20    0     0.01   0.43   0.01    0.60     116 K   1211 K    0.90    0.09    0.00    0.02      448        2        3     70
  21    1     0.05   0.05   0.96    1.20      26 M     35 M    0.24    0.26    0.05    0.07     2464     3034        3     54
  22    0     0.00   0.46   0.01    0.60     101 K   1079 K    0.91    0.09    0.00    0.02      448        2        1     71
  23    1     0.12   0.10   1.20    1.20      29 M     42 M    0.31    0.40    0.02    0.03     3584     3018      160     54
  24    0     0.00   0.43   0.01    0.60      80 K    812 K    0.90    0.10    0.00    0.02      616        2        0     70
  25    1     0.08   0.08   1.02    1.20      26 M     35 M    0.25    0.34    0.03    0.04     1680     2608        1     55
  26    0     0.00   0.48   0.00    0.60      32 K    350 K    0.91    0.16    0.00    0.01      392        1        0     69
  27    1     0.12   0.10   1.20    1.20      33 M     42 M    0.22    0.34    0.03    0.04     1624     2737       19     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.75    1000 K   9070 K    0.89    0.25    0.00    0.01    29568       72       17     61
 SKT    1     0.09   0.08   1.10    1.19     424 M    581 M    0.27    0.36    0.03    0.05    33208    42989      475     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     425 M    590 M    0.28    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.11 %

 C1 core residency: 6.52 %; C3 core residency: 0.34 %; C6 core residency: 46.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.24 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     13 G   |   14%    14%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   52 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.49     0.22     216.21       8.86         236.97
 SKT   1    48.60    33.07     385.21      22.02         553.58
---------------------------------------------------------------------------------------------------------------
       *    49.10    33.29     601.42      30.88         553.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.40   0.01    0.60     136 K   1152 K    0.88    0.11    0.00    0.02     2744        1        4     70
   1    1     0.07   0.06   1.20    1.20      37 M     47 M    0.21    0.29    0.05    0.07     1680     3755       10     55
   2    0     0.01   0.46   0.02    0.60     186 K   1738 K    0.89    0.09    0.00    0.02      560        2        6     69
   3    1     0.11   0.09   1.20    1.20      32 M     41 M    0.23    0.33    0.03    0.04     1792     3023       38     55
   4    0     0.01   0.44   0.01    0.64     133 K   1051 K    0.87    0.11    0.00    0.02     2632        2        4     70
   5    1     0.07   0.06   1.20    1.20      38 M     48 M    0.22    0.30    0.06    0.07     2744     3317        5     55
   6    0     0.01   0.46   0.01    0.60     116 K   1153 K    0.90    0.09    0.00    0.02      784        7        5     70
   7    1     0.07   0.07   1.04    1.20      26 M     36 M    0.27    0.32    0.04    0.05     1960     2266      186     55
   8    0     0.00   0.48   0.01    0.60      31 K    342 K    0.91    0.21    0.00    0.01     1736        4        0     69
   9    1     0.05   0.35   0.15    0.61    1327 K   2482 K    0.47    0.24    0.00    0.00      112      116        4     56
  10    0     0.00   0.66   0.01    0.60      26 K    239 K    0.89    0.26    0.00    0.01     1960        5        1     68
  11    1     0.03   0.03   1.20    1.20      46 M     54 M    0.15    0.18    0.15    0.18     2464     4320        4     53
  12    0     0.00   0.35   0.00    0.60      12 K    128 K    0.90    0.13    0.00    0.02      112        0        1     69
  13    1     0.05   0.04   1.20    1.20      42 M     51 M    0.17    0.22    0.08    0.10     1848     3573       60     53
  14    0     0.00   0.25   0.00    0.60      11 K    140 K    0.92    0.19    0.00    0.02      784        1        0     69
  15    1     0.04   0.03   1.20    1.20      44 M     52 M    0.15    0.21    0.12    0.14     3416     5973       41     53
  16    0     0.00   0.33   0.00    0.60    9832      125 K    0.92    0.21    0.00    0.01      224        0        0     70
  17    1     0.20   0.17   1.20    1.20      13 M     43 M    0.68    0.66    0.01    0.02     3584     3682        6     54
  18    0     0.00   0.42   0.00    0.60      14 K    155 K    0.91    0.22    0.00    0.01      224        0        0     70
  19    1     0.21   0.18   1.20    1.20      12 M     40 M    0.69    0.66    0.01    0.02     3752     3602       12     55
  20    0     0.08   1.63   0.05    1.00      61 K    896 K    0.93    0.59    0.00    0.00     8008       11        3     70
  21    1     0.04   0.05   0.84    1.20      23 M     31 M    0.23    0.25    0.06    0.07     2016     3190        3     54
  22    0     0.01   1.39   0.01    0.70      30 K    299 K    0.90    0.35    0.00    0.00     2856        3        1     70
  23    1     0.13   0.11   1.20    1.20      22 M     38 M    0.42    0.48    0.02    0.03     3752     2518       14     55
  24    0     0.02   1.11   0.02    0.86      47 K    479 K    0.90    0.50    0.00    0.00     6048        7        1     71
  25    1     0.12   0.11   1.09    1.20      26 M     35 M    0.27    0.35    0.02    0.03     1736     2806        1     54
  26    0     0.01   0.54   0.01    0.60      83 K    813 K    0.90    0.16    0.00    0.01      784        1        3     70
  27    1     0.05   0.04   1.20    1.20      42 M     51 M    0.16    0.26    0.08    0.10     1400     3681        0     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.72     901 K   8715 K    0.90    0.25    0.00    0.01    29456       44       28     61
 SKT    1     0.09   0.08   1.08    1.19     411 M    575 M    0.29    0.39    0.03    0.05    32256    45822      384     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.55    1.18     412 M    584 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.22 %

 C1 core residency: 7.60 %; C3 core residency: 0.28 %; C6 core residency: 45.90 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   52 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.20     216.45       8.94         273.40
 SKT   1    47.74    33.86     384.99      22.02         572.41
---------------------------------------------------------------------------------------------------------------
       *    48.22    34.06     601.44      30.95         571.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.01    0.60     130 K    765 K    0.83    0.09    0.00    0.02     2408        5        2     70
   1    1     0.10   0.08   1.20    1.20      35 M     44 M    0.21    0.31    0.04    0.04     2632     3536       19     55
   2    0     0.01   0.42   0.02    0.60     200 K   1773 K    0.89    0.08    0.00    0.02      448        1        0     69
   3    1     0.07   0.06   1.20    1.20      36 M     46 M    0.21    0.29    0.05    0.07     2352     3856       81     54
   4    0     0.01   0.42   0.02    0.60     190 K   1788 K    0.89    0.07    0.00    0.03      392        1        0     70
   5    1     0.07   0.06   1.20    1.20      37 M     48 M    0.23    0.30    0.05    0.07     3080     3278       46     54
   6    0     0.00   0.42   0.01    0.60     123 K   1216 K    0.90    0.08    0.00    0.03      504        1        0     69
   7    1     0.08   0.07   1.02    1.20      26 M     35 M    0.26    0.32    0.03    0.05     1680     2239      121     54
   8    0     0.00   0.35   0.00    0.60      25 K    290 K    0.91    0.14    0.00    0.02      784        0        1     68
   9    1     0.07   0.39   0.18    0.62    1723 K   3276 K    0.47    0.29    0.00    0.00       56      152        5     56
  10    0     0.01   1.54   0.01    0.70      26 K    262 K    0.90    0.34    0.00    0.00     2632        6        1     68
  11    1     0.10   0.08   1.20    1.20      37 M     46 M    0.19    0.29    0.04    0.05     2016     3194       17     53
  12    0     0.03   1.46   0.02    0.98      41 K    451 K    0.91    0.53    0.00    0.00     4368        7        0     70
  13    1     0.03   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.14    0.16     1400     3818        0     53
  14    0     0.03   1.47   0.02    0.96      44 K    432 K    0.90    0.53    0.00    0.00     4200        7        2     69
  15    1     0.04   0.03   1.20    1.20      45 M     53 M    0.15    0.20    0.12    0.15     1344     3683       27     53
  16    0     0.02   1.20   0.02    0.94      38 K    390 K    0.90    0.52    0.00    0.00     4760        6        1     70
  17    1     0.18   0.15   1.19    1.20      16 M     44 M    0.63    0.63    0.01    0.02     4088     3998        5     53
  18    0     0.03   1.45   0.02    0.99      40 K    455 K    0.91    0.53    0.00    0.00     5040        8        1     70
  19    1     0.18   0.15   1.19    1.20      17 M     47 M    0.64    0.64    0.01    0.03     4200     4203        6     55
  20    0     0.00   0.67   0.01    0.60      30 K    287 K    0.90    0.36    0.00    0.01      728        1        0     70
  21    1     0.06   0.07   0.91    1.20      24 M     32 M    0.24    0.28    0.04    0.05     2240     3099       25     54
  22    0     0.00   0.56   0.01    0.60      27 K    247 K    0.89    0.29    0.00    0.01      560        0        0     71
  23    1     0.14   0.11   1.20    1.20      20 M     37 M    0.47    0.53    0.01    0.03     3472     2697      123     54
  24    0     0.00   0.52   0.00    0.60      19 K    224 K    0.91    0.28    0.00    0.01      728        1        0     70
  25    1     0.09   0.09   1.01    1.20      25 M     33 M    0.25    0.34    0.03    0.04     1904     2595        1     54
  26    0     0.00   0.63   0.01    0.60      32 K    267 K    0.88    0.27    0.00    0.01     1344        2        0     70
  27    1     0.09   0.08   1.20    1.20      38 M     47 M    0.18    0.32    0.04    0.05     1400     3277        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.73     971 K   8854 K    0.89    0.26    0.00    0.01    28896       46        8     62
 SKT    1     0.09   0.09   1.08    1.19     408 M    575 M    0.29    0.40    0.03    0.04    31864    43625      477     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.10   0.55    1.18     409 M    584 M    0.30    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.26 %

 C1 core residency: 7.41 %; C3 core residency: 0.35 %; C6 core residency: 45.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.30 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.22     215.57       8.95         257.96
 SKT   1    48.15    33.43     385.57      22.02         570.11
---------------------------------------------------------------------------------------------------------------
       *    48.65    33.64     601.13      30.97         569.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.40   0.02    0.60     187 K   1335 K    0.86    0.12    0.00    0.02     4872       11        2     69
   1    1     0.06   0.05   1.20    1.20      37 M     47 M    0.20    0.29    0.06    0.08     3304     3807       64     54
   2    0     0.01   0.52   0.01    0.60     109 K    846 K    0.87    0.16    0.00    0.01      728        3        0     69
   3    1     0.10   0.08   1.20    1.20      33 M     42 M    0.22    0.32    0.03    0.04     1848     3099       21     54
   4    0     0.00   0.48   0.00    0.60      30 K    286 K    0.89    0.17    0.00    0.01      392        1        0     70
   5    1     0.08   0.07   1.20    1.20      37 M     46 M    0.20    0.28    0.05    0.06     1904     3308       43     54
   6    0     0.00   0.60   0.00    0.60      22 K    155 K    0.86    0.19    0.00    0.01     1120        1        0     69
   7    1     0.08   0.07   1.13    1.20      28 M     38 M    0.28    0.34    0.03    0.05     1736     2395      157     54
   8    0     0.00   0.33   0.00    0.60      14 K    145 K    0.90    0.11    0.00    0.02      280        1        0     68
   9    1     0.11   0.35   0.31    0.76    2695 K   4926 K    0.45    0.41    0.00    0.00      168      228       50     55
  10    0     0.00   0.30   0.00    0.60      11 K    144 K    0.92    0.18    0.00    0.02      616        1        0     68
  11    1     0.05   0.04   1.20    1.20      42 M     49 M    0.15    0.21    0.09    0.10     1008     3697       10     53
  12    0     0.00   0.35   0.00    0.60      11 K    148 K    0.92    0.22    0.00    0.01     1232        1        0     70
  13    1     0.03   0.02   1.20    1.20      44 M     52 M    0.15    0.19    0.15    0.18     2632     3795        0     53
  14    0     0.03   1.50   0.02    0.93      39 K    419 K    0.91    0.53    0.00    0.00     3976        7        0     69
  15    1     0.07   0.06   1.20    1.20      39 M     48 M    0.17    0.25    0.06    0.07     1960     3462       41     53
  16    0     0.05   1.44   0.03    1.04      46 K    625 K    0.93    0.57    0.00    0.00     6328       10        2     70
  17    1     0.14   0.12   1.19    1.20      17 M     41 M    0.57    0.60    0.01    0.03     4088     3573        9     54
  18    0     0.04   1.63   0.03    0.91      61 K    546 K    0.89    0.51    0.00    0.00     5208       10        2     70
  19    1     0.14   0.12   1.15    1.20      16 M     40 M    0.60    0.59    0.01    0.03     5096     3692        5     55
  20    0     0.00   0.68   0.01    0.60      37 K    281 K    0.87    0.33    0.00    0.01      952        1        0     70
  21    1     0.07   0.07   1.02    1.20      26 M     34 M    0.24    0.29    0.04    0.05     1680     3382       12     55
  22    0     0.00   0.66   0.01    0.60      28 K    244 K    0.88    0.32    0.00    0.01      728        1        0     70
  23    1     0.13   0.11   1.19    1.20      17 M     41 M    0.57    0.58    0.01    0.03     3752     3378       16     55
  24    0     0.01   0.43   0.02    0.60     199 K   1851 K    0.89    0.07    0.00    0.03      616        3        1     70
  25    1     0.09   0.08   1.09    1.20      27 M     36 M    0.25    0.33    0.03    0.04     2184     2746       31     55
  26    0     0.01   0.42   0.01    0.60     159 K   1566 K    0.90    0.07    0.00    0.03     1064        3        1     70
  27    1     0.06   0.05   1.20    1.20      40 M     48 M    0.17    0.27    0.07    0.08     1568     3572       64     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.73     959 K   8597 K    0.89    0.25    0.00    0.01    28112       54        8     61
 SKT    1     0.09   0.08   1.11    1.19     411 M    572 M    0.28    0.38    0.03    0.05    32928    44134      523     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.56    1.18     412 M    580 M    0.29    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.42 %

 C1 core residency: 6.09 %; C3 core residency: 0.30 %; C6 core residency: 46.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.17 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       11 G     11 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.51     0.23     215.76       8.91         242.92
 SKT   1    47.81    33.45     385.01      21.99         559.62
---------------------------------------------------------------------------------------------------------------
       *    48.32    33.68     600.77      30.89         559.15
