/*
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 *
 * Copyright 2014, ASUSTeK Inc.
 * All Rights Reserved.
 * 
 * THIS SOFTWARE IS OFFERED "AS IS", AND ASUS GRANTS NO WARRANTIES OF ANY
 * KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
 * SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
 *
 */

#include <linux/version.h>
#include <linux/phy.h>
#include <linux/time.h>
#include "../bled_defs.h"
#include "check.h"
#include "ra2882ethreg.h"
#include "raether.h"

//MT7628 platform


#define PHY_CONTROL_0 		0xC0   
#define PHY_CONTROL_1 		0xC4   
#define MDIO_PHY_CONTROL_0	(RALINK_ETH_SW_BASE + PHY_CONTROL_0)
#define MDIO_PHY_CONTROL_1 	(RALINK_ETH_SW_BASE + PHY_CONTROL_1)
#define enable_mdio(x)
/* copy from rt_mmap.h and raether.c */
#define REG_ESW_PORT_TGOCN_LOW_P0       0x4048
#define REG_ESW_PORT_TGOCN_HIGH_P0      0x404C
#define REG_ESW_PORT_RGOCN_LOW_P0       0x40A8
#define REG_ESW_PORT_RGOCN_HIGH_P0      0x40AC

 //#define RALINK_ETH_SW_BASE		0xB0110000


u32 __mii_mgr_read(u32 phy_addr, u32 phy_register, u32 *read_data)
{
	u32 volatile status = 0;
	u32 rc = 0;
	unsigned long volatile t_start = jiffies;
	u32 volatile data = 0;

	/* We enable mdio gpio purpose register, and disable it when exit. */
	enable_mdio(1);

	// make sure previous read operation is complete
	while (1) {
			// 0 : Read/write operation complete
		if(!( sysRegRead(MDIO_PHY_CONTROL_1) & (0x1 << 31))) 
		{
			break;
		}
		else if (time_after(jiffies, t_start + 5*HZ)) {
			enable_mdio(0);
			printk("\n MDIO Read operation is ongoing !!\n");
			return rc;
		}
	}

	data  = (0x01 << 16) | (0x02 << 18) | (phy_addr << 20) | (phy_register << 25);
	sysRegWrite(MDIO_PHY_CONTROL_1, data);
	data |= (1<<31);
	sysRegWrite(MDIO_PHY_CONTROL_1, data);
	//printk("\n Set Command [0x%08X] to PHY !!\n",MDIO_PHY_CONTROL_1);


	// make sure read operation is complete
	t_start = jiffies;
	while (1) {
		if (!(sysRegRead(MDIO_PHY_CONTROL_1) & (0x1 << 31))) {
			status = sysRegRead(MDIO_PHY_CONTROL_1);
			*read_data = (u32)(status & 0x0000FFFF);

			enable_mdio(0);
			return 1;
		}
		else if (time_after(jiffies, t_start+5*HZ)) {
			enable_mdio(0);
			printk("\n MDIO Read operation is ongoing and Time Out!!\n");
			return 0;
		}
	}
}

u32 __mii_mgr_write(u32 phy_addr, u32 phy_register, u32 write_data)
{
	unsigned long volatile t_start=jiffies;
	u32 volatile data;

	enable_mdio(1);

	// make sure previous write operation is complete
	while(1) {
		if (!(sysRegRead(MDIO_PHY_CONTROL_1) & (0x1 << 31))) 
		{
			break;
		}
		else if (time_after(jiffies, t_start + 5 * HZ)) {
			enable_mdio(0);
			printk("\n MDIO Write operation ongoing\n");
			return 0;
		}
	}

	data = (0x01 << 16)| (1<<18) | (phy_addr << 20) | (phy_register << 25) | write_data;
	sysRegWrite(MDIO_PHY_CONTROL_1, data);
	data |= (1<<31);
	sysRegWrite(MDIO_PHY_CONTROL_1, data); //start operation
	//printk("\n Set Command [0x%08X] to PHY !!\n",MDIO_PHY_CONTROL_1);

	t_start = jiffies;

	// make sure write operation is complete
	while (1) {
		if (!(sysRegRead(MDIO_PHY_CONTROL_1) & (0x1 << 31))) //0 : Read/write operation complete
		{
			enable_mdio(0);
			return 1;
		}
		else if (time_after(jiffies, t_start + 5 * HZ)) {
			enable_mdio(0);
			printk("\n MDIO Write operation Time Out\n");
			return 0;
		}
	}
}
u32 mii_mgr_read(u32 phy_addr, u32 phy_register, u32 *read_data)
{
        u32 low_word;
        u32 high_word;
#if defined (CONFIG_GE1_RGMII_FORCE_1000) || (CONFIG_GE1_TRGMII_FORCE_1200) || (CONFIG_P5_RGMII_TO_MT7530_MODE)
        u32 an_status = 0;
	if(phy_addr==31) 
	{
	        an_status = (*(unsigned long *)(ESW_PHY_POLLING) & (1<<31));
		if(an_status){
			*(unsigned long *)(ESW_PHY_POLLING) &= ~(1<<31);//(AN polling off)
		}
		//phase1: write page address phase
                if(__mii_mgr_write(phy_addr, 0x1f, ((phy_register >> 6) & 0x3FF))) {
                        //phase2: write address & read low word phase
                        if(__mii_mgr_read(phy_addr, (phy_register >> 2) & 0xF, &low_word)) {
                                //phase3: write address & read high word phase
                                if(__mii_mgr_read(phy_addr, (0x1 << 4), &high_word)) {
                                        *read_data = (high_word << 16) | (low_word & 0xFFFF);
					if(an_status){
						*(unsigned long *)(ESW_PHY_POLLING) |= (1<<31);//(AN polling on)
					}
					return 1;
                                }
                        }
                }
		if(an_status){
			*(unsigned long *)(ESW_PHY_POLLING) |= (1<<31);//(AN polling on)
		}
        } else 
#endif
	{
                if(__mii_mgr_read(phy_addr, phy_register, read_data)) {
                        return 1;
                }
        }

        return 0;
}

/**
 * Get TX/RX bytes from MT7628 embedded switch.
 * @port:
 * @rx:
 * @tx:
 */
static inline void get_port_stats(int port, unsigned long *rx, unsigned long *tx)
{
	//mii_mgr_read(31, (REG_ESW_PORT_RGOCN_LOW_P0 + port * 0x100), rx); //32bits
	//mii_mgr_read(31, (REG_ESW_PORT_TGOCN_LOW_P0 + port * 0x100), tx);  //32bits
	unsigned long txpacket = 0;
	unsigned long rxpacket = 0;		
	rxpacket = (unsigned long)(sysRegRead(RALINK_ETH_SW_BASE + 0xE0) & 0xFFFF0000);
	txpacket = (unsigned long)(sysRegRead(RALINK_ETH_SW_BASE + 0xE0) & 0x0000FFFF);	

	*rx = rxpacket;
	*tx = txpacket;

	//printk("===== PPC = %x, rxpacket = %x, txpacket = %x\n", sysRegRead(RALINK_ETH_SW_BASE + 0xE0), rxpacket, txpacket);		

}

/**
 * Evaluate TX/RX bytes of switch ports.
 * @bp:
 * @return:
 * 	< 0:			always turn on LED
 *  >= NR_BLED_INTERVAL_SET:	always turn on LED
 *  otherwise:			blink LED in accordance with bp->intervals[RETURN_VALUE]
 */
unsigned int swports_check_traffic(struct bled_priv *bp)
{
	int p, c;
	unsigned int b = 0, m;
	unsigned long d, diff, rx_bytes, tx_bytes;
	struct swport_bled_ifstat *ifs;
	struct swport_bled_priv *sp = bp->check_priv;

	m = sp->port_mask;
	for (p = 0, c = 0, diff = 0, ifs = &sp->portstat[0]; m > 0; ++p, ++ifs, m >>= 1) {
		if (!(m & 1))
			continue;

		get_port_stats(p, &rx_bytes, &tx_bytes);
		if (unlikely(!ifs->last_rx_bytes && !ifs->last_tx_bytes)) {
			ifs->last_rx_bytes = rx_bytes;
			ifs->last_tx_bytes = tx_bytes;
			continue;
		}

		d = bdiff(ifs->last_rx_bytes, rx_bytes) + bdiff(ifs->last_tx_bytes, tx_bytes);
		diff += d;
		if (unlikely(bp->flags & BLED_FLAGS_DBG_CHECK_FUNC)) {
			prn_bl_v("GPIO#%d: port %2d, d %10lu (RX %10lu,%10lu / TX %10lu,%10lu)\n",
				bp->gpio_nr[0], p, d, ifs->last_rx_bytes, rx_bytes,
				ifs->last_tx_bytes, tx_bytes);
		}

		ifs->last_rx_bytes = rx_bytes;
		ifs->last_tx_bytes = tx_bytes;
		c++;
	}

	if (likely(diff >= bp->threshold))
		b = 1;
	if (unlikely(!c))
		bp->next_check_interval = BLED_WAIT_IF_INTERVAL;

	return b;
}

/**
 * Reset statistics information.
 * @bp:
 * @return:
 */
int swports_reset_check_traffic(struct bled_priv *bp)
{
	int p;
	unsigned int m;
	unsigned long rx_bytes, tx_bytes;
	struct swport_bled_ifstat *ifs;
	struct swport_bled_priv *sp = bp->check_priv;

	m = sp->port_mask;
	for (p = 0, ifs = &sp->portstat[0]; m > 0; ++p, ++ifs, m >>= 1) {
		ifs->last_rx_bytes = 0;
		ifs->last_tx_bytes = 0;
		if (!(m & 1))
			continue;

		get_port_stats(p, &rx_bytes, &tx_bytes);
		ifs->last_rx_bytes = rx_bytes;
		ifs->last_tx_bytes = tx_bytes;
	}

	return 0;
}

/**
 * Print private data of switch LED.
 * @bp:
 * @return:	length of printed bytes.
 */
void swports_led_printer(struct bled_priv *bp, struct seq_file *m)
{
	int p;
	unsigned int mask;
	struct swport_bled_priv *sp;
	struct swport_bled_ifstat *ifs;

	if (!bp || !m)
		return;

	sp = (struct swport_bled_priv*) bp->check_priv;
	if (unlikely(!sp))
		return;

	mask = sp->port_mask;
	seq_printf(m, TFMT "%d\n", "Number of ports", sp->nr_port);
	for (p = 0, ifs = &sp->portstat[0]; mask > 0; ++p, ++ifs, mask >>= 1) {
		if (!(mask & 1))
			continue;
		seq_printf(m, TFMT "port %2d | %10lu / %10lu Bytes\n",
			"Port | RX/TX bytes", p, ifs->last_rx_bytes, ifs->last_tx_bytes);
	}

	return;
}
