Drill report for C:/Users/juan carlos sierra/Documents/GitHub/J_SIERRA_NEW_PCB/3_Power_Amplifier/3_Power_Amplifier/3_Power_Amplifier.kicad_pcb
Created on 10/05/17 14:11:23

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'C:3_Power_Amplifier.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (396 holes)
    T2  0.50mm  0.020"  (32 holes)
    T3  1.00mm  0.039"  (16 holes)
    T4  1.50mm  0.059"  (1 hole)
    T5  1.70mm  0.067"  (4 holes)
    T6  1.80mm  0.071"  (10 holes)
    T7  3.00mm  0.118"  (8 holes)
    T8  3.20mm  0.126"  (4 holes)

    Total plated holes count 471


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
