// Seed: 2762685638
module module_0 ();
  wire id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_10 = {1 - 1, 1'h0} - id_7;
  id_11 :
  assert property (@(posedge 1 + id_7) 1'b0)
  else $display(id_4, id_2);
  assign id_9[1] = id_7 ? $display(1, 1, 1) : 1;
  assign id_8 = id_4;
  module_0();
  assign id_10 = 1;
endmodule
