m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vAddress_decoder
!s110 1704450287
!i10b 1
!s100 [9dQE1QFa84^1cc?fbbXK0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IU<k];]6CV<RemeZT_jRk]1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle
w1704450272
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/addressdecode.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/addressdecode.v
!i122 2643
L0 1 26
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1704450287.000000
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/addressdecode.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/addressdecode.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@address_decoder
valu
Z6 !s110 1704450290
!i10b 1
!s100 zIUKe7Dk00WXd<VD36lj53
R0
I4WBNZ^I31LL?D^<l^c55e2
R1
R2
w1704225081
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALU.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALU.v
!i122 2653
L0 1 47
R3
r1
!s85 0
31
Z7 !s108 1704450289.000000
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALU.v|
!i113 1
R4
R5
valu_control
R6
!i10b 1
!s100 jdEW4GK=8ZOCR3MCO1JTi0
R0
InVKaL`gCgWP_@mNjZIZgX1
R1
R2
w1704220925
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALUControlUnit.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALUControlUnit.v
!i122 2654
L0 1 66
R3
r1
!s85 0
31
Z8 !s108 1704450290.000000
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALUControlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALUControlUnit.v|
!i113 1
R4
R5
vbaudrate
Z9 !s110 1704450288
!i10b 1
!s100 :LIPE4g;J@0lZmHASf@GP0
R0
IXYbboK48oZX?mJFfeRkYj3
R1
R2
w1704391122
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/baudrate.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/baudrate.v
!i122 2644
L0 4 32
R3
r1
!s85 0
31
Z10 !s108 1704450288.000000
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/baudrate.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/baudrate.v|
!i113 1
R4
R5
vcontrol_unit
R6
!i10b 1
!s100 K[`zW[E9G`R50d?KBaX:e3
R0
I39RVe]znXIaT9OK7^k^7J3
R1
R2
w1704220941
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ControlUnit.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ControlUnit.v
!i122 2655
L0 1 84
R3
r1
!s85 0
31
R8
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ControlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ControlUnit.v|
!i113 1
R4
R5
vcpu
R6
!i10b 1
!s100 RG4O:eJk_YdmI`Ce>9T0J3
R0
Id^jMVfICoN2?4i?TADclc2
R1
R2
w1704425248
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/CPU.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/CPU.v
!i122 2656
Z11 L0 1 68
R3
r1
!s85 0
31
R8
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/CPU.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/CPU.v|
!i113 1
R4
R5
vcpu_tb
Z12 !s110 1704450289
!i10b 1
!s100 P@eMPIYM7]SdYT3:372]h0
R0
IYeTNMU5D3S7PT<idS63Ph1
R1
R2
w1704394062
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/tb/CPU_tb.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/tb/CPU_tb.v
!i122 2652
L0 1 36
R3
r1
!s85 0
31
R7
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/tb/CPU_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/tb/CPU_tb.v|
!i113 1
R4
R5
vcpuu
!s110 1704424791
!i10b 1
!s100 gXYO[TKiCICoBC>gV69i<3
R0
IEd_4FnZ;=EfbS[S=4mh=02
R1
R2
w1704424768
8E:\EMBEDDEDELECTRONICS\Single-Cycle-RISC-V-Processor-main\Single-Cycle-RISC-V-Processor-main\RISC-V Single Cycle\rtl\CPU.v
FE:\EMBEDDEDELECTRONICS\Single-Cycle-RISC-V-Processor-main\Single-Cycle-RISC-V-Processor-main\RISC-V Single Cycle\rtl\CPU.v
!i122 2551
R11
R3
r1
!s85 0
31
!s108 1704424790.000000
!s107 E:\EMBEDDEDELECTRONICS\Single-Cycle-RISC-V-Processor-main\Single-Cycle-RISC-V-Processor-main\RISC-V Single Cycle\rtl\CPU.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:\EMBEDDEDELECTRONICS\Single-Cycle-RISC-V-Processor-main\Single-Cycle-RISC-V-Processor-main\RISC-V Single Cycle\rtl\CPU.v|
!i113 1
R4
R5
vData_mem
Z13 !s110 1704163090
!i10b 1
!s100 8B^>ZBCHz<=JVBeSiOXGJ2
R0
I@0;>k4OElbV:7ahK7To:[0
R1
R2
Z14 w1704162603
Z15 8C:/Users/PMLS/OneDrive/Documents/Memory_IO.v
Z16 FC:/Users/PMLS/OneDrive/Documents/Memory_IO.v
!i122 264
L0 43 17
R3
r1
!s85 0
31
Z17 !s108 1704163090.000000
Z18 !s107 mux2_1.v|C:/Users/PMLS/OneDrive/Documents/Memory_IO.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/PMLS/OneDrive/Documents/Memory_IO.v|
!i113 1
R4
R5
n@data_mem
vdata_memory
R6
!i10b 1
!s100 DC5ahn3bo9d<a19=NNdzN3
R0
IFc8VeKR9oL73lRUFC2:Ah2
R1
R2
w1704405711
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/DataMemory.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/DataMemory.v
!i122 2657
L0 1 39
R3
r1
!s85 0
31
R8
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/DataMemory.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/DataMemory.v|
!i113 1
R4
R5
vimm_gen
R6
!i10b 1
!s100 czYU_3:633KlAL2W`BNj^1
R0
IU@T4Y^zOSUAKciom4NS^C0
R1
R2
Z20 w1704155849
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ImmGen.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ImmGen.v
!i122 2658
L0 2 43
R3
r1
!s85 0
31
R8
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ImmGen.v|
!i113 1
R4
R5
vinstr_mem
Z21 !s110 1704450291
!i10b 1
!s100 J:TnL@R:@<1z2Gn9YEZjT3
R0
IVTXl3klREc`XWCoE]aS0l0
R1
R2
w1704221345
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/InstructionMemory.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/InstructionMemory.v
!i122 2659
Z22 L0 1 48
R3
r1
!s85 0
31
Z23 !s108 1704450291.000000
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/InstructionMemory.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/InstructionMemory.v|
!i113 1
R4
R5
vIO
R13
!i10b 1
!s100 =izM6;K9^nH7nn3dAbFQk2
R0
IJ:Pa0^[Mjm=Ho[8`=oA0]0
R1
R2
R14
R15
R16
!i122 264
L0 62 15
R3
r1
!s85 0
31
R17
R18
R19
!i113 1
R4
R5
n@i@o
vio
!s110 1704205986
!i10b 1
!s100 BZLDleK]d8dnomMi^_l<?2
R0
IJ@9BaK>^UMn]3LdNUWazl2
R1
R2
w1704156653
Z24 8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/MemoryMapped.v
Z25 FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/MemoryMapped.v
!i122 330
Z26 L0 1 37
R3
r1
!s85 0
31
!s108 1704205986.000000
Z27 !s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/MemoryMapped.v|
Z28 !s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/MemoryMapped.v|
!i113 1
R4
R5
vmem
R9
!i10b 1
!s100 zjDhgfC1Ve`?Y2b8WI68o1
R0
I]T4hgHTfSFGClcN5Pg^Qe0
R1
R2
w1704215885
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/DM.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/DM.v
!i122 2645
L0 1 27
R3
r1
!s85 0
31
R10
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/DM.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/DM.v|
!i113 1
R4
R5
vMemory_IO
R21
!i10b 1
!s100 b0mC_R;1iPdlLRFZ0@d7U0
R0
Il37^>5Q=aD?gPFT7J=2T[3
R1
R2
w1704216651
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/IO.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/IO.v
!i122 2662
L0 1 24
R3
r1
!s85 0
31
R23
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/IO.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/IO.v|
!i113 1
R4
R5
n@memory_@i@o
vmemorymapped
R9
!i10b 1
!s100 0BDz49H9OaFQK^gZhN0L@3
R0
I^<DP0U4I[jkNiSU8VJ8B?3
R1
R2
w1704398571
R24
R25
!i122 2646
L0 1 64
R3
r1
!s85 0
31
R10
R27
R28
!i113 1
R4
R5
vmemorymappedtb
R21
!i10b 1
!s100 oi08A]C[R;zC8HzVU`ED72
R0
IMFEc`ALRiQlg9XUJQh?Q=1
R1
R2
w1704387617
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/Memorymappedtb.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/Memorymappedtb.v
!i122 2663
L0 3 29
R3
r1
!s85 0
31
R23
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/Memorymappedtb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/Memorymappedtb.v|
!i113 1
R4
R5
vmux2_1
R9
!i10b 1
!s100 Ij?iDYN:m@f:3;H^3Q@fF0
R0
IM4ZGZP0`GI?K]?adzYz_D1
R1
R2
w1704216487
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/mux2_1.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/mux2_1.v
!i122 2647
L0 1 6
R3
r1
!s85 0
31
R10
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/mux2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/mux2_1.v|
!i113 1
R4
R5
vpc
R21
!i10b 1
!s100 4Eh4FGf`l5K=W?8:NIDI>2
R0
IY1fPkgnGUTECII`:l0o^[2
R1
R2
R20
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ProgramCounter.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ProgramCounter.v
!i122 2660
L0 1 18
R3
r1
!s85 0
31
R23
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ProgramCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ProgramCounter.v|
!i113 1
R4
R5
vreceiver
R9
!i10b 1
!s100 `6f^5dQT19gfMREDSZOg<0
R0
IB54aOTiQSWAfM^_dS]z5>1
R1
R2
w1704391126
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/receiver.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/receiver.v
!i122 2648
L0 1 71
R3
r1
!s85 0
31
R10
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/receiver.v|
!i113 1
R4
R5
vregister_file
R21
!i10b 1
!s100 b?2OZm<EdX11Hge83zjJi0
R0
IkBEkXeJlcOV6TXNa7VMR41
R1
R2
w1704221660
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/RegisterFile.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/RegisterFile.v
!i122 2661
R22
R3
r1
!s85 0
31
R23
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/RegisterFile.v|
!i113 1
R4
R5
vtestbench
R13
!i10b 1
!s100 3HBMmLSgazBW0CNV>]BE:2
R0
IF>Nje>c;LeWad1EQA1?P>3
R1
R2
R14
R15
R16
!i122 264
L0 93 38
R3
r1
!s85 0
31
R17
R18
R19
!i113 1
R4
R5
vtransmitter
R12
!i10b 1
!s100 Y7:l:EkJ4LL14A>h^2;eK2
R0
IbBKL>i89F@CkGBA1EVX7I3
R1
R2
w1704391124
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/transmitter.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/transmitter.v
!i122 2649
L0 1 61
R3
r1
!s85 0
31
R7
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/transmitter.v|
!i113 1
R4
R5
vuart
R12
!i10b 1
!s100 IJAh<L;A@eLk:3D[iUQT53
R0
IMH>IAICbI1B:SlN]<cf6;2
R1
R2
w1704406796
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/UART.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/UART.v
!i122 2650
R26
R3
r1
!s85 0
31
R7
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/UART.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/UART.v|
!i113 1
R4
R5
vuart_TB
R12
!i10b 1
!s100 WZZJ8B@W5ZY`lY:C6N9a>1
R0
IElNVSITeK4N1PAFT06lXJ1
R1
R2
w1704390028
8E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v
FE:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v
!i122 2651
L0 1 52
R3
r1
!s85 0
31
R7
!s107 E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v|
!i113 1
R4
R5
nuart_@t@b
