<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classgr_1_1limesdr__fpga_1_1sink__fpga.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">gr::limesdr_fpga::sink_fpga Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#aade1722dc35cd9dd0c6ad66fc08094a7">calibrate</a>(double bandw, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">make</a>(std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ada66db23db758aeb7ea4a42cb5491328">read_gpio</a>()=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79fbe05e44f7b784891caaabc0801f82">set_antenna</a>(int antenna, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a1ec91b7945d1eb75210d6f8e00012d12">set_bandwidth</a>(double analog_bandw, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a047492a83a7070f3a247f0d8c9d26e39">set_buffer_size</a>(uint32_t size)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a99ecd8d500e755d77d98a2006e2bc8ee">set_center_freq</a>(double freq, size_t chan=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a66db89a5b359c359dc9951012d69ed7a">set_digital_filter</a>(double digital_bandw, int channel)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4e8b1667ff902b5883a73467dade77fb">set_gain</a>(unsigned gain_dB, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab029fb0b30a34b12d5efef98597f615e">set_gpio_dir</a>(uint8_t dir)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ad198f9150b40eccd48251672001af63e">set_nco</a>(float nco_freq, int channel)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79ab082f07e516a4b4dca8424833ef46">set_oversampling</a>(int oversample)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab8f95b452587522b4451b620c171844b">set_sample_rate</a>(double rate)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a76b975df9e62a95cd34cf8ebb7451bfd">set_tcxo_dac</a>(uint16_t dacVal=125)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">sptr</a> typedef</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4efd755f6efe793a5600a35a292e8d55">write_gpio</a>(uint8_t out)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a627b4d295ae063099cbcf6b804d03d84">write_lms_reg</a>(uint32_t address, uint16_t val)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
