
*** Running vivado
    with args -log zusys_s02_mmu_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_s02_mmu_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source zusys_s02_mmu_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TE0820/ip_repo/WHL_PWM_Core_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TE0820/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zusys_s02_mmu_0, cache-ID = 8f0dd5923086da46.
INFO: [Common 17-206] Exiting Vivado at Fri Mar  6 18:44:04 2020...
