# This file was automatically generated by tecsgen.
# Move Makefile.temp upper directory like below before editing.
#  % mv Makefile.temp Makefile
# 
# "make clean" deletes $(GEN_DIR)/Makefile.* by default.
#
# This file is generated suitable for GNU make and a target on POSIX environemnt using gcc.
# You might have to adjust vpath, CFLAGS, OTHER_OBJS, etc.
# For other target you have to modify this file.

# var #_MVAR_#
# fixed variable (unchangeable by config or plugin)
TARGET_BASE = sample1
BASE_DIR = .
GEN_DIR = $(BASE_DIR)/./gen
INCLUDES = -I $(BASE_DIR)/. -I $(BASE_DIR)/. -I $(BASE_DIR)/../include -I $(BASE_DIR)/../target/gr_peach_gcc -I $(BASE_DIR)/../arch/arm_gcc/rza1 -I $(BASE_DIR)/../arch/arm_gcc/common -I $(BASE_DIR)/../arch/gcc -I $(BASE_DIR)/../mbed -I $(BASE_DIR)/../mbed/cmsis -I $(BASE_DIR)/../mbed/cmsis/TARGET_CORTEX_A -I $(BASE_DIR)/../mbed/hal -I $(BASE_DIR)/../mbed/platform -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iobitmasks -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iodefines -I $(BASE_DIR)/../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/common -I $(BASE_DIR)/../mbed/rtos/TARGET_CORTEX -I $(BASE_DIR)/.. -I $(BASE_DIR)/../sample -I $(BASE_DIR)/./gen -I $(BASE_DIR)/../tecs_kernel -I $(BASE_DIR)/../../musl-1.1.18/include -I $(TECSPATH) -I $(TECSPATH)/mruby -I $(TECSPATH)/posix -I $(TECSPATH)/rpc -I $(TECSPATH)/TECSInfo -I $(TECSPATH)/TLSFMalloc -I $(GEN_DIR)
DEFINES =

# end of fixed variable (unchangeable by config or plugin)
#default C Compiler
CC = gcc

#default C Compiler options
CFLAGS = $(INCLUDES) $(DEFINES) -D  "Inline=static inline"

#default Liknker
LD = gcc

#default Liknker Options
LDFLAGS = 

#default source directory
SRC_DIR = $(BASE_DIR)/src

#default target name
TARGET = $(TARGET_BASE).exe

#default TECS generator
TECSGEN = tecsgen

#Time Stamp
TIMESTAMP = $(GEN_DIR)/tecsgen.timestamp

#default relocatable object (.o) directory
_TECS_OBJ_DIR = $(GEN_DIR)/



# Pre-tecsgen target
PRE_TECSGEN_TARGET =

# Post-tecsgen target
POST_TECSGEN_TARGET =

# vpath for C sources and headers
vpath %.c $(SRC_DIR) $(GEN_DIR)  ../include ../target/gr_peach_gcc ../arch/arm_gcc/rza1 ../arch/arm_gcc/common ../arch/gcc ../mbed ../mbed/cmsis ../mbed/cmsis/TARGET_CORTEX_A ../mbed/hal ../mbed/platform ../mbed/targets/TARGET_RENESAS ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iobitmasks ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iodefines ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/common ../mbed/rtos/TARGET_CORTEX .. ../sample ./gen ../tecs_kernel ../../musl-1.1.18/include $(TECSPATH) $(TECSPATH)/mruby $(TECSPATH)/posix $(TECSPATH)/rpc $(TECSPATH)/TECSInfo $(TECSPATH)/TLSFMalloc
vpath %.h $(SRC_DIR) $(GEN_DIR)  ../include ../target/gr_peach_gcc ../arch/arm_gcc/rza1 ../arch/arm_gcc/common ../arch/gcc ../mbed ../mbed/cmsis ../mbed/cmsis/TARGET_CORTEX_A ../mbed/hal ../mbed/platform ../mbed/targets/TARGET_RENESAS ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iobitmasks ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iodefines ../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/common ../mbed/rtos/TARGET_CORTEX .. ../sample ./gen ../tecs_kernel ../../musl-1.1.18/include $(TECSPATH) $(TECSPATH)/mruby $(TECSPATH)/posix $(TECSPATH)/rpc $(TECSPATH)/TECSInfo $(TECSPATH)/TLSFMalloc

# Other objects (out of tecsgen)
OTHER_OBJS =                      # Add objects out of tecs care.
# OTHER_OBJS = $(_TECS_OBJ_DIR)vasyslog.o
# Rule #_MRUL_#
allall: tecs
	make all     # in order to include generated Makefile.tecsgen & Makefile.depend

all : $(TARGET)


# include dependcy #_MDEP_#
-include $(GEN_DIR)/Makefile.tecsgen
-include $(GEN_DIR)/Makefile.depend

$(TARGET) : $(TIMESTAMP) $(CELLTYPE_COBJS) $(TECSGEN_COBJS) $(PLUGIN_COBJS) $(OTHER_OBJS)
	$(LD) -o $(TARGET) $(TECSGEN_COBJS) $(CELLTYPE_COBJS) $(PLUGIN_COBJS) $(OTHER_OBJS) $(LDFLAGS)

clean :
	rm -f $(CELLTYPE_COBJS) $(TECSGEN_COBJS) $(PLUGIN_COBJS) $(OTHER_OBJS) $(TARGET)  $(TIMESTAMP)
	rm -rf $(GEN_DIR)

tecs : $(PRE_TECSGEN_TARGET) $(TIMESTAMP) $(POST_TECSGEN_TARGET)

$(TIMESTAMP) : $(TECS_IMPORTS)
	$(TECSGEN)  ../sample/sample1.cdl -R -I. -I../include -I../target/gr_peach_gcc -I../arch/arm_gcc/rza1 -I../arch/arm_gcc/common -I../arch/gcc -I../mbed -I../mbed/cmsis -I../mbed/cmsis/TARGET_CORTEX_A -I../mbed/hal -I../mbed/platform -I../mbed/targets/TARGET_RENESAS -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iobitmasks -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iodefines -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/common -I../mbed/rtos/TARGET_CORTEX -I.. -I../sample -I./gen -I../tecs_kernel -I../../musl-1.1.18/include --cpp  arm-none-eabi-gcc  -DUSE_ARM_FPU -DTOPPERS_EXECUTE_ON_ROM -D__TARGET_ARCH_ARM=7 -DARM_MATH_CA9 -DDEVICE_ANALOGIN=1 -DDEVICE_CAN=1 -DDEVICE_EMAC=1 -DDEVICE_ETHERNET=1 -DDEVICE_FLASH=1 -DDEVICE_I2C=1 -DDEVICE_I2CSLAVE=1 -DDEVICE_I2C_ASYNCH=1 -DDEVICE_INTERRUPTIN=1 -DDEVICE_LPTICKER=1 -DDEVICE_PORTIN=1 -DDEVICE_PORTINOUT=1 -DDEVICE_PORTOUT=1 -DDEVICE_PWMOUT=1 -DDEVICE_RTC=1 -DDEVICE_SEMIHOST=1 -DDEVICE_SERIAL=1 -DDEVICE_SERIAL_ASYNCH=1 -DDEVICE_SERIAL_FC=1 -DDEVICE_SLEEP=1 -DDEVICE_SPI=1 -DDEVICE_SPISLAVE=1 -DDEVICE_SPI_ASYNCH=1 -DDEVICE_STDIO_MESSAGES=1 -DDEVICE_USTICKER=1 -DMBED_BUILD_TIMESTAMP=1550103323.92 -DTARGET_A9 -DTARGET_CORTEX -DTARGET_CORTEX_A -DTARGET_FF_ARDUINO -DTARGET_LIKE_CORTEX_A9 -DTARGET_LIKE_MBED -DTARGET_MBRZA1H -DTARGET_RELEASE -DTARGET_RENESAS -DTARGET_RZA1H -DTARGET_RZ_A1H -DTARGET_RZ_A1XX -DTARGET_RZ_A1_EMAC -DTOOLCHAIN_GCC -DTOOLCHAIN_GCC_ARM -DTOOLCHAIN_object -D__CMSIS_RTOS -D__CORTEX_A9 -D__EVAL -D__FPU_PRESENT=1 -D__MBED_CMSIS_RTOS_CA9 -D__MBED__=1 -DIRQ_GIC_LINE_COUNT=587   -I. -I../include  -I../target/gr_peach_gcc -I../arch/arm_gcc/rza1 -I../arch/arm_gcc/common -I../arch/gcc -I../mbed -I../mbed/cmsis -I../mbed/cmsis/TARGET_CORTEX_A -I../mbed/hal -I../mbed/platform -I../mbed/targets/TARGET_RENESAS -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iobitmasks -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iodefines -I../mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/common -I../mbed/rtos/TARGET_CORTEX -I.. -I../sample -I./gen -I../tecs_kernel -I../../musl-1.1.18/include  -D TECSGEN -E -g ./gen

#####  TECSFlow targets  #####
tecsflow : $(GEN_DIR)/tecsgen.rbdmp tcflow
	tecsflow -g $(GEN_DIR)

tecsflow_u : $(GEN_DIR)/tecsgen.rbdmp tcflow
	tecsflow -g $(GEN_DIR) -U

$(GEN_DIR)/tecsgen.rbdmp : tecs

tcflow : tecs
	make tcflow_exec

tcflow_exec : $(GEN_DIR)/tcflow.rbdmp
$(GEN_DIR)/tcflow.rbdmp : $(CELLTYPE_SRCS) $(PLUGIN_CELLTYPE_SRCS)
	tcflow -g $(GEN_DIR) -c '$(CC) -E -DTECSFLOW -DTECSGEN $(CFLAGS) -I ./' $^
#####  end TECSFlow targets  #####

# generic target for objs
$(_TECS_OBJ_DIR)%.o : %.c
	$(CC) -c $(CFLAGS) -o $@ $<

$(_TECS_OBJ_DIR)tTask.o : tTask.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tSemaphore.o : tSemaphore.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tInitializeRoutine.o : tInitializeRoutine.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tTerminateRoutine.o : tTerminateRoutine.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tSerialPortMain.o : tSerialPortMain.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tSerialAdapter.o : tSerialAdapter.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tSysLog.o : tSysLog.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tSysLogAdapter.o : tSysLogAdapter.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tLogTaskMain.o : tLogTaskMain.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tBannerMain.o : tBannerMain.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tPutLogSIOPort.o : tPutLogSIOPort.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tMbedSerial.o : tMbedSerial.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
$(_TECS_OBJ_DIR)tSIOPortGRPeachMain.o : tSIOPortGRPeachMain.c
	$(CC) -c $(CFLAGS) -o $@ $<
 
