[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CoreExe|CoreExe>io_Id_ExeReady",
    "sources":[
      "~CoreExe|CoreExe>io_Mem_MemReady"
    ]
  }
]