# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../hdl/designs/tconvert.sv" \
"../../../../lab3_0.srcs/sim_1/new/tconvert_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
