// Seed: 1658339836
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  input id_1;
  assign id_3 = id_3;
  always @(posedge 1) begin
    if (id_3) id_3 = 1;
    else id_2 <= 1;
  end
  logic id_3;
  assign id_3 = id_3;
  logic id_4;
  logic id_5 = id_1[1];
  assign id_5 = 1;
  logic id_6;
endmodule
