# Learning RISC-V

This project contains small programs to help me learn [RISC-V](https://riscv.org/).

## Useful links

- [RISC-V Linux syscall table](https://jborza.com/post/2021-05-11-riscv-linux-syscalls/)
- [RISC-V Assembler: Arithmetic](https://projectf.io/posts/riscv-arithmetic/)
- [RISC-V Add Immediate](https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#addi)
- [RISC-V Load Immediate](https://quantaly.github.io/riscv-li/)
- [RISC-V Register Definitions](https://msyksphinz-self.github.io/riscv-isadoc/html/regs.html). Also [here](https://en.wikichip.org/wiki/risc-v/registers)
- [What is the advantage of an x0 register?](https://www.reddit.com/r/RISCV/comments/qnacg2/what_is_the_advantage_of_an_x0_register/)
- [List of standard RISC-V pseudoinstructions](https://github.com/riscv-non-isa/riscv-asm-manual/blob/main/riscv-asm.md#-a-listing-of-standard-risc-v-pseudoinstructions)
- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [RISC-V ISA Specifications (Volume 1, Unprivileged Specification and Volume 2, Privileged Specification)](https://riscv.org/technical/specifications/)
- [RISC-V ISA Manuals to HTML](https://five-embeddev.com/updates/2023/07/31/html-docs/)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv-non-isa/riscv-asm-manual/blob/main/riscv-asm.md)
- [Linux kernel system calls for all architectures](https://gpages.juszkiewicz.com.pl/syscalls-table/syscalls.html)
- [Five EmbedDev: An Embedded RISC-V Blog](https://five-embeddev.com/)
- [RiscV - Esercizi Base](https://chrisquack.medium.com/riscv-esercizi-base-a37c1830734a)
- [Processor Design #2: Introduction to RISC-V](https://www.linkedin.com/pulse/processor-design-2-introduction-risc-v-simon-southwell/)
- [RISC-V Reference (PDF)](https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf)
- [RISC-V Online Assembler](https://riscvasm.lucasteske.dev/)
