
<html><head><title>Elaborating</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864915" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Elaborating" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864915" />
<meta name="NextFile" content="Simulating.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="Compiling.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Elaborating" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />
<script type="text/javascript" src="styles/shCore1.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shCore.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushCpp.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushJava.js">/*<![CDATA[*//*]]>*/</script><link rel="stylesheet" href="styles/shCoreDefault.css" type="text/css" /><script type="text/javascript">/*<![CDATA[*/
SyntaxHighlighter.all();
/*]]>*/</script>
        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="Compiling.html" title="Compiling">Compiling</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Simulating.html" title="Simulating">Simulating</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">14</div>
<h1 style="margin: 4px 0 4px;"><span>Elaborating</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="Elaborating-1031356"></span></p>

<p>Before you can simulate your design, you must elaborate the design hierarchy. The <code>xmelab</code>&#160;command runs a language-independent elaborator which does the following:</p>
<ul><li>Handles imported netlists such as Spectre and SPICE netlists</li></ul><ul><li>Constructs a design hierarchy based on the instantiation and configuration information in the design</li></ul><ul><li>Establishes signal connectivity</li></ul><ul><li>Computes initial values for all objects in the design</li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p><code>xrun</code> runs<code>&#160;xmelab&#160;</code>automatically during the elaboration phase.</p>
</div>
</div>

<p><span style="color: rgb(51,51,51);">The elaborator stores snapshots of your design hierarchy in the library database file along with other intermediate objects from compilation and elaboration. The simulator uses these snapshots during simulation. See also</span><a href="#Elaborating-1045530">&#160;Illustrating the xmelab Process</a><span style="color: rgb(51,51,51);">.</span></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The elaborator supports the occurrence-based binding feature of the Cadence&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../cdshiereditor/cdshiereditorTOC.html">hierarchy editor</a>.</span>&#160;For more information, see&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../cdshiereditor/chap3.html#AboutOccurrences">&quot;Defining Rules at the Occurrence Level&quot;</a>&#160;</span>in the<span style="color: rgb(0,0,255);">&#160;<a class="message-url" href="../cdshiereditor/cdshiereditorTOC.html">Cadence Hierarchy Editor User Guide</a>.</span></p>
</div>
</div>

<p><br />See the following related topics:</p>
<ul><li><a href="#Elaborating-1031415"> Specifying the xmelab Command </a></li></ul><ul><li><a href="#Elaborating-1034920"> Using hdl.var Variables with xmelab </a></li></ul><ul><li><a href="#Elaborating-1039791"> Using the Simulation Front End (SFE) Parser </a></li></ul><ul><li><a href="#Elaborating-1047632"> Binding during Elaboration </a></li></ul><ul><li><a href="#Elaborating-1033476"> Enabling Read, Write, or Connectivity Access to Digital Simulation Objects </a></li></ul><ul><li><a href="#Elaborating-1033550"> Selecting a Delay Mode </a></li></ul><ul><li><a href="#Elaborating-1031422"> Setting Pulse Controls</a></li><li><a href="#Elaborating-Incremental_Elaboration_Feature">Using the Incremental Elaboration Feature</a></li></ul><h2 id="Elaborating-IllustratingthexmelabProcess1045530">Illustrating the xmelab Process<span class="confluence-anchor-link" id="Elaborating-1045530"></span></h2>

<p>The following figure illustrates the<code> xmelab </code>process.</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305236052/305236060.png" data-linked-resource-container-id="305236052" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap7.17.1.1.png" data-linked-resource-id="305236060" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305236052/305236060.png" width="640px" /></span></p>
<h2 id="Elaborating-SpecifyingthexmelabCommandncelabcommandsyntax1031415">Specifying the xmelab Command<span class="confluence-anchor-link" id="Elaborating-ncelabcommandsyntax"></span><span class="confluence-anchor-link" id="Elaborating-1031415"></span></h2>

<p><span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../ElaboratorOptions/elab_opts.html">xmelab</a>&#160;</span>[<code> options </code>] [<code> Lib </code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>.</strong></span>]<code> Cell </code>[<span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>:</strong></span><code> View </code>] { [<code> Lib </code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>.</strong></span>]<code> Cell </code>[<span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>:</strong></span><code> View </code>] }</p>

<p>See also</p>
<ul><li><a href="#Elaborating-1045754"> Specifying Design Units for Elaboration </a></li></ul><ul><li><a href="#Elaborating-1033187"> xmelab Command Option Details</a></li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The <code>xmelab</code> command-line options can be entered in uppercase or lowercase, and can be abbreviated to the shortest unique string, indicated in this section with capital letters.</p>
</div>
</div>
<div class="table-wrap"><table bgcolor="#FFFFFF" cellpadding="4" cellspacing="0" class="wrapped confluenceTable"><colgroup><col style="width: 352.0px;" /><col style="width: 326.0px;" /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="254">
<p>xmelab Command Option</p>
</th><th class="confluenceTh" valign="middle" width="395">
<p>Description</p>
</th></tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-ACCEss[+] [-] access_spec <span class="confluence-anchor-link" id="Elaborating-access"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Sets the visibility access for all objects in the design.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-AFile access_file <span class="confluence-anchor-link" id="Elaborating-afile"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies an access file.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>-ams_dig_wreal</code></td>
<td class="confluenceTd" colspan="1">Keeps wreal as discrete discipline.</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-AMSFastspice<span class="confluence-anchor-link" id="Elaborating-amsfastspice"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Uses the UltraSim solver. When you use this option</p>
<ul><li>The ports of SPICE and Verilog-A instances in the sections of the design that are simulated by the UltraSim solver are always taken as<code> electrical.</code> The direction of such ports is always taken as<code> inout.</code></li></ul><ul><li>The disciplines of nets used in the sections of the design that are simulated by the UltraSim solver are not checked for discipline incompatibility.</li></ul></td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-AMSInput spectre_file <span class="confluence-anchor-link" id="Elaborating-amsinput"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a Spectre-language file. You can specify more than one Spectre-language file on the<code> xmelab </code>command line:</p>

<p><code>xmelab -amsi file1.scs -amsi file1.scs </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-AMSPARTINFO part_file <span class="confluence-anchor-link" id="Elaborating-amspartinfo"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a file to hold mixed-signal partition and connect module insertion information. The file also contains information about Real Number Modeling nettype (for example,<code> wrealavg</code>,<code> wrealsum </code>and so on) in the design. The format of the file might change from release to release.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>-amselabtrace assert</code></td>
<td class="confluenceTd" colspan="1">Allows to trace nets that are connected to digital constructs in an assertion statement.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>-amselabtrace digitaloomr</code></td>
<td class="confluenceTd" colspan="1">Allows to trace OOMR nets that are used in digital context which result in a discrete discipline resolved.</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-amselabtrace ssoveride<span class="confluence-anchor-link" id="Elaborating-amselabtrace"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top"><div class="content-wrapper">
<p>Generates an error message containing the information about the hierarchical instance port in the digital blocks, if the <span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../verilogamsref/chap2.html#supplySensitivity">supplySensitivity</a> </span>attributes are not found in that port when supply-sensitive connect modules are used.</p>
</div>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>-ams_weak_setd</code></td>
<td class="confluenceTd" colspan="1">Allows to override the BDR setting on domainless nets to any appropriate discipline.</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-ANno_simtime<span class="confluence-anchor-link" id="Elaborating-anno_simtime"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Enables the use of <a href="Glossary.html#Glossary-1035591">PLI </a>/<a href="Glossary.html#Glossary-1035631"> VPI</a> routines that modify delays at simulation time.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-APpend_log<span class="confluence-anchor-link" id="Elaborating-append_log"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Appends log information from more than one run of<code> xmelab </code>to one log file.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-Binding[ lib .] cell [: view ]<span class="confluence-anchor-link" id="Elaborating-binding"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Forces an explicit submodule binding.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-CDS_IMPLICIT_TMPDir implicitTmpDir <span class="confluence-anchor-link" id="Elaborating-cds_implicit_tmpdir"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies an implicit TMP directory to search for design data and to hold new design data.</p>

<p>The software writes this option to the snapshot header for later use by the simulator and<code> xmupdate.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-CDS_IMPLICIT_TMPOnly<span class="confluence-anchor-link" id="Elaborating-cds_implicit_tmponly"></span><span class="confluence-anchor-link" id="Elaborating-1040785"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>When you use this option with the <span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a href="#Elaborating-1041282">-update</a> </span>option, the update operation looks only at design data in the<code> implicitTmpDir </code>you specify using the<code> -CDS_IMPLICIT_TMPDir </code>option. If you do not use this option, the update operation also considers design data it finds in libraries defined in<code> cds.lib </code>files.</p>

<p>You can use the<code> -CDS_IMPLICIT_TMPOnly </code>option only when you also use the<code> -CDS_IMPLICIT_TMPDir </code>option.</p>

<p>The software writes this option to the snapshot header for later use by the simulator and<code> xmupdate.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-CDslib cdslib_pathname <span class="confluence-anchor-link" id="Elaborating-cdslib"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the<code> cds.lib </code>file to use.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-CHkdigdisp<span class="confluence-anchor-link" id="Elaborating-chkdigdisp"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Checks the compatibility of objects with different discrete disciplines. For more information, see &quot;<a href="#Elaborating-1039363">-chkdigdisp Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-COverage<span class="confluence-anchor-link" id="Elaborating-coverage"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Enable coverage instrumentation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-DELay_mode{zero|unit|path|distributed|none}<span class="confluence-anchor-link" id="Elaborating-delay_mode"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the delay mode to use for digital Verilog-AMS portions of the hierarchy.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-DESktop<span class="confluence-anchor-link" id="Elaborating-desktop"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies that you want to use the desktop simulator after starting the launch program.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>-disable_dr_2_4</code></td>
<td class="confluenceTd" colspan="1">Specifies to use the VAMS LRM v2.3 the discipline resolution algorithms.</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-DISCipline discipline_name<span class="confluence-anchor-link" id="Elaborating-discipline"></span><span class="confluence-anchor-link" id="Elaborating-1040841"></span> </code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the discipline of discrete nets for which a discipline is otherwise undefined. For more information, see &quot;<a href="#Elaborating-1034151"><code>-discipline</code> Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-DISRes default|detailed|none<span class="confluence-anchor-link" id="Elaborating-disres"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the kind of discipline resolution to use or turns off discipline resolution completely. For more information, see<a href="#Elaborating-1039986"> &quot;<code>-disres</code> Option&quot;</a>.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-EPULSE_NEg<span class="confluence-anchor-link" id="Elaborating-epulse_neg"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Filters cancelled events (negative pulses) to the e&#160;state.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-EPULSE_NOneg</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Does not filter cancelled events (negative pulses) to the e state.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-EPULSE_ONDetect</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Uses On-Detect filtering of error pulses.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-EPULSE_ONEvent</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Uses On-Event filtering of error pulses.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-ERrormax integer </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the maximum number of errors to process.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-EXpand</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Expands all vector nets.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-File arguments_filename </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a file of command-line arguments for<code> xmelab </code>to use.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-GATELOOPWARN</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Detects zero-delay loop of gate-level Verilog (or VHDL) models and prints the details in the form of proper error messages.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-GENAfile access_filename </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Generates an access file with the specified file name.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-GENEric generic_name =&gt; value </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a value for a top-level generic.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-HDlvar hdlvar_pathname </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the<code> hdl.var </code>file to use.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-HElp</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Displays a list of<code> xmelab </code>command-line options with a brief description of each option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-IEee1364</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Checks for compatibility with the IEEE 1364 standard.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-IEReport/-IEInfo</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Generates a detailed report on interface elements. For more information, see &quot;<a href="#Elaborating-1051005"><code>-iereport</code>/<code>-ieinfo</code> Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-INtermod_path</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enables multisource and transport delay behavior with pulse control for interconnect delays.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-LIBVerbose</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Displays messages about module and <a href="Glossary.html#Glossary-1036267">UDP</a> instantiations.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-LOADPli1 shared_library_name : bootstrap_function_name </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Dynamically loads the specified <a href="Glossary.html#Glossary-1035591">PLI</a> 1.0 application.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-LOADVpi shared_library_name : bootstrap_function_name </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Dynamically loads the specified <a href="Glossary.html#Glossary-1035631">VPI</a> application.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-LOGfile filename </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the file to contain log data.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-licinfo</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Provide information on the simulation-time licenses required for the specified design. It also provides additional information about the features that are being used for AMSD licensing.</p>

<p><span style="color: rgb(0,0,0);"><strong>Note:</strong>&#160;</span>In three-step mode, the<code> xmelab </code><code> -licinfo </code>places the licensing information in the snapshot. The<code> xmsim </code><code> -licinfo </code>option also needs to be used to generate the simulation-time report.</p>

<p><span style="color: rgb(0,0,0);"><strong>Note:</strong>&#160;</span>The<code> -licinfo </code>option does not check out any licenses and also does not run the simulation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-MAxdelays</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Applies the maximum delay value from a timing triplet in the form min:typ:max in the SDF file while annotating to Verilog or to VITAL.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-MEssages</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Prints informative messages during simulation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-MIndelays</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Applies the minimum delay value from a timing triplet in the form min:typ:max in the SDF file while annotating to Verilog or to VITAL.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-mixed_bus_opt</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Does not allow mixed buses to be automatically generated for unsupported constructs.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-MIXesc</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Required when elaborating if you instantiate VHDL or VHDL-AMS in a Verilog or Verilog-AMS module and you use escaped entity, port, or generic names within the VHDL or VHDL-AMS descriptions.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-MODELIncdir pathname {:&#160; pathname}<span class="confluence-anchor-link" id="Elaborating-modelincdir"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a list of directories to be searched for model files, included files, or files that are passed as instance parameter values.</p>

<p>For more information, see &quot;<a href="#Elaborating-1037492"><code>-modelincdir</code> Option&quot;</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-MODELPath &quot;[cell-[ lib_name .] cell_name [: view_name ]-] pathname [( section )] {: pathname [( section )]}&quot;<span class="confluence-anchor-link" id="Elaborating-modelpath"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies SPICE or Spectre source files for the models to be used in a specified scope and in scopes below the specified scope. If a source file is a library file (which begins with the<code> library </code>keyword), you must specify a<code> section.</code></p>

<p>For more information, see &quot;<a href="#Elaborating-1037512">-modelpath Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NEG_tchk</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Allows negative values in<code> $setuphold </code>and<code> $recrem </code>timing checks in the Verilog description and in<code> SETUPHOLD </code>and<code> RECREM </code>timing checks in SDF annotation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-nettype_port_relax</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Allows for relaxed port compatibility rules for connections of built-in nettypes. See <a href="SystemVerilog_Real_Number_Modeling.html#SystemVerilogRealNumberModeling-1074976">Using Real Number Modeling in SystemVerilog</a> for more information.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NEVerwarn</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Disables printing of all warning messages.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NO_Sdfa_header</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off the printing of elaborator information messages that display information contained in the SDF command file.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NO_TCHK_Msg</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off the display of timing check warning messages.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NO_TCHK_Xgen</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off X generation in accelerated VITAL timing checks.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NO_VPD_Msg</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off glitch messages from accelerated VITAL pathdelay procedures.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NO_VPD_Xgen</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off X generation in accelerated VITAL pathdelay procedures.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOAutosdf</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off automatic SDF annotation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOCopyright</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Suppresses printing of the copyright banner.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOIpd</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off recognition of input path delays in a VITAL level 1 cell and uses the non-delayed input signals directly.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOLog</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off generation of a log file.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NONotifier</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Tells the elaborator to ignore notifiers in timing checks.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOPAramerr</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Tells the elaborator to allow undeclared parameters to be overridden. For more information, see &quot;<a href="#Elaborating-1037774"><code>-noparamerr</code> Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOPOrterr(scope) port_name </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Tells the elaborator to allow the instantiation of design units that do not have all the ports that are specified in the port connection list. For more information, see &quot;<a href="#Elaborating-1041349"><code>-noporterr</code> Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOSOurce</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off source file timestamp checking when using the<code> -UPdate </code>option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOSTdout</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Suppresses the printing of most output to the screen.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOTimingchecks</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off the execution of timing checks.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOVitalaccl</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Suppresses the acceleration of VITAL level 1-compliant cells.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NOWarn warning_code </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Disables printing of the specified warning message.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-NTc_warn</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Print convergence warnings for negative timing checks for both Verilog and VITAL if delays cannot be calculated given the current limit values.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-OMicheckinglevel checking_level </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the <a href="Glossary.html#Glossary-1036112">OMI</a> checking level to use.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PAthpulse</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enable<code> PATHPULSE$ </code>specparams, which are used to set module path pulse control on a specific module or on specific paths within modules.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PLINOOptwarn</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Prints a warning message only the first time that a <a href="Glossary.html#Glossary-1035591">PLI</a> read, write, or connectivity access violation is detected.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PLINOWarn</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Disables printing of PLI warning and error messages.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PReserve</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Preserves resolution functions on signals with only one driver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-PROpspath path<span class="confluence-anchor-link" id="Elaborating-ncelab_propspath"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top"><div class="content-wrapper">
<p>Specifies the path to the <code>prop.cfg</code> file. However, <code style="letter-spacing: 0.0px;">prop.cfg</code> is no longer supported; therefore, you must convert to <a href="Using_an_amsd_Block.html">using an amsd block</a>. See &quot;<a href="Appendix_F__Migrating_to_an_amsd_Block_from_prop.cfg.html">Migrating to an amsd Block from prop.cfg</a>&quot;.</p>

<p>Alternatively, you can instruct the internal translator to convert your <code>prop.cfg</code> file to an amsd block file, <code>prop.cfg.scs</code>, by setting the AMSCB environment variable. See information about the<a href="Using_an_amsd_Block.html#UsinganamsdBlock-1052440"> AMSCB environment variable</a> in &quot;<a href="Using_an_amsd_Block.html#UsinganamsdBlock-1038666">Using an amsd Block</a>&quot;.</p>
</div>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PULSE_E error_percent </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sets the percentage of delay for the pulse error limit for both module paths and interconnect.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PULSE_INT_E error_percent </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sets the percentage of delay for the pulse error limit for interconnect only.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PULSE_INT_R reject_percent </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sets the percentage of delay for the pulse reject limit for interconnect only.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-PULSE_R reject_percent </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sets the percentage of delay for the pulse reject limit for both module paths and interconnect.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-Relax</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enable relaxed VHDL interpretation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SCope_discipline disc_scope </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a suggested discipline for the nets in a specified scope. For more information, see &quot;<a href="#Elaborating-1037875"><code>-scope_discipline</code> Option</a>&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_Cmd_file sdf_command_file </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies an SDF command file to control SDF annotation.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_NO_Errors</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Suppresses error messages from the SDF annotator.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_NO_Warnings</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Suppresses warning messages from the SDF annotator.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_NOCheck_celltype</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Disables celltype validation between the SDF annotator and the Verilog description.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_Precision argument </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>SDF data is modified to this precision.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_Verbose</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Includes detailed information in the SDF log file.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SDF_Worstcase_rounding</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>For timing values in the SDF file, truncates the<code> min </code>value, rounds the<code> typ </code>value, and rounds up the<code> max </code>value.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SEtdiscipline[no_dr] disc_scope disc_name </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a discipline for the elaborator to use for domainless nets in the specified scope. Using<code> no_dr</code> turns off discipline resolution in the specified scope and for the entire block. And, the <code>no_dr</code> option cannot be used in a block that has nets with explicit discipline.</p>

<p>See &quot;<a href="#Elaborating-1047561"><code>-setdiscipline</code> Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SNapshot snapshot_name </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a name for the simulation snapshot. If you do not use this option,<code> xmelab </code>places the snapshot in the view directory of the first design unit specified on the command line, even when the first design unit is a configuration.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-SPECTRE_Argfile_spp filename <span class="confluence-anchor-link" id="Elaborating-spectre_argfile_spp"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the path to a file containing space-separated command arguments for<code> spp.</code> You do not need this option if you are using the simulation front end (<a href="#Elaborating-1039791">SFE</a>) parser.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-SPECTRE_E</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Runs the Spectre parser with the<code> -E </code>option (so that the C preprocessor runs) when parsing files specified by the<code> -MODELPath </code>option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-SPECTRE_Spp<span class="confluence-anchor-link" id="Elaborating-spectre_spp"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Runs the Spectre parser with<code> spp </code>on when parsing files specified by the<code> -MODELPath </code>option. You do not need this option if you are using the simulation front end (<a href="#Elaborating-1039791">SFE</a>) parser.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-STatus</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Prints statistics on memory and CPU usage after elaboration.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-TImescale`time_unit / time_precision&#39;<span class="confluence-anchor-link" id="Elaborating-timescaleoption"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Sets the default timescale for Verilog (digital) modules that do not have a timescale set.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-TYpdelays</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Applies the typical delay value from a timing triplet in the form min:typ:max in the SDF file while annotating to Verilog or to VITAL.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-UPdate<span class="confluence-anchor-link" id="Elaborating-update"></span><span class="confluence-anchor-link" id="Elaborating-1041282"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Recompiles out-of-date design units and then re-elaborates the design.</p>

<p><span style="color: rgb(0,0,0);"><strong>Note:</strong>&#160;</span>The <span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a href="#Elaborating-1040785">-CDS_IMPLICIT_TMPOnly</a> </span>option affects the behavior of the<code> -update </code>option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-USe5x4vhdl</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies that configurations apply to VHDL as well as Verilog-AMS and that configurations take precedence over VHDL default binding and other searches. For more information, see &quot;<a href="#Elaborating-1046823"><code>-use5x4vhdl</code> Option</a>&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-V93</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enables VHDL-93 features.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-VErsion</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Prints the version of the elaborator and exits.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-VIPDMAx</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Selects the Max. delay value for VitalInterconnectDelays.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-VIPDMIn</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Selects the Min. delay value for VitalInterconnectDelays.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-Work work_library </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the library to be used as a work library.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-RNM_Coerce<span class="confluence-anchor-link" id="Elaborating-wreal_coerce"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Enables scope-based turning off of wreal coercion. You can turn off wreal coercion:</p>
<ul><li>on a specific instance and instances under it.</li></ul><ul><li>for instances whose master is specific module and instances under the module.</li></ul><ul><li>on specific nets.</li></ul>
<p>Possible values are:</p>

<p><code>none</code>- disable wreal coercion.</p>

<p><code>detailed </code>- enable wreal coercion.</p>

<p><code>default </code>- enable global coercion with default resolution.</p>

<p><code>off scopeType </code><code>scope </code><code>- </code>disable local coercion in scope, coercion in other scope is ON.</p>

<p>If you are a digital-centric user running an AMS simulation that requires only the digital solver, we recommend specifying<code> -rnm_coerce none.</code></p>

<p>Example:</p>

<p><code>rnm_coerce &quot;off inst-top.dcinst-&quot; </code></p>

<p>All the net of instance<code> top.dcinst </code>and its children will not be coerced to wreal; top level and other instances will be coerced as normal.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>-WREAL_Resolution resFunc <span class="confluence-anchor-link" id="Elaborating-wreal_resolution"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the<code> wreal </code>resolution function you want the elaborator to use. Valid Values:</p>
<ul><li><code> default </code>- Default setting</li></ul><ul><li><code> fourstate </code>- Verilog 4-state logic resolution algorithm</li></ul><ul><li><code> sum </code>- Summation of all drivers</li></ul><ul><li><code> avg </code>- Average of all drivers</li></ul><ul><li><code> min </code>- Minimum value of all drivers</li></ul><ul><li><code> max </code>- Maximum value of all drivers</li></ul>
<p>See &quot;<a href="Real_Number_Modeling.html#RealNumberModeling-1049176">Selecting a wreal Resolution Function</a>&quot; for more information.</p>
</td>
</tr>
</tbody></table></div>

<p>The<code> Lib</code>,<code> Cell</code>, and<code> View </code>arguments identify the top-level cells. You can specify the options and the arguments in any order provided that the parameters to an option immediately follow the option.</p>
<ul><li>You must specify at least the cell for each of the top-level units.</li></ul><ul><li>If a top-level cell with the same name exists in more than one library, Cadence recommends you specify the library also on the command line.</li></ul><ul><li>If there are multiple views of the top-level units, Cadence recommends you specify the view on the command line. If you do not specify the view,<code> xmelab </code>uses the following rules to resolve the reference to the top-level design unit:</li></ul><ol><li style="list-style-type: none;background-image: none;"><ol><li>Search the library defined with the<code> WORK </code>variable in the<code> hdl.var </code>file. If one view of the cell exists in that library, use that view. Generate an error message if more than one view exists.</li><li>If the<code> WORK </code>variable is not defined in the<code> hdl.var </code>file, search the libraries defined in the<code> cds.lib </code>file. If one view of the cell exists in the libraries, use that view. Generate an error message if more than one view exists.</li></ol></li></ol>
<p><span class="confluence-anchor-link" id="Elaborating-snapshot"></span><span class="confluence-anchor-link" id="Elaborating-snapshot"></span><span class="confluence-anchor-link" id="Elaborating-1037780"></span>Elaboration produces a simulation snapshot, which also has a Library.Cell:View name. Unless the<code> -SNapshot </code>option is used to explicitly name the snapshot, the parts of the Library.Cell:View name are as follows:</p>
<ul><li><span style="color: rgb(0,0,0);"> Library </span>is the name of the library where the top-level unit on the<code> xmelab </code>command line is found. If more than one Verilog top-level module is specified on the command line, the<span style="color: rgb(0,0,0);"> Library </span>is the name of the library where the first top-level module listed on the command line is found.</li><li><span style="color: rgb(0,0,0);"> Cell </span>is the name of the top-level unit on the<code> xmelab </code>command line. If more than one Verilog top-level module is specified on the command line, the<span style="color: rgb(0,0,0);"> Cell </span>is the name of the first top-level module listed on the command line.</li><li><span style="color: rgb(0,0,0);"> View </span>is the view name that is specified for the first top-level design unit on the<code> xmelab </code>command line or (if a view is not specified) the name of the view that is used as a result of the rules that<code> xmelab </code>uses to resolve references to top-level units given on the<code> xmelab </code>command line.</li></ul>
<p>See also</p>
<ol><li><a href="#Elaborating-1033187"> xmelab Command Option Details</a></li><li><a href="#Elaborating-1048853">Example xmelab Command Lines&#160;</a></li></ol><h3 id="Elaborating-SpecifyingDesignUnitsforElaboration1045754">Specifying Design Units for Elaboration<span class="confluence-anchor-link" id="Elaborating-1045754"></span></h3>

<p>When you run<code> xmelab </code>, you specify command-line options and the Library.Cell:View name or names of the top-level HDL design units. You can specify any of the following design units on the command line:</p>
<ol><li>Exactly one VHDL top-level unit</li><li>One or more Verilog<span style="color: rgb(0,0,0);"><sup>&#174;</sup></span>or Verilog-AMS top-level units</li><li>Exactly one VHDL unit and one or more Verilog or Verilog-AMS units</li><li>Exactly one configuration</li></ol>
<p>In addition, especially if you are using the Virtuoso<span style="color: rgb(0,0,0);"><sup>&#174;</sup></span>AMS Designer environment, you might specify the following modules:</p>
<ol><li><code> cds_globals </code></li><li><code> connectrules </code></li></ol>
<p>You must not instantiate design units specified on the command line beneath themselves in the design because this practice results in recursive instantiations.</p>
<h3 id="Elaborating-xmelabCommandOptionDetailsncelabcommandoptiondetails1033187"><span style="color: rgb(0,0,0);font-size: 16.0px;font-weight: bold;">xmelab Command Option Details<span class="confluence-anchor-link" id="Elaborating-ncelabcommandoptiondetails"></span><span class="confluence-anchor-link" id="Elaborating-1033187"></span></span></h3>

<p>For detailed information about<code> xmelab </code>command options, see the&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../ElaboratorOptionsTOC.html">&quot;Elaboration Command-Line Options&quot;</a>&#160;</span>book. Information about the following command options is available here:</p>
<ol><li><a href="#Elaborating-1037526"><code> -amsfastspice</code> Option </a></li><li><code><a href="#Elaborating-ams_dig_wreal">-ams_dig_wreal</a></code><a href="#Elaborating-ams_dig_wreal"> Option</a></li><li><code><a href="#Elaborating-ams_weak_setd">-ams_weak_setd</a></code><a href="#Elaborating-ams_weak_setd"> Option</a></li><li><a href="#Elaborating-1039363"><code> -chkdigdisp</code> Option </a></li><li><a href="#Elaborating-1034151"><code> -discipline</code> Option </a></li><li><a href="#Elaborating-1039986"><code> -disres</code> Option </a></li><li><a href="#Elaborating-1051005"><code> -iereport/-ieinfo</code> Option </a></li><li><a href="#Elaborating-1037492"><code> -modelincdir</code> Option </a></li><li><a href="#Elaborating-1037512"><code> -modelpath</code> Option </a></li><li><a href="#Elaborating-1037774"><code> -noparamerr</code> Option </a></li><li><a href="#Elaborating-1041349"><code> -noporterr</code> Option </a></li><li><a href="#Elaborating-1037534"><code> -propspath</code> Option </a></li><li><a href="#Elaborating-1037875"><code> -scope_discipline</code> Option </a></li><li><a href="#Elaborating-1047561"><code> -setdiscipline</code> Option </a></li><li><a href="#Elaborating-1046823"><code> -use5x4vhdl</code> Option </a></li><li><a href="#Elaborating-1033185"><code> -wreal_resolution</code> Option </a></li></ol><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You can also use these command options with xrun.</p>
</div>
</div>
<h4 id="Elaborating--amsfastspiceOption1037526">-amsfastspice Option<span class="confluence-anchor-link" id="Elaborating-1037526"></span></h4>

<p>Specifies that the elaborator is to prepare for using the UltraSim solver.</p>
<h4 id="Elaborating--ams_weak_setdams_weak_setd">-ams_weak_setd&#160;<span class="confluence-anchor-link" id="Elaborating-ams_weak_setd"></span></h4>

<p>Specifies the domainless nets, where <code>-setdiscipline</code> is specified, to behave similar to <code>scope_discipline</code>. This allows a more suitable discipline such as analog discipline to override the BDR setting on these nets. However, in this implementation, a discrete discipline does not override another discrete discipline setting.</p>

<p>In the following example when you use the <code>-ams_weak_setd</code> option, <code>top.scalar_in</code> is resolved to electrical discipline.</p>

<p><code>--------------------------top.vams----------</code></p>

<p><code>module top();</code><br /><code> wire&#160; scalar_in;</code><br /><code> child C1(scalar_in);</code><br /><code> endmodule</code><br /><code> module child (scalar_in);</code><br /><code> input scalar_in;</code><br /><code> electrical scalar_in;</code><br /><code> endmodule</code></p>

<p><code>----------------------------------------</code></p>

<p><code>------amsd.scs----------</code></p>

<p><code>amsd{</code><br /><code>&#160;ie vsup=2 cell =top</code><br /><code>&#160; }</code></p>

<p><code>simulator lang=spectre</code><br /><code> tran tran stop=100ns</code></p>

<p><code>------------------</code></p>

<p><code>-------runme--------------</code></p>

<p><code>xrun -clean top.vams amsd.scs +amsinfofile amsinfo.log -timescale 1ns/1ps +dr_info -ams_weak_setd</code></p>

<p>The DRINFO is as follows:</p>

<p>&#160; &#160; &#160; &#160; &#160;&#160;<code>DR_INFO: Performing Bottom-up Traversal..<br /></code><code>&#160; &#160; &#160;DR_INFO: top.C1.scalar_in has declared discipline electrical</code><br /><code> &#160;&#160;&#160;&#160;&#160;DR_INFO: top.scalar_in has resolved discipline ddiscrete_2</code></p>

<p>For this example, if you do not use the ams_weak_setd option, DRINFO is as follows:</p>

<p>&#160; &#160; &#160;&#160;<code>&#160;&#160;DR_INFO: Performing Bottom-up Traversal..<br /></code><code>&#160; &#160; &#160;DR_INFO: top.C1.scalar_in has declared discipline electrical<br /></code><code>&#160; &#160; &#160;DR_INFO: top.scalar_in has resolved disci</code>pline electrical</p>
<h4 id="Elaborating--ams_dig_wrealams_dig_wreal">-ams_dig_wreal<span class="confluence-anchor-link" id="Elaborating-ams_dig_wreal"></span></h4>

<p>Specifies to keep wreal in discrete domain, so that wreal net cannot be resolved to analog discipline (electrical).</p>

<p>In the following example when you use the <code>- ams_dig_wreal</code> &#160;option, <code>top.C1.scalar_in</code> and <code>top.scalar_in</code> resolve to logic discipline. However, without the <code>-ams_dig_wreal</code> option, both <code>top.C1.scalar_in</code> and <code>top.scalar_in</code> resolve to electrical discipline.</p>

<p><code>--------------------------top.vams----------</code></p>

<p><code>`include &quot;disciplines.vams&quot;</code></p>

<p><code>module top();</code><br /><code> wire scalar_in;</code><br /><code> parent C1(scalar_in);</code><br /><code> endmodule</code></p>

<p><code>module parent ( scalar_in);</code><br /><code> output scalar_in;</code><br /><code> wreal&#160; scalar_in;</code><br /><code> child C1(scalar_in);</code><br /><code> endmodule</code></p>

<p><code>module child (scalar_in);</code><br /><code> output scalar_in;</code><br /><code> electrical scalar_in;</code><br /><code> endmodule</code></p>

<p><code>-----------------------</code></p>

<p><code>---amsd.scs-------------</code></p>

<p><code>simulator lang=spectre</code><br /><code> tran tran stop=100ns</code></p>

<p><code>---------------------</code></p>

<p><code>------------runme--------------</code></p>

<p><code>xrun -clean top.vams amsd.scs +amsinfofile amsinfo.log -timescale 1ns/1ps +dr_info +wreal_info +wreal_res_info -discipline logic -amsconnrules CR_full -ams_dig_wreal</code></p>

<p>The DRINFO is as follows:</p>

<p>&#160;&#160;&#160;&#160;&#160;<code>&#160; DR_INFO: Performing Bottom-up Traversal..<br /></code><code>&#160; &#160; &#160;DR_INFO: top.C1.C1.scalar_in has declared discipline electrical<br /></code><code>&#160; &#160; &#160;DR_INFO: top.C1.scalar_in has resolved discipline logic<br /></code><code>&#160; &#160; &#160;DR_INFO: top.scalar_in has resolved discipline logic</code></p>

<p>For this example, if you do not use the <code>-ams_dig_wreal</code> option, DRINFO is as follows</p>

<p>&#160; &#160; &#160; &#160;&#160;<code>&#160;DR_INFO: Performing Bottom-up Traversal..<br /> &#160;&#160; &#160;&#160;DR_INFO: top.C1.C1.scalar_in has declared discipline electrical</code><br /><code> &#160;&#160;&#160;&#160;&#160;DR_INFO: top.C1.scalar_in has resolved discipline electrical</code><br /><code> &#160;&#160;&#160;&#160;&#160;DR_INFO: top.scalar_in has resolved discipline electrical</code></p>
<h4 id="Elaborating--chkdigdispOption1039363">-chkdigdisp Option<span class="confluence-anchor-link" id="Elaborating-1039363"></span></h4>

<p>After discipline resolution finishes, this option checks the compatibility of discrete disciplines, using the assumption that discrete disciplines with different names are incompatible. The check:</p>
<ul><li>Determines the disciplines of digital nets that do not already have disciplines by looking at the discrete disciplines of connected nets.</li><li>Examines every digital island of mixed-signal nets. (A digital island includes all the digital nets that are directly connected to each other without passing through an analog net.)</li><li>
<p>Assumes that VHDL nets encountered in the digital islands have<code> logic </code>discipline.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The<code>&#160;-chkdigdisp&#160;</code>option ignores the disciplines set for VHDL digital nets by using the<code>&#160;-setdiscipline&#160;</code>option, and always treats the VHDL digital nets as<code>&#160;logic&#160;</code>nets.</p>
</div>
</div>
</li></ul>
<p>The elaborator does not check digital islands that are connected to a<code> supply0 </code>net.</p>

<p>If the discrete discipline check fails, the elaborator issues an error message with information about the incompatible disciplines and the affected nets.</p>
<h4 id="Elaborating--disciplineOptionncelab_disciplinedisciplineoption1034151">-discipline Option<span class="confluence-anchor-link" id="Elaborating-ncelab_discipline"></span><span class="confluence-anchor-link" id="Elaborating-disciplineoption"></span><span class="confluence-anchor-link" id="Elaborating-1034151"></span></h4>

<p>Specifies a discipline for discrete nets for which a discipline is either not specified or cannot be determined through discipline resolution. For example, the following command line specifies that the<code> logic </code>discipline is to be used for nets that do not have a known discipline.</p>

<p><code> xmelab -discipline logic top</code></p>
<h4 id="Elaborating--disresOptiondisresOption1039986">-disres Option<span class="confluence-anchor-link" id="Elaborating-disresOption"></span><span class="confluence-anchor-link" id="Elaborating-1039986"></span></h4>

<p>Specifies the discipline resolution method to use or turns off discipline resolution completely. For more information about these methods, see<span style="color: rgb(0,0,255);"><a class="message-url" href="../verilogamsref/chap11.html#disciplineResolutionMethod">&quot;Discipline Resolution Methods&quot;</a></span>in the <em>Cadence Verilog-AMS Language Reference</em>.</p>
<div class="table-wrap"><table border="0" cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd" valign="top" width="192">
<p><code>-disres detailed </code></p>
</td>
<td class="confluenceTd" valign="top" width="456">
<p>causes the elaborator to use the detailed form of discipline resolution</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-disres default </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>causes the elaborator to use the default form of discipline resolution</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>-disres none </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>turns off discipline resolution completely</p>
</td>
</tr>
</tbody></table></div>

<p>For example, you can turn off discipline resolution in the entire design and specify the default discrete discipline<code> logic1 </code>for domainless nets as follows:</p>

<p><code> xrun -disres none -discipline logic1 ... </code></p>

<p><code> xmelab -disres none -discipline logic1 ... </code></p>

<p>if you have a SPICE or Verilog-A block that you introduce using an <code>amsd</code> block&#160;or a modelpath setting, instantiate in a digital block, and in turn instantiate in the top-level design. You can use the <code>amsd</code> block&#160;or modelpath setting to indicate that the SPICE or Verilog-A block is an <code>analog</code>&#160;block of the <code>electrical</code>&#160;discipline. The <code>-discipline logic1</code>&#160;option applies the<code> logic1 </code>discipline to domainless nets in the digital block such that the boundary between the continuous and discrete domains remains clearly defined.</p>
<h4 id="Elaborating--iereport/-ieinfoOptionieinfooption1051005">-iereport/-ieinfo Option<span class="confluence-anchor-link" id="Elaborating-ieinfooption"></span><span class="confluence-anchor-link" id="Elaborating-1051005"></span></h4>

<p>The<code> -iereport</code>/<code>-ieinfo </code>option generates a detailed report containing Interface Element information, Port Discipline, Sensitivity information, Port Drivers information, Conversion Element (CE) Name, File, Instance, Generic map, VHDL Signal, Spice Node Name, CE report summary, and so on. For example:</p>

<p><code> 1. Interface Elements at the block &lt;instance&gt; testbench.msbuf.I2 of &lt;master&gt; ana_nand (file : /home/bcui/BDR_multpwr/source/analog/ana_nand.vams) </code></p>

<p><code> Automatically inserted : testbench.msbuf.I2.Y1__E2L__logic18V </code></p>

<p><code> Connect Module : E2L </code></p>

<p><code> Mode :           Merged </code></p>

<p><code> Net :            testbench.msbuf.I2.Y1 (electrical) </code></p>

<p><code> Port :           testbench.msbuf@ms_buf&lt;module&gt;.I2@ana_nand&lt;module&gt;.I1@my_inv&lt;module&gt;.in (logic18V input) </code></p>

<p><code> Parameters : </code></p>

<p><code> vsup : 1.8 </code></p>

<p><code> vthi : 1.2 </code></p>

<p><code> vtlo : 0.6 </code></p>

<p><code> tr : 0.0 </code></p>

<p><code> List of Ports connected to net testbench.msbuf.I2.Y1 : (Total: 1) </code></p>

<p><code> testbench.msbuf.I2.I1.in (logic18V input) </code></p>

<p><code> 2. Interface Elements at the block &lt;instance&gt; testbench of &lt;master&gt; testbench (file : /home/bcui/BDR_multpwr/source/digital/testbench.v) </code></p>

<p><code> Automatically inserted : testbench.msbuf_out__L2E__logic18V </code></p>

<p><code> Connect Module : L2E </code></p>

<p><code> Mode :           Merged </code></p>

<p><code> Net :            testbench.msbuf_out (electrical) </code></p>

<p><code> Port :           testbench.msbuf@ms_buf&lt;module&gt;.out (logic18V output) </code></p>

<p><code> Parameters : </code></p>

<p><code> vsup : 1.8 </code></p>

<p><code> vthi : 1.2 </code></p>

<p><code> vtlo : 0.6 </code></p>

<p><code> tr : 0.0 </code></p>

<p><code> tf : 0.0 </code></p>

<p><code> tx : 0.0 </code></p>

<p><code> tz : 0.0 </code></p>

<p><code> rlo : 200 </code></p>

<p><code> rhi : 200 </code></p>

<p><code> rx : 40 </code></p>

<p><code> rz : 10000000 </code></p>

<p><code> List of Ports connected to net testbench.msbuf_out : (Total: 1) </code></p>

<p><code> testbench.msbuf.out (logic18V output) </code></p>

<p><code> ---------- Conversion Element (CE) Report ---------- </code></p>

<p><code> CE #1: Name:        MY_AD_LIB.E2ILOG:behavior </code></p>

<p><code> File:        E2ILOG.vhms </code></p>

<p><code> Instance:    :vh_top:test1:e2ilog_a </code></p>

<p><code> Generic Map: () </code></p>

<p><code> VHDL Signal: output &#39;:vh_top:A&#39; with type &#39;ilog&#39; </code></p>

<p><code> Spice Node name: dummy_spice.A </code></p>

<p><code> CE #2: Name:        MY_AD_LIB.ILOG2E:behavior </code></p>

<p><code> File:        ILOG2E.vhms </code></p>

<p><code> Instance:    :vh_top:test2:ilog2e_a </code></p>

<p><code> Generic Map: () </code></p>

<p><code> VHDL Signal: input &#39;:vh_top:A&#39; with type &#39;ilog&#39; </code></p>

<p><code> Spice Node name: dummy_spice2.A </code></p>

<p><code> ----  CE Report Summary: </code></p>

<p><code> E2ILOG ( ELECTRICAL inout; ILOG out; )         total: 1 </code></p>

<p><code> ILOG2E ( ILOG in; ELECTRICAL inout; )  total: 1 </code></p>

<p><code> ------------------------------------------------------------------------ </code></p>

<p><code> Total Number of Conversion Elements                           total: 2 </code></p>

<p><code> Total Number of Optimized Conversion Elements                 total: 0 </code></p>

<p><code> Total Number of effective Conversion Element Instances        total: 2</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The<code>&#160;-iereport&#160;</code>option is aliased to the<code>&#160;-ieinfo&#160;</code>option.</p>
</div>
</div>
<h4 id="Elaborating--ieinfo_log">-ieinfo_log</h4>

<p>By default, the<code> -ieinfo </code>option writes the results in a file<code> ams_ieinfo.log.</code> You can use the<code> -ieinfo_log </code>option to specify a file to which the output of the<code> -ieinfo </code>option is written.</p>
<h4 id="Elaborating--modelincdirOption1037492">-modelincdir Option<span class="confluence-anchor-link" id="Elaborating-1037492"></span></h4>

<p>Specifies a list of directories to be searched for model files, included files, or files that are passed as instance parameter values.</p>

<p>You can also achieve the same result by defining the<code> MODELINCDIR </code>variable in the<code> hdl.var </code>file. If you use both the<code> MODELINCDIR </code>variable and the<code> -modelincdir </code>option, the latter takes precedence. For more information, see &quot;<em>The hdl.var File</em>&quot;.</p>

<p>For example, you have a file with the following contents.</p>

<p><code> // model.scs<br />simulator lang=spectre<br />include &quot;moremodels.scs&quot;<br />ahdl_include &quot;mymodel.va&quot;<br />...<br />v1 (s gnd) vsource type=pwl file=&quot;wave.pwl&quot;<br />... </code></p>

<p>In addition,<code> moremodels.scs </code>is in the<code> basemodels </code>directory and<code> mymodel.va </code>and<code> wave.pwl </code>are in the<code> detailmodels </code>directory. To ensure that all the models are found, you use a<code> -modelincdir </code>option, as follows:</p>

<p><code> xmelab -modelincdir $basedir/basemodels:$basedir/detailmodels top </code></p>
<h4 id="Elaborating--modelpathOptionncelab_modelpath1037512">-modelpath Option<span class="confluence-anchor-link" id="Elaborating-ncelab_modelpath"></span><span class="confluence-anchor-link" id="Elaborating-1037512"></span></h4>

<p>Specifies SPICE or Spectre source files for the models to be used in a specified scope and in scopes below the specified scope. If a source file is a library file (which begins with the<code> library </code>keyword), you must specify a section also for that file. If the scope specification is omitted, the elaborator uses the global scope by default.</p>

<p>You can also achieve the same result by defining the<code>MODELPATH&#160;</code>variable in the<code> hdl.var </code>file. If you use both the<code> MODELPATH </code>variable and the<code> -modelpath </code>option, the latter takes precedence.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You can also specify model files for an analog device using the<code>&#160;include&#160;</code>statement in the AMS control file.</p>
</div>
</div>

<p>For example, the file<code> simple_cap.m </code>contains the following definition. This file instantiates an analog model,<code> my_mod_cap.</code></p>

<p><code> //&#160;cap model definition<br /><br />simulator lang=spectre<br />parameters base=8<br /><br />model  my_mod_cap capacitor c=2u tc1=1.2e-8 tnom=(17 + base)  w=4u l=4u cjsw=2.4e-10 </code></p>

<p>You can use these definitions in a command like this one:</p>

<p><code> xmelab -modelpath &quot;simple_cap.m&quot; top </code></p>
<h4 id="Elaborating--noparamerrOptionncelab_noparamerrncelab_noparamerrncelab_noparamerrnoparamerroption1037774">-noparamerr Option<span class="confluence-anchor-link" id="Elaborating-ncelab_noparamerr"></span><span class="confluence-anchor-link" id="Elaborating-ncelab_noparamerr"></span><span class="confluence-anchor-link" id="Elaborating-ncelab_noparamerr"></span><span class="confluence-anchor-link" id="Elaborating-noparamerroption"></span><span class="confluence-anchor-link" id="Elaborating-1037774"></span></h4>

<p>By default, the elaborator reports an error and stops when it encounters a value override for an undeclared parameter. Specifying<code> -noparamerr </code>tells the elaborator to allow undeclared parameters to be overridden.</p>

<p>For example, the following command line permits overriding the values of undeclared parameters, such as by using a<code> defparam </code>statement or by overriding the value when an instance is declared.</p>

<p><code> xmelab -noparamerr top </code></p>
<h4 id="Elaborating--noporterrOptionncelab_noporterrncelab_noporterrncelab_noporterrnoporterroption1041349">-noporterr Option<span class="confluence-anchor-link" id="Elaborating-ncelab_noporterr"></span><span class="confluence-anchor-link" id="Elaborating-ncelab_noporterr"></span><span class="confluence-anchor-link" id="Elaborating-ncelab_noporterr"></span><span class="confluence-anchor-link" id="Elaborating-noporterroption"></span><span class="confluence-anchor-link" id="Elaborating-1041349"></span></h4>

<p>By default, the elaborator reports an error and stops when it processes an instance that does not include all the ports that are specified in the port connection list. Specifying<code> -noporterr </code>tells the elaborator to allow such instantiations and to issue warnings instead of errors.</p>

<p>Specify the scope and<code> port_name </code>in one of the following ways:</p>
<div class="table-wrap"><table bgcolor="#FFFFFF" cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 647.0px;"><tbody><tr><td class="confluenceTd" colspan="2" valign="top" width="646">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;inst-</strong></span><em><code>hier_instance_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span><code> port_name</code></em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top" width="172">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top" width="474">
<p>Denotes a particular hierarchical instance and all instances in the subhierarchies rooted at that instance.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;cell-</strong></span><em><code>lib_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>.</strong></span><code>cell_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>:</strong></span><code>view_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span><code> port_name</code></em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top">
<p>Denotes all instances of the given cellview of the given cell and library, and all additional instances of the given cellview found in the subhierarchies rooted at instances of the given cell.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;cell-</strong></span><em><code>lib_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>.</strong></span><code>cell_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span><code> port_name</code></em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top">
<p>Denotes all cells of the given name from the given library and all instances in the subhierarchies rooted at those cells.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;cell-</strong></span><em><code>cell_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span><code> port_name</code></em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top">
<p>Denotes all cells of the given name and all instances in the subhierarchies rooted at those cells.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;lib-</strong></span><em><code>library_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span></em><code><em> port_name</em></code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top">
<p>Denotes all cells from the given library.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;cellterm-</strong></span><em><code>cell_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>.</strong></span><code>port_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span>(<code>port_name</code>)</em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top">
<p>Denotes all ports of the given name in all cells of the given name, but<span style="color: rgb(0,0,0);"> not </span>instances in the subhierarchies rooted at those cells. The<code> port_name </code>adjacent to the period is required but the following<code> port_name </code>, being redundant, is optional and is ignored if given.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;instterm-</strong></span><em><code>hierarchical_instance_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>.</strong></span><code>port_name</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>-</strong></span>(<code>port_name</code>)</em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>&quot;</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><br /></p>
</td>
<td class="confluenceTd" valign="top">
<p>Denotes all ports of the given name in the given hierarchical instance, but not instances in the subhierarchies rooted at that instance. The<code> port_name </code>adjacent to the period is required but the following<code> port_name</code>, being redundant, is optional and is ignored if given.</p>
</td>
</tr>
</tbody></table></div>

<p>With<code> -noporterr </code>in effect, the elaborator ignores connections-by-name to nonexistent ports (but issues a warning). The<code> -noporterr </code>does not affect connections-by-order to nonexistent ports and elaboration stops.</p>

<p>For example, consider the following modules which, without using<code> -noporterr </code>, result in many elaboration errors because of missing ports in the<code> child </code>and<code> grandchild </code>modules.</p>

<p><code> module top; </code></p>

<p><code>&#160; &#160;wire a,b,vdd,vss;<br /> </code><code>&#160; &#160;child c1(.x(a), .y(b), .vdd(vdd), .vss(vss));<br /> </code><code>&#160; &#160;child c2(.x(a), .y(b), .vdd(vdd), .vss(vss)); </code></p>

<p><code> endmodule </code></p>

<p><code> module child(x, y); </code></p>

<p><code>&#160; &#160;input x, y;<br /> </code><code>&#160; &#160;wire vdd, vss;<br /> </code><code>&#160; &#160;grandchild g1(.a(a), .b(b), .vdd(vdd), .vss(vss));<br /> </code><code>&#160; &#160;grandchild g2(.a(a), .b(b), .vdd(vdd), .vss(vss)); </code></p>

<p><code> endmodule </code></p>

<p><code> module grandchild(a, b); </code></p>

<p><code>&#160; input a, b; </code></p>

<p><code> endmodule </code></p>

<p>To work around the missing ports you can use the<code> -noporterr </code>option in the following ways.</p>
<ul><li>Providing the following options to<code> xmelab</code>,<br /><code> -noporterr vdd -noporterr vss<br /> </code>causes the elaborator to ignore the incorrect<code> vdd </code>and<code> vss </code>port connections and issue warnings for all the missing connections.</li><li>Providing the following option to<code> xmelab</code>,<br /><code> -noporterr &quot;cell-child- vdd&quot;<br /> </code>causes the elaborator to warn about and ignore the connection to the nonexistent port<code> vdd </code>in both instantiations of the<code> child </code>module, and ignore the connection to the nonexistent port<code> vdd </code>in all four instantiations of the<code> grandchild </code>module.</li><li>Providing the following option to<code> xmelab</code>,<br /><code> -noporterr &quot;instterm-top.c1.g1.vdd&quot;<br /> </code>causes the elaborator to warn about and ignore the connection to the nonexistent port<code> vdd </code>in the instantiation of<code> top.c1.g1 </code>, but to continue to error out on all other missing connections.</li><li>Providing the following option to<code> xmelab</code>,<br /><code> -noporterr &quot;inst-top.c1 vss&quot;<br /> </code>causes the elaborator to warn about and ignore the connection to the nonexistent port<code> vss </code>in the instantiations of<code> top.c1 </code>,<code> top.c1.g1 </code>, and<code> top.c1.g2 </code></li></ul><h4 id="Elaborating--scope_disciplineOption1037875">-scope_discipline Option<span class="confluence-anchor-link" id="Elaborating-1037875"></span></h4>

<p>Specifies a suggested discipline for the digital nets (but not the analog nets) in a specified scope. The option does not apply to any hierarchy levels above the specified scope. The argument for the<code> -scope_discipline </code>option takes the following format.</p>

<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;font-size: small;">&quot;</span><em><code>type_of_object - hierarchical_name_of_object - digital_discipline</code></em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;font-size: small;">&quot;</span></p>

<p>where<em><code> type_of_object </code></em>is<code> lib </code>,<code> cell </code>,<code> cellterm </code>,<code> inst </code>,<code> instterm </code>, or<code> net.</code></p>

<p>If<em><code> hierarchical_name_of_object </code></em>is a vector, the<code> digital_discipline </code>is applied to all element of the vector.</p>

<p>The<code> -scope_discipline </code>option is not supported for mixed-language designs.</p>

<p>Cadence recommends using the<code> -setdiscipline </code>option instead because support for the<code> -scope_discipline </code>option might be withdrawn in the future.</p>

<p>For example,</p>

<p><code> xmelab -discipline logic5v -scope_discipline &quot;inst-top.I1- logic&quot; </code></p>

<p>sets the default discrete discipline for nets in instance<code> top.I1 </code>to logic, but the default discrete discipline for nets in the rest of the design is<code> logic5v.</code></p>

<p>The next example,</p>

<p><code> xmelab -discipline logic -scope_discipline &quot;inst-top.I1- logic5v&quot;<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;-scope_discipline &quot;inst-top.I1.I2- logic&quot; </code></p>

<p>sets the suggested discipline for nets in instance<code> top.I1.I2 </code>to<code> logic </code>, which is the same value as the default value for nets in the design as a whole.</p>
<h4 id="Elaborating--setdisciplineOptionsetdiscipline1047561">-setdiscipline Option<span class="confluence-anchor-link" id="Elaborating-setdiscipline"></span><span class="confluence-anchor-link" id="Elaborating-1047561"></span></h4>

<p>Specifies a continuous or discrete discipline you want the elaborator to use for domainless nets in a specified scope (and in scopes below the specified scope). Using <code>no_dr</code> turns off discipline resolution in the specified scope and for the entire block but allows discipline resolution to run in other scopes of the design.&#160;<span>And, t</span><span>he </span><code>no_dr</code><span> option cannot be used in a block that has nets with explicit discipline.</span></p>

<p>You can use<code> -setdiscipline </code>in mixed-language designs (Verilog-AMS and VHDL-AMS). When you use <code>-setdiscipline</code> in a mixed-language design, the elaborator applies your settings to the specified Verilog-AMS and VHDL digital nets. (Discipline settings do not apply to VHDL analog nets that already have natures specified using <code>MAPN2D</code> in your<code> hdl.var </code>file.) For Verilog-AMS scope, matching rules are case-sensitive. For VHDL-AMS scope, matching rules are case-insensitive.</p>

<p>Specify the<code> disc_scope </code>and<code> disc_name </code>in one of the following ways:</p>

<p><code>&quot;NET- hierarchical_net_name - discipline_name &quot;</code></p>

<p><code>&quot;INSTTERM- hierarchical_port_name - discipline_name &quot;</code></p>

<p><code>&quot;INST- hierarchical_instance_name - discipline_name &quot;</code></p>

<p><code>&quot;CELLTERM- lib_name. cell_name. port_name - discipline_name &quot;</code></p>

<p><code>&quot;CELLTERM- cell_name. port_name - discipline_name &quot;</code></p>

<p><code>&quot;CELL- lib_name. cell_name : view_name - discipline_name &quot;</code></p>

<p><code>&quot;CELL- lib_name. cell_name - discipline_name &quot;</code></p>

<p><code>&quot;CELL- cell_name - discipline_name &quot;</code></p>

<p><code>&quot;LIB- lib_name - discipline_name &quot;</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The&#160;most detailed rule has the highest precedence. The forms listed above appear in precedence order from highest to lowest. The<code>&#160;NET&#160;</code>discipline scope also supports the specification of instance ports. Therefore, the functionality of<code>&#160;INSTERM&#160;</code>discipline scope has been merged into<code>&#160;NET.</code>&#160;If you specify both the scopes for the same discipline, the<code>&#160;NET&#160;</code>scope takes higher precedence. For example:</p>
</div>
</div>

<p><code>-setdiscipline &quot;NET-top.f1.- logic&quot; </code></p>

<p><code> -setdiscipline &quot;INSTTERM-top.f1- logic&quot; </code></p>

<p>See also &quot;<a href="#Elaborating-1040141">Notes on Specifying Disciplines for Mixed Verilog-AMS/VHDL-AMS Designs</a>&quot;.</p>

<p>Here are some more examples:</p>

<p><code> -setdiscipline &quot;INST-top.f1.f2.f3.f4- logic&quot; </code></p>

<p><code> -setdiscipline &quot;cell-foo- logic&quot; </code></p>

<p><code> -setdiscipline &quot;cellterm-foo.p- electrical&quot;</code></p>
<div>
<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You can use a wildcard character at the end of the scope name to specify more than one scope at a time.&#160;</p>
</div>
</div>

<p>If the elaborator does not find the specified discipline in the design, it creates a discrete discipline with the specified discipline name and applies that new discipline to domainless nets.</p>
</div>

<p>In the following example, the top-level design unit,<code> Top </code>, contains digital block<code> D1 </code>, which in turn contains a Verilog-AMS analog block<code> A1.</code> The<code> -setdiscipline </code>statements turn off discipline resolution in blocks<code> D1 </code>and<code> A1 </code>, and specify<code> logic1 </code>as the discrete discipline for domainless nets in<code> D1 </code>and<code> electrical </code>as the continuous discipline for domainless nets in<code> A1.</code> These settings restrict the upward propagation of the continuous domain from the analog block (typically a SPICE block) that would otherwise occur when there are domainless nets in<code> D1 </code>that connect to<code> A1.</code></p>

<p><code> -setdiscipline &quot;no_dr inst-top.D1- logic1&quot; -setdiscipline &quot;no_dr inst-top.D1.A1- electrical&quot; </code></p>

<p>When you use<code> -setdiscipline &quot;no_dr&quot; </code>in a mixed Verilog-AMS/VHDL-AMS design, the elaborator performs a discipline domain compatibility check inside VHDL-AMS blocks as well, such that you cannot set an analog discipline on a net that connects to a VHDL-AMS block that contains a digital signal.</p>
<h4 id="Elaborating-PrecedenceofDisciplineSpecificationMethods">Precedence of Discipline Specification Methods</h4>

<p>When disciplines are applied to nets in more than one way, the elaborator determines the effective value by using the following rules of precedence.</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 644.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="444">
<p>Discipline Specification Method</p>
</th><th class="confluenceTh" valign="middle" width="199">
<p>Precedence</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>Explicitly defining the discipline. For example,</p>

<p><code> module example2;<br />&#160;&#160;&#160;&#160;electrical net;<br />endmodule </code></p>
</td>
<td class="confluenceTd" rowspan="6" valign="top"><div class="content-wrapper">
<p>Highest precedence</p>
<p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305236052/305236062.png" data-linked-resource-container-id="305236052" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap7.17.1.2.png" data-linked-resource-id="305236062" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305236052/305236062.png" /></span></p>

<p>Lowest precedence</p>
</div>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Overriding a discipline with out-of-module references (for domainless nets). For example,</p>

<p><code> module example1;<br />&#160;&#160;&#160;&#160;electrical example2.net;<br />endmodule </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Defining disciplines with the<code> -setdiscipline </code>option (for domainless nets). For example,</p>

<p><code> -setdiscipline &quot;no_dr inst-top.d1- logic1&quot; </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Obtaining disciplines through the discipline resolution process (for domainless nets).</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1">Define discipline with <code>-setdiscipline</code> option together with <code>-ams_weak_setd</code> (for domainless nets).</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Determining disciplines through application of default digital discipline specifications, including use of the<code> `default_discipline </code>compiler directive and the scope-based default digital discipline option (for nets in the discrete domain). For example,</p>

<p><code>`default_discipline logic; </code></p>

<p>used in a Verilog module and</p>

<p><code>xmelab -discipline logic </code></p>

<p>used on the command line, specify a global default logic discipline for domainless nets that you can override using methods shown higher in the chart.</p>
</td>
</tr>
</tbody></table></div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The<code>&#160;`default_discipline&#160;</code>compiler directive is applied at analysis (<code>&#160;xmvlog&#160;</code>) stage to the source on which it applies. During elaboration, since the source is already analyzed, there is no way to inherit the source-level settings from the instantiating scope. The same behavior exists for other compiler directives like<code>&#160;`default_nettype.</code>&#160;If you want to control the discipline resolution hierarchically, use the<code>&#160;-setdiscipline&#160;</code>option.</p>
</div>
</div>
<h4 id="Elaborating-GuidanceforSpecifyingDisciplinesforScopes">Guidance for Specifying Disciplines for Scopes</h4>

<p>The several methods for specifying disciplines allow you to fine-tune the discipline resolution process. This section provides guidance for applying these methods appropriately for different design configurations.</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="182">
<p>If the design...</p>
</th><th class="confluenceTh" valign="middle" width="466">
<p>Then...</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>Uses digital blocks with transistors at the leaf level</p>
</td>
<td class="confluenceTd" valign="top">
<p>Turn off discipline resolution completely by specifying<code> -disres&#160;none.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Has clearly defined boundaries between analog and digital</p>
</td>
<td class="confluenceTd" valign="top">
<p>Turn off discipline resolution where it is not required by specifying<code> -setdiscipline&#160;&quot;no_dr scope_discipline</code><code>&quot;.</code> Use<code> -disres default </code>or<code> -disres detailed </code>to specify the discipline resolution process to use elsewhere.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Does not have clearly defined boundaries between analog and digital</p>
</td>
<td class="confluenceTd" valign="top">
<p>Run discipline resolution on the complete design and specify disciplines where required by specifying<code> -setdiscipline&#160;&quot; </code><code> scope discipline</code><code> &quot;.</code> Use<code> -disres default </code>or<code> -disres detailed </code>to specify the discipline resolution process to use.</p>
</td>
</tr>
</tbody></table></div>

<p>For example, you might have a design that contains a SPICE or Verilog-AMS block sandwiched between two digital blocks with known and clearly-defined boundaries between analog and digital.</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305236052/305236059.png" data-linked-resource-container-id="305236052" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap7.17.1.3.png" data-linked-resource-id="305236059" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305236052/305236059.png" width="640px" /></span></p>

<p>Using ordinary discipline resolution without scopes, analog disciplines might propagate into domainless nets within the digital blocks. The following scoped options restrict such movement and allow the elaborator to insert connect modules at the well-defined boundaries.</p>

<p>If<code> top.D1.A1 </code>is an analog behavioral block, such as Verilog-AMS, you might use the following options to specify a discipline of<code> electrical </code>for domainless nets in<code> A1 </code>and to specify discrete disciplines for domainless nets in<code> D1 </code>and<code> D2.</code></p>

<p><code> -setdiscipline &quot;no_dr inst-Top.D1- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1- electrical&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1.D2- logic2&quot; </code></p>

<p>If<code> top.D1.A1 </code>is a SPICE block introduced through an <code>amsd</code>&#160;block or a <code>modelpath</code>&#160;setting, there is no need to specify the discipline because the use of the <code>amsd</code>&#160;block or modelpath setting indicates that the SPICE or Verilog-A block is an <code>analog</code>&#160;block of the<code> electrical </code>discipline. In this case, you need to specify settings only for the digital blocks.</p>

<p><code> -setdiscipline &quot;no_dr inst-Top.D1- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1.D2- logic2&quot; </code></p>

<p>To turn off discipline resolution completely, you might use the<code> no_dr </code>value at the top scope of the design. You can achieve the same effect by using the<code> -disres none </code>option.</p>

<p><code> -setdiscipline &quot;no_dr cell-Top- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1- logic1&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1- electrical&quot;<br />-setdiscipline &quot;no_dr inst-Top.D1.A1.D2- logic2&quot; </code></p>

<p>Turning off discipline resolution speeds up elaboration but leaves you with the responsibility of identifying the partitions that require connect module insertion.</p>
<h5 id="Elaborating-NotesonSpecifyingDisciplinesforMixedVerilog-AMS/VHDL-AMSDesignssetdisciplineNotes1040141">Notes on Specifying Disciplines for Mixed Verilog-AMS/VHDL-AMS Designs<span class="confluence-anchor-link" id="Elaborating-setdisciplineNotes"></span><span class="confluence-anchor-link" id="Elaborating-1040141"></span></h5>
<p>For the<code> INST </code>form,</p>

<p><code>-setdiscipline &quot;INST-<em>hierarchical_instance_name - discipline_name</em>&quot;</code></p>

<p>you can use<code> : </code>or<code> . </code>to delimit each unit in the<code> hierarchical_instance_name </code>such that the following two statements have the same effect:</p>

<p><code> -setdiscipline &quot;inst-top.vh.ve.vh.ve- logic2&quot; </code></p>

<p><code> -setdiscipline &quot;inst-top:vh:ve:vh:ve- logic2&quot; </code></p>

<p>When VHDL-AMS is the top-level instance, you can use<code> : </code>to represent the top-level entity (instead of its name). For example, if you had a Verilog-AMS instance,<code> ve_1 </code>, in a VHDL-AMS top-level entity,<code> VHDL_TOP </code>, you specify the full path as<code> :ve_1 </code>or<code> .ve_1 </code>:</p>

<p><code> -setdiscipline &quot;inst-:ve_1- logic2&quot; </code></p>

<p><code> -setdiscipline &quot;inst-.ve_1- logic2&quot; </code></p>

<p>Scope matching rules depend on the language for each level of the hierarchy: For VHDL-AMS, scope matching rules are case-insensitive; for Verilog-AMS, scope matching rules are case-sensitive. In the following example, scope matching rules are case-insensitive because<code> vh </code>is a VHDL-AMS instance that contains Verilog-AMS instances<code> ve1 </code>and<code> ve2 </code>, so both of these paths are the same:</p>

<p><code> top.vh.VE1.vh2.VE2 // case-insensitive scope matching rules (vh is VHDL) </code></p>

<p><code> top.vh.ve1.vh2.ve2 // these two paths are the same </code></p>

<p>In the following example, scope matching rules are case-sensitive because the top-level unit is Verilog-AMS, so these two paths are not the same:</p>

<p><code> top.vh.VE1.vh2.VE2 // case-sensitive scope matching rules (Verilog-AMS top) </code></p>

<p><code> top.VH.ve1.vh2.ve2 // these two paths are not the same (vh is different from VH) </code></p>

<p>For the<code> CELL </code>form,</p>

<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;font-size: small;">&quot;CELL-<code> lib_name.</code><code> cell_name </code>:<code> view_name </code>-<code> discipline_name </code>&quot;</span></p>

<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;font-size: small;">&quot;CELL-<code> lib_name.</code><code> cell_name </code>-<code> discipline_name </code>&quot;</span></p>

<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;font-size: small;">&quot;CELL-<code> cell_name </code>-<code> discipline_name </code>&quot;</span></p>

<p>You must use a dot character (<code>.</code>) between the library and cell names, and colon (<code>:</code>) to delimit the view name. (The colon and dot characters are only interchangeable for the<code> INST </code>form.) As with the<code> INST </code>form, scoping rules depend on the language of the parent design unit. For example, the following two cell specifiers are the same because the parent design unit is VHDL-AMS, so case-insensitive scope matching rules apply:</p>

<p><code> WORKLIB.VHDL_ENTITY:ARCH // case-insensitive scope matching rules apply </code></p>

<p><code> worklib.vhdl_entity:arch // so these two cells are the same </code></p>

<p>The following two cell specifiers are not the same because the parent design unit is Verilog-AMS, so case-sensitive scope matching rules apply:</p>

<p><code> WORKLIB.VE_TOP:MODULE // case-sensitive scope matching rules apply </code></p>

<p><code> worklib.ve_top:module // so these two cells are not the same </code></p>
<h5 id="Elaborating-SettingBDRSpecificationsonVerilog-XLTypeLibrariesBDR_settings">Setting BDR Specifications on Verilog-XL Type Libraries<span class="confluence-anchor-link" id="Elaborating-BDR_settings"></span></h5>
<p>Block-based discipline resolution (BDR) can be applied to Verilog-XL type libraries by using the<code> VLIB </code>and<code> YLIB </code>BDR directives. The<code> VLIB </code>and<code> YLIB </code>BDR directives are used in conjunction with the xrun/xmelab<code> -v &lt;</code><code>XL_library_file</code><code>&gt; </code>and<code> -y &lt;</code><code>XL_library_directory</code><code>&gt; </code>options and are used to define the BDR settings for components in these libraries. These extensions are supported in the<code> -setdiscipline </code>and<code> -scope_discipline </code>options in the following format:</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 645.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="111">
<p>Specification Type</p>
</th><th class="confluenceTh" valign="middle" width="533">
<p>Option Format</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);"> VLIB </span></p>
</td>
<td class="confluenceTd" valign="top">
<p>-setdiscipline &quot;vlib-&lt;<code>XL_library_file</code>&gt;- &lt;<code>discipline</code>&gt;&quot;</p>

<p>-scope_discipline &quot;vlib-&lt;<code>XL_library_file</code>&gt;- &lt;<code>discipline</code>&gt;&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);"> YLIB </span></p>
</td>
<td class="confluenceTd" valign="top">
<p>-setdiscipline &quot;ylib-&lt;<code>XL_library_directory</code>&gt;- &lt;<code>discipline</code>&gt;&quot;</p>

<p>-scope_discipline &quot;ylib-&lt;<code>XL_library_directory</code>&gt;- &lt;<code>discipline</code>&gt;&quot;</p>
</td>
</tr>
</tbody></table></div>

<p>where<code> &lt;</code><code>XL_library_file</code><code>&gt; </code>maps to the associated<code> -v &lt;</code><code>XL_library_file</code><code>&gt; </code>and<code> &lt;</code><code>XL_library_directory</code><code>&gt; </code>maps to the associated<code> -y &lt;</code><code>XL_library_directory</code><code>&gt;.</code></p>

<p>Wildcards are not supported for this feature.</p>
<h4 id="Elaborating--use5x4vhdlOptionuse5x4vhdloption1046823">-use5x4vhdl Option<span class="confluence-anchor-link" id="Elaborating-use5x4vhdloption"></span><span class="confluence-anchor-link" id="Elaborating-1046823"></span></h4>

<p>Specifies that configurations apply to VHDL as well as Verilog-AMS, and that configurations take precedence over VHDL default binding and other searches. However, any configuration rules included in the VHDL source, such as<code> use </code>clauses, take precedence over the configuration.</p>

<p>Be aware, that if you plan to use a configuration, your design units must be compiled with the<code> -USe5x </code>command-line option. For more information, see &quot;<a href="Appendix_E__Using_the_Three-Step_Flow.html#AppendixE:UsingtheThree-StepFlow-1038007">Using a Configuration</a>&quot;.</p>
<h4 id="Elaborating--wreal_resolutionOptionwreal_resolutionOption1033185">-wreal_resolution Option<span class="confluence-anchor-link" id="Elaborating-wreal_resolutionOption"></span><span class="confluence-anchor-link" id="Elaborating-1033185"></span></h4>

<p>Specifies the<code> wreal </code>resolution function you want the elaborator to use.</p>

<p>Valid Values:</p>
<div class="table-wrap"><table border="0" cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 659.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="96">
<p>Setting</p>
</th><th class="confluenceTh" valign="middle" width="562">
<p>Description</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code> default </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Default setting</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> fourstate </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Verilog 4-state logic resolution algorithm</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> sum </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Summation of all drivers</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> avg </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Average of all drivers</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> min </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Minimum value of all drivers</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> max </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Maximum value of all drivers</p>
</td>
</tr>
</tbody></table></div>

<p>See &quot;<a href="Real_Number_Modeling.html#RealNumberModeling-1049176">Selecting a wreal Resolution Function</a>&quot; for more information.</p>
<h3 id="Elaborating-ExamplexmelabCommandLines1048853">Example xmelab Command Lines<span class="confluence-anchor-link" id="Elaborating-1048853"></span></h3>

<p>The following command includes the<code> -MEssages </code>option, which prints elaborator messages:</p>

<p><code> xmelab -messages top </code></p>

<p>The following example includes the<code> -LOGfile </code>option, which renames the log file from<code> xmelab.log </code>to<code> top_elab.log </code>:</p>

<p><code> xmelab -messages -logfile top_elab.log top </code></p>

<p>In the following example, the<code> -ERrormax </code>option tells the elaborator to abort after 10 errors:</p>

<p><code> xmelab -messages -errormax 10 top </code></p>

<p>The following example uses the<code> -File </code>option to include a file called<code> xmelab.args </code>, which contains a set of elaborator command-line options:</p>

<p><code> xmelab -file xmelab.args top </code></p>

<p>The following example uses the<code> -SDF_Cmd_file </code>option to specify an SDF command file called<code> dcache_sdf.cmd.</code> Using this option overrides the automatic SDF annotation to Verilog portions of the design. The command file contains commands that control SDF annotation. For details on SDF annotation, see the &quot;SDF Timing Annotation&quot; chapter, in<span style="color: rgb(0,0,0);"> Cadence Verilog Simulation User Guide.</span></p>

<p><code> xmelab -messages -sdf_cmd_file dcache_sdf.cmd top </code></p>

<p>The following example illustrates how to use the<code> -modelpath </code>option to elaborate modules that use primitives:</p>

<p><code> xmelab -modelpath &quot;simp_res.m&quot; 2bit_adder.v </code></p>

<p>The following example illustrates how to use a configuration file. In this example, the configuration file is the first design unit specified on the command line, so the simulation snapshot, by default, goes into the view directory of the configuration. As a result, there is no need to explicitly specify the snapshot directory with the<code> -SNapshot </code>option.</p>

<p><code> xmelab -use5x4vhdl myconfig.cfg another.top </code></p>
<h2 id="Elaborating-Usinghdl.varVariableswithxmelab1034920">Using hdl.var Variables with xmelab<span class="confluence-anchor-link" id="Elaborating-1034920"></span></h2>

<p><code> xmelab </code>uses the following<code> hdl.var </code>variables. For additional information, see &quot;hdl.var Variables&quot; in the&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../ElaboratorOptions/elab_opts.html">&quot;Elaboration Command-Line Options&quot;</a>&#160;</span>book.</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="193">
<p>hdl.var Variables Used by xmelab</p>
</th><th class="confluenceTh" valign="middle" width="455">
<p>Description</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code> MODELPATH</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the SPICE or Spectre source files for the models used in your design.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> XMELABOPTS </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sets elaborator command-line options.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> LIB_MAP </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the list of libraries to search, and the order in which to search them, when the elaborator resolves instances.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> VIEW_MAP </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the list of views to search, and the order in which to search them, when resolving instances.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> WORK </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the work library. The elaborator uses this variable only for VHDL default binding.</p>
</td>
</tr>
</tbody></table></div>
<h2 id="Elaborating-UsingtheSimulationFrontEnd(SFE)ParserSFE1039791">Using the Simulation Front End (SFE) Parser<span class="confluence-anchor-link" id="Elaborating-SFE"></span><span class="confluence-anchor-link" id="Elaborating-1039791"></span></h2>

<p>The AMS Designer simulator uses the simulation front end (SFE) analog parser. With the SFE parser, the Spectre and UltraSim solvers of the AMS Designer simulator use the same analog parser as the Spectre circuit simulator. The SFE parser provides enhanced performance and additional features, including the option to run in 64-bit mode.</p>
<div>
<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>If you currently use the AMS Designer simulator with the old Spectre parser and are upgrading from a version prior to IUS 6.11, you need to review important information about &quot;<a href="#Elaborating-1045098">Migrating from the Old Spectre Parser</a>&quot; so that you can evaluate the differences between the old Spectre parser and the SFE parser carefully. If you have any questions, contact Cadence.</p>
</div>
</div>

<p><br /></p>
</div>
<h3 id="Elaborating-FeaturesoftheSFEParser">Features of the SFE Parser</h3>

<p>The SFE parser provides:</p>
<ol><li>
<p>Native support for Spectre, SPICE, and HSPICE input files, including Spectre netlist compiled functions (<a href="Glossary.html#Glossary-1034080">NCF</a>s)</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>See &quot;Netlist Compiled Functions (NCFs)&quot; in the<span style="color: rgb(0,0,0);">&#160;<em>Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide</em>&#160;</span>for more information.</p>
</div>
</div>
</li><li>Simplified input commands with no need to run the Spectre preprocessor (see<a href="#Elaborating-1045003"> &quot;Using Simplified Input Commands with the Simulation Front End Parser&quot; </a>for an example)</li><li>Support for elaborating and simulating top-level instances and analyses in model files and analog control files</li><li>Support for instances of structural Verilog-A included using an<code> ahdl_include </code>statement in SPICE and Spectre blocks (see also &quot;<a href="#Elaborating-1044780">Including Structural Verilog-A in a Spectre Netlist</a>&quot;)</li><li>Support for hierarchical identifiers that allow you to connect to an internal node of a subcircuit</li><li>Support for SPICE-syntax identifiers so that instance, node, and parameter names can contain characters such as<code> # </code>,<code> @ </code>, and<code> | </code></li><li>Support for several global node statements in a design</li><li>Support for mixed Spectre and SPICE syntaxYou can include both the Spectre and SPICE languages in a design, as long as you insert the appropriate simulator language switch (<code> lang </code>). The parser checks SPICE language syntax to verify compliance with language requirements.</li><li>Support for SPICE-syntax model binning so that you can bin models according to geometry and size</li><li>Support for compiled C flow to boost performance, particularly when you use Verilog-A to model CMOS devices such as MOSFETs, resistors, and capacitors.The software compiles Verilog-A modules and<code> bsource </code>devices that you include in a Spectre or SPICE file using an<code> ahdl_include </code>statement during simulation.</li><li>Support for the AMS Designer simulator in your verification flow</li><li>Support for SPICE and Spectre user-defined functions only on analog instances inside Verilog-AMS modules (see &quot;<a href="#Elaborating-1044943">Using SPICE and Spectre User-Defined Functions</a>&quot;)</li><li>Support for paramsets (for Verilog-A only)Paramsets provide a convenient way to collect parameter values so that a particular instance need only specify overrides specifically required for that instance.</li><li>Consistent waveform formatsThe SFE parser uses the&#160;<a href="Glossary.html#Glossary-1034354">SST2</a>&#160;format for waveforms you request using both Tcl probes and analog control file statements. You can use the<code> rawfmt </code>option to output data in other formats such as<code> wdf </code>or<code> fsdb.</code></li></ol><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>While the software changes the names of Verilog-AMS modules, nets, and variables belonging to analog behavioral blocks, you can continue to reference these objects using their original names in Tcl<code>&#160;probe&#160;</code>and<code>&#160;value&#160;</code>commands.</p>
</div>
</div>
<h3 id="Elaborating-IncludingStructuralVerilog-AinaSpectreNetliststructuralVerilogA1044780">Including Structural Verilog-A in a Spectre Netlist<span class="confluence-anchor-link" id="Elaborating-structuralVerilogA"></span><span class="confluence-anchor-link" id="Elaborating-1044780"></span></h3>

<p>Using the AMS Designer simulator with the simulation front end (SFE) parser, you can include instances of structural Verilog-A in SPICE and Spectre blocks using an<code> ahdl_include </code>statement. A structural module is one that instantiates another module.</p>

<p>The following file (<code> res.va </code>) contains module<code> res </code>and module<code> vastruct.</code> Because module<code> vastruct </code>instantiates module<code> res </code>, it is a structural module.</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">// res.va -- Verilog-A file containing a structural module, vastruct 

`include &quot;discipline.vams&quot;
`include &quot;constants.vams&quot;

module res(vp, vn);
inout vp, vn;
electrical vp, vn;
parameter real r = 0;
&#160;&#160;&#160;&#160;analog begin
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;V(vp, vn) &lt;+ r*I(vp, vn);
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;$display(&quot;Verilog-A resistor:\n&quot;);
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;$display(&#160;&#160;&#160;&#160;&quot;Voltage=%f, Current=%f\n&quot;, V(vp, vn), I(vp, vn));
&#160;&#160;&#160;&#160;end
endmodule

module vastruct(p, n);&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;// structural Verilog-A module
inout p; electrical p;
inout n; electrical n;
parameter real r=0;
&#160;&#160;&#160;&#160;res #(.r(r)) Rva (p, n);&#160;&#160;// instantiates module res
endmodule</pre>
</div>
</div>

<p><code>You can include the file containing the structural module in a Spectre netlist file using the<code> ahdl_include </code>statement as follows:</code></p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">global gnd
simulator lang=spectre
ahdl_include &quot;res.va&quot; // Includes a structural Verilog-A module

subckt sub (p n)
parameters r=500
&#160;&#160;&#160;&#160;Rsp p int1 resistor r = r
&#160;&#160;&#160;&#160;Rva int1 n vastruct r=r // Instantiates the structural Verilog-A module
ends</pre>
</div>
</div>

<p>You can elaborate this design structure using the SFE parser.</p>
<h3 id="Elaborating-UsingSPICEandSpectreUser-DefinedFunctions1044943">Using SPICE and Spectre User-Defined Functions<span class="confluence-anchor-link" id="Elaborating-1044943"></span></h3>

<p>Using the AMS Designer simulator with the simulation front end (SFE) parser, you can have SPICE and Spectre user-defined functions on analog instances inside Verilog-AMS modules. For example:</p>

<p><code> module foo<br /> &#160;&#160;&#160;&#160;...<br /> &#160;&#160;&#160;&#160;vsource #(.dc(spiceUDF(5.0)) v1(in, out);<br /> &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;// spiceUDF is a user-defined function inside SPICE<br />&#160;&#160;&#160;&#160;...<br /> endmodule </code></p>

<p>You might use such a function in the calculation of instance parameter values such as<code> ps</code>,<code> pd</code>,<code> ad</code>, or<code> as.</code> For example, you might define a function<code> f_mod </code>as</p>

<p><code> real f_mod(real a, real b) {<br />&#160;&#160;&#160;&#160;return (a-b*int((a+0.5)/b)) ;<br />} </code></p>

<p>and use this function in the calculation of instance parameter<code> ad </code>like this:</p>

<p><code> ad=f_mod*iPar(&quot;l&quot;) </code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You cannot mix a user-defined function with a digital function in an expression.</p>
</div>
</div>
<h3 id="Elaborating-UsingSimplifiedInputCommandswiththeSimulationFrontEndParser1045003">Using Simplified Input Commands with the Simulation Front End Parser<span class="confluence-anchor-link" id="Elaborating-1045003"></span></h3>

<p>Using the AMS Designer simulator with the simulation front end (SFE) parser, you do not need to run the Spectre preprocessor and the input commands are simpler.</p>

<p>An example of a simplified elaboration command is:</p>

<p><code> xmelab -MODELPATH subckts.m </code></p>
<h3 id="Elaborating-MigratingfromtheOldSpectreParsermigrating1045098">Migrating from the Old Spectre Parser<span class="confluence-anchor-link" id="Elaborating-migrating"></span><span class="confluence-anchor-link" id="Elaborating-1045098"></span></h3>

<p>If you were using the old Spectre parser in a previous release, you should be aware of the following differences when using the simulation front end (SFE) parser, which is turned on by default:</p>
<ul><li>The SFE parser creates instances of<code> _cds_internal_modules_ </code>for analog blocks.</li><li>The SFE parser publishes global signals from<code> cds_globals </code>to the top scope using names that are different from those that the old parser used.</li><li>Supply sensitivity values do not propagate to connect modules when you use the SFE parser.</li><li>The following VHDL-AMS features are not available when you run the AMS Designer simulator with the SFE parser:<ul><li>The<code> -delta </code>option to the Tcl&#160;<span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a href="Appendix_B__Tcl-Based_Debugging.html#AppendixB:Tcl-BasedDebugging-1033517">run</a>&#160;</span>command</li><li>Break statements using break lists</li><li>Configuration declarations</li><li>The<code> === </code>operator</li></ul></li></ul><h2 id="Elaborating-BindingduringElaboration1047632">Binding during Elaboration<span class="confluence-anchor-link" id="Elaborating-1047632"></span></h2>

<p>Binding is the process of selecting which design units are instantiated at each location in the design hierarchy. A design unit might be a module,&#160;<a href="Glossary.html#Glossary-1036267">UDP</a>&#160;, or analog (SPICE or Spectre) block. The elaborator binds each design unit that you instantiate in another, higher-level design block (such as a module) to a particular Library.Cell:View.</p>

<p>You can find information on the following binding mechanisms in&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../ElaboratorOptions/elab_opts.html">&quot;Elaboration Command-Line Options&quot;</a>&#160;</span>book.</p>
<ul><li>The&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html#defaultbinding">default binding mechanism</a></span></li><li>The&#160;<span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../Elaborating/elaborating.html#bindingoption">xmelab -binding</a>&#160;</span>option, which you can use to force the binding of a cell to a particular library and view</li><li>The&#160;<span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../Elaborating/elaborating.html#uselibdirective">`uselib</a>&#160;</span>compiler directive, which lets you override the default binding mechanism and all command-line options</li><li>
<p>The&#160;<span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../ElaboratorOptions/elab_opts.html#ncelab_modelpath">xmelab -modelpath</a>&#160;</span>option, which lets you specify SPICE or Spectre source files for the models to be used in a specified scope and in scopes below the specified scope</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>See also <a href="#Elaborating-1037512">&quot;-modelpath Option&quot;</a>.</p>
</div>
</div>
</li></ul>
<p>These binding mechanisms do not apply to the top-level modules that you specify on the command line. See &quot;<a href="#Elaborating-1045754">Specifying Design Units for Elaboration</a>&quot; for information on the rules for selecting a Library.Cell:View for top-level modules.</p>

<p>For the AMS Designer simulator, the binding priorities are as follows (from highest to lowest):</p>
<ol><li>The following subset of analog primitives from the Verilog-AMS LRM or any analog block (defined as a SPICE netlist or Verilog-A module) you specify using the&#160;<code>sourcefile</code>property in&#160;<code>amsd.scs</code>:<br /><code>resistor</code><br /><code> capacitor </code><br /><code>inductor </code><br /><code>tline </code><br /><code>vcvs</code><br /><code> vccs</code></li><li>5x config rules</li><li><code> -modelpath </code>setting</li></ol><h2 id="Elaborating-EnablingRead,Write,orConnectivityAccesstoDigitalSimulationObjects1033476">Enabling Read, Write, or Connectivity Access to Digital Simulation Objects<span class="confluence-anchor-link" id="Elaborating-1033476"></span></h2>

<p>By default, the elaborator enables full access to digital simulation objects in the VHDL portion of a design. In addition, you always have full access to analog objects.</p>

<p>However, the elaborator marks all digital objects in a Verilog-AMS design as having no read or write access and disables access to connectivity (load and driver) information. Turning off these three forms of access allows the elaborator to perform a set of optimizations that can dramatically improve the performance of the digital solver.</p>

<p>The only exceptions to this default mode are digital objects that are used as arguments to user-defined system tasks or functions. These objects are automatically given read, write, and connectivity access. By default, no access is given to objects that are used as arguments to built-in system tasks or functions. Using a construct that does not have a value (a module instance, for example) as an argument has no effect on access capabilities.</p>

<p>Generating a snapshot with limited visibility into simulation constructs and running the simulation in<span style="color: rgb(0,0,0);"> regression </span>mode has significant performance advantages. However, turning off access to the HDL data structures imposes the following limitation: You cannot access simulation objects from a point outside the HDL code, through Tcl commands or through PLI.</p>

<p>The following topics are discussed in&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html#enable_access">&quot;Enabling Read, Write, or Connectivity Access to Simulation Objects&quot;</a>&#160;</span>in the<em><span style="color: rgb(0,0,0);"> ElaborationCommand-Line Options </span></em>book.</p>
<ul><li>The limitations imposed by running in regression mode</li><li>How to turn on read, write, and connectivity access by using the following elaborator (<code> xmelab </code>) command-line options:<ul><li><span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../Elaborating/elaborating.html#usingaccess">-ACCEss</a></span><span style="color: rgb(0,0,0);">: Use this option to specify the access capability for all objects in the design. </span></li><li><span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;"><a class="message-url" href="../Elaborating/elaborating.html#usingafile">-AFile</a></span><span style="color: rgb(0,0,0);">: Use this option to include an access file in which you specify the access capability for particular instances and portions of the design. See also&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html#generatingaccessfile">&quot;Generating an Access File&quot;</a>&#160;</span>for information about how to generate an access file automatically.</span></li></ul></li><li><span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html#guidelinesforaccess">General guidelines</a>&#160;</span>for setting access control</li></ul><h2 id="Elaborating-SelectingaDelayMode1033550">Selecting a Delay Mode<span class="confluence-anchor-link" id="Elaborating-1033550"></span></h2>

<p>Delay modes let you alter the delay values specified in yourmodels by using command-line options and compiler directives. You can ignore all delays specified in your model or replace all delays with a value of one simulation time unit. You can also replace delay values in selected portions of the model.</p>

<p>You can specify delay modes on a global basis or on a module basis. If you assign a specific delay mode to a module, all instances of that module simulate in that mode. The delay mode of each module is determined at elaboration time and cannot be altered dynamically.</p>

<p>For details on selecting and using delay modes, see &quot;Selecting a Delay Mode&quot; in the&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html">&quot;Elaborating the Design With xmelab&quot;</a>&#160;</span>chapter of the <em>Elaborating Your Design book</em>.</p>
<h2 id="Elaborating-1031422SettingPulseControls"><span class="confluence-anchor-link" id="Elaborating-1031422"></span>Setting Pulse Controls</h2>

<p>In the AMS Designer simulator, both module path delays and interconnect delays are simulated as transport delays by default. There is no command-line option to enable the transport delay algorithm. You must, however, set pulse control limits to see transport delay behavior. If you do not set pulse control limits, the software sets them equal to the delay by default; no pulse having a shorter duration than the delay passes through.</p>

<p>Full&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html#set_pulse">pulse control</a>&#160;</span>is available for both types of delays. You can</p>
<ul><li>Set global pulse control for both module path delays and interconnect delays</li><li>Set global pulse limits for module path delays and interconnect delays separately in the same simulation</li><li>Narrow the scope of module path pulse control to a specific module or to particular paths within modules using the<code> PATHPULSE$ </code>specparam</li><li>Specify whether you want to use<span style="color: rgb(0,0,0);"> On-Event </span>or<span style="color: rgb(0,0,0);"> On-Detect </span>pulse filtering</li></ul>
<p>For more information, see<span style="color: rgb(0,0,255);"><a class="message-url" href="../Elaborating/elaborating.html#set_pulse">&quot;Setting Pulse Controls&quot;</a></span>in the<em><span style="color: rgb(0,0,0);"> Elaboration Your Design&#160;</span></em>book.</p>
<h2 id="Elaborating-UsingtheIncrementalElaborationFeatureIncremental_Elaboration_Feature">Using the Incremental Elaboration Feature<span class="confluence-anchor-link" id="Elaborating-Incremental_Elaboration_Feature"></span></h2>

<p>Incremental Elaboration is a technology that enables you to partition the design into sections based on the stability of the code. Parts of the design that are stable, or require only occasional changes, are placed into one or more partitions (primary partition), while parts of the design that undergo frequent changes are placed into a separate partition (incremental partition). Each partition is elaborated separately into a snapshot, and the snapshots are then combined at simulation time. When a change is made, only the affected partition has to be re-elaborated.</p>

<p>Incremental Elaboration is also enabled for designs containing mixed-signal behavior (either AMS or DMS). Verilog-AMS is supported in primary partitions with the following restrictions:</p>
<ul><li>Verilog-AMS is not allowed in the top-level modules of a primary partition, if the module has ports.</li><li>Verilog-AMS is not allowed in modules containing instances that are left unbound using the <code>-incrbind</code> option.</li><li>SV-DC interconnect nets are not allowed in modules containing instances that are left&#160;unbound using the <code>-incrbind</code> option.</li><li>Wires in a top-level module of a primary partition do not coerce to <code>electrical</code> or <code>wreal</code>, if&#160;the module has ports.</li><li>Wires in modules containing instances that are left unbound using the<code> -incrbind</code>option do not coerce to <code>electrical</code> or <code>wreal</code>.</li></ul>
<p>Verilog-AMS is supported in incremental partitions with the following restrictions:</p>
<ul><li>Verilog-AMS is not allowed in modules that bind to unbound instances in a primary&#160;partition.</li><li>Verilog-AMS is not allowed in modules containing instances that bind to primary&#160;partitions.</li><li>SV-DC interconnect nets are not allowed in modules containing instances that bind to&#160;primary partitions.</li><li>Wires in modules that bind to unbound instances in a primary partition do not coerce to&#160;electrical or wreal.</li><li>Wires in modules containing instances that bind to primary partitions do not coerce to&#160;electrical or wreal.</li></ul><h3 id="Elaborating-Examples"><strong>Examples</strong></h3>
<h4 id="Elaborating-PartitioningforUVMTestModifications">Partitioning for UVM Test Modifications</h4>

<p>Consider the following diagram where <code>tb_top</code> and <code>dut</code> are the primary partitions and tester is the incremental partition.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305236052/305236056.png" data-linked-resource-container-id="305236052" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2018-8-14_9-30-1.png" data-linked-resource-id="305236056" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="76" src="attachments/305236052/305236056.png" /></span></p>

<p>Here are how the restrictions apply for this example:</p>
<ul><li>Verilog-AMS is not allowed in <code>tb_top</code></li><li>Verilog-AMS is not allowed in <code>tester</code></li><li>Wires in tb_top does not coerce to <code>electrical</code> or <code>wreal</code></li><li>Wires in tester does not coerce to <code>electrical</code> or <code>wreal</code></li><li>SV-DC interconnect nets are not allowed in <code>tb_top</code></li></ul><h4 id="Elaborating-PartitioningforaStableDUT">Partitioning for a Stable DUT</h4>

<p>Consider the following diagram where <code>dut_top</code> is the primary partition and <code>tb_top</code> and <code>tb</code> are incremental partitions.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305236052/305236055.png" data-linked-resource-container-id="305236052" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2018-8-14_9-32-54.png" data-linked-resource-id="305236055" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="76" src="attachments/305236052/305236055.png" /></span></p>

<p>Here are how the restrictions apply for this example:</p>
<ul><li>Verilog-AMS is not allowed in <code>tb_top</code></li><li>Verilog-AMS is not allowed in the top-level of <code>dut_top</code></li><li>Wire in the top-level of dut_top does not coerce to <code>electrical</code> or <code>wreal</code></li><li>Wires in tb_top does not coerce to <code>electrical</code> or <code>wreal</code></li><li>SV-DC interconnect nets are not allowed in <code>tb_top</code></li></ul><h4 id="Elaborating-FlexiblePartitioningforComplexSOCs">Flexible Partitioning for Complex SOCs</h4>

<p>In the following diagram, <code>tb_top</code> and SOC are one primary partition, while <code>IP1</code>, <code>IP2</code>, and <code>IP3</code> are individual primary partitions.</p>

<p>Here are how the restrictions apply for this example:</p>
<ul><li>Verilog-AMS is not allowed in top-levels of <code>IP1</code>, <code>IP2</code>, or <code>IP3</code></li><li>Wires in top-levels of <code>IP1</code>, <code>IP2</code>, or <code>IP3</code> does not coerce to <code>electrical</code> or <code>wreal</code></li><li>Verilog-AMS is not allowed in the modules in SOC which instantiate <code>IP1</code>, <code>IP2</code>, and&#160;<code>IP3</code></li><li>Wires in the modules in SOC, which instantiate <code>IP1</code>, <code>IP2</code>, and <code>IP3</code>, does not coerce to <code>electrical</code> or <code>wreal</code>
<p>• SV-DC interconnect nets is not allowed in the modules in SOC which instantiate <code>IP1</code>,&#160;<code>IP2</code>, and <code>IP3</code></p>
</li></ul><h3 id="Elaborating-UnsupportedScenarios">Unsupported Scenarios</h3>

<p>The following are the unsupported scenarios:</p>
<ul><li>The <code>-autospiceoomr</code>, <code>-autoxspice</code>, <code>-ignore_spice_oomr</code> command-Line Options to manage Out-of-Module References to SPICE in digital statements</li><li>Low power mixed-signal verification scenarios</li><li>VHDL terminal port and VHDL AMS on primary top</li><li>Array of instances</li><li>Discipline resolution at partition boundary port or net</li><li>AutoMSIE functionality in incremental elaboration</li><li>The <code>-spicetop</code> option to run a SPICE-on-Top design</li><li>AMS Virtuoso use model</li></ul><h3 id="Elaborating-Limitations">Limitations</h3>

<p>Currently, the following limitations exist in incremental elaboration:</p>
<ul><li>Inherited connections must resolve to a net in the same partition as they exist either&#160;through defaults or through overrides. This prevents discipline resolution from&#160;propagating across the partition boundary; and, also eliminates the need for an interface&#160;element across the partition boundary. This requires that the global power supply nets in&#160;the cds_globals module to be included as another top-level module in the primary&#160;partition.</li><li>Generating an <code>ieinfo</code> report during primary elaboration is not supported. When an&#160;<code>ieinfo</code> report is requested during the final elaboration, the list of interface elements also&#160;include the ones from the primary partition. In addition, the hierarchical paths in the&#160;report is adjusted to the full path in the final design.</li><li>The <code>-amspartinfo</code> option is currently not supported.</li><li>Mulitple xrun flows are not supported for SPICE configurations.</li><li>OOMR connection in incremental partition referring to an object of type <code>electrical</code>, <code>wreal</code>, <code>wudn</code> in the primary partition or vice versa.</li><li>OOMR connection in incremental partition referring to an object of type <code>analog</code>, <code>coerced wreal</code>, or <code>coerced UDN</code> in the primary partition or vice versa.</li><li>OOMR connection to analog node in elaborated primary boundary.</li><li>Analog OOMR connection to elaborated primary boundary or through internal <code>top_externs</code> module.</li><li>Cross-partition mixed signal OOMR as a port connection to bidirectional trangate.</li><li>Out of Primary References (OOPRs) from one primary partition to another.</li><li>Connect modules at partition boundary.</li><li>SystemVerilog interconnects at partition boundary.</li><li>Coercion of <code>wreal</code> and <code>electrical</code> nets at partition boundary.</li><li>Verilog-AMS module with ports as primary or incremental snapshot.</li><li>SystemVerilog <code>wire</code> connect to VHDL <code>real</code> port at partition boundary.</li><li>An incremental instantiate primary flow with an instance-based setting in the AMSD block, such as a config card or <code>ie</code> card to do BDR setting, is not supported in primary elaboration. Instead, you must use the relative path of primary top.</li><li>Programmable RNM coercion.</li><li>Bind statement in incremental partition and bind target in primary partition.</li><li>SV bind statements on SPICE blocks (with <code>-xmcbind</code>) on a spice internal node.</li><li>AMS and DMS nets cannot be declared or resolved across partition boundary.</li><li>SV wire connect to VHDL real port at partition boundary.</li><li>SPICE configurations in primary partition under multiple run mode.</li><li>Back to Back interface elements (IE) at partition boundary.</li><li>Binding of Verilog AMS module to primary or incremental snapshot target modules.</li></ul><h2 id="Elaborating-IncrementalElaborationatSV-RNMPartitionBoundaryIncremental_Elaboration_at_SV-RNM">Incremental Elaboration at SV-RNM Partition Boundary<span class="confluence-anchor-link" id="Elaborating-Incremental_Elaboration_at_SV-RNM"></span></h2>

<p>Incremental Elaboration is enabled for designs containing SystemVerilog User Defined Nettype (SV-UDN) ports at the partition boundaries. You can specify UDN ports at the primary partition boundary of a design; then, the UDN ports from the different secondary partitions are connected and merged into one simulation net.</p>

<p>Verilog-AMS and Spice instantiations can be instantiated within partitions; however, these ports are not allowed across partition boundary.</p>

<p>You must use the <code>-msie_nettype</code> command-line option to use SV-UDN ports at the partition boundaries.</p>

<p>The following example enables IE for the SV-UDN port type and <code>xrun</code> compiles the <code>top.sv</code> file. Module, <code>top</code> is the incremental partition and <code>driver1</code> is the primary partition:</p>

<p><code>xrun -clean top.sv -primtop driver -msie_nettype</code><br /><code>//top.sv</code><br /><code>//incremental</code><br /><code>module top;</code><br /><code> WUDNTYPE w;</code><br /><code> assign w = 1.1;</code><br /><code> driver1 d1(w);</code><br /><code>endmodule</code></p>

<p><code>//primary</code><br /><code>module driver1 (dr_1);</code><br /><code> input dr_1;</code><br /><code> WUDNTYPE dr_1;</code><br /><code>Endmodule</code></p>

<p>The following are the port types that are supported for incremental elaboration at SV-RNM partition boundary:</p>
<ul><li>sv wreal. For example:</li></ul><p style="margin-left: 60.0px;"><code>import cds_rnm_pkg::*;</code><br /><code>wrealsum w;</code><br /><code>or</code><br /><code>wrealavg w;</code></p>
<ul><li>nettype real with UDR. For example:</li></ul><p style="margin-left: 60.0px;"><code>function automatic real FUNC(input real drivers[]);</code><br /><code>begin</code><br /><code>FUNC = 1.0;</code><br /><code>foreach (drivers[j])</code><br /><code>begin</code><br /><code>$display(&quot;\nFUNC : drivers[%d] = {%f} &quot;, j, drivers[j]);</code><br /><code>FUNC += drivers[j];</code><br /><code>end</code><br /><code>end</code><br /><code>endfunction</code></p>
<p style="margin-left: 60.0px;"><code>// A nettype declaration with datatype</code><br /><code>nettype real WUDNTYPE with FUNC</code>;</p>
<ul><li>net type struct with one real filed, with UDR. For example:</li></ul><p style="margin-left: 60.0px;"><code>typedef struct {</code><br /><code> real V;</code><br /><code>} Rstruct;</code></p>
<p style="margin-left: 60.0px;"><code>function automatic Rstruct FUNC(input Rstruct drivers[]);</code><br /><code>begin</code><br /><code> FUNC = &#39;{1.0};</code><br /><code> foreach (drivers[j])</code><br /><code> begin</code><br /><code> $display(&quot;\nFUNC : drivers[%d] = {%f} &quot;, j, drivers[j].V);</code><br /><code> FUNC.V += drivers[j].V;</code><br /><code> end</code><br /><code>end</code><br /><code>endfunction</code></p>
<p style="margin-left: 60.0px;"><code>// A nettype declaration with datatype</code><br /><code>nettype Rstruct WUNDTYPE with FUNC;</code></p>
<ul><li>nettype struct with multiple fields. For example:</li></ul><p style="margin-left: 60.0px;"><code>typedef struct {</code><br /><code> real field1;</code><br /><code> real field2;</code><br /><code>}T;</code></p>
<p style="margin-left: 60.0px;"><code>// user-defined resolution function Tsum</code><br /><code>function automatic T Tsum (input T driver[]);</code><br /><code>begin</code><br /><code> Tsum.field1 = 0.0;</code><br /><code> Tsum.field2 = 0.0;</code><br /><code> foreach (driver[i])</code><br /><code> begin</code><br /><code> $display(&quot;driver[%d]{%f}{%f}&quot;, i, driver[i].field1, driver[i].field2);</code><br /><code> Tsum.field1 += driver[i].field1 ;</code><br /><code> Tsum.field2 += driver[i].field2 ;</code><br /><code> end</code><br /><code> $display(&quot;Tsum{%f}{%f}&quot;, Tsum.field1, Tsum.field2);</code><br /><code>end</code><br /><code>endfunction</code></p>
<p style="margin-left: 60.0px;"><code>// A nettype declaration with datatype and resolution function</code><br /><code>nettype T WUDNTYPE with Tsum;</code><br /><code>OR: </code><br /><code>import EE_pkg::*;</code><br /><code>EEnet w;</code></p>
<ul><li>
<p>nettype without UDR. For example:</p>
</li></ul><p style="margin-left: 60.0px;"><code>nettype real WUDNTYPE;</code></p>

<p>The following are the restrictions of using SV-UDN ports at the partition boundaries:</p>
<ul><li>If one side of the connect is UDN and the other side cannot be UDT (struct variable).</li><li>Wreal type in .vams connection is not supported. In such cases, you must transfer <code>.vams</code> to <code>.sv</code>; and, use SV Wreal.</li><li>Force and release on net/port across partition boundary.</li><li>Datatype connections such as real connect to non-real, udn connect to non-udn are not supported at partition boundaries.</li><li>Interconnect coercion to nettype that is already elaborated in primary partition is not supported.</li><li>Coercion of wreal and electrical nets at partition boundary.</li></ul><p style="margin-left: 60.0px;"><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Compiling.html" id="prev" title="Compiling">Compiling</a></em></b><b><em><a href="Simulating.html" id="nex" title="Simulating">Simulating</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>