
---------- Begin Simulation Statistics ----------
final_tick                               13973737990950                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141053                       # Simulator instruction rate (inst/s)
host_mem_usage                               17156228                       # Number of bytes of host memory used
host_op_rate                                   167657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7089.05                       # Real time elapsed on the host
host_tick_rate                                4031506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999934747                       # Number of instructions simulated
sim_ops                                    1188527145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028580                       # Number of seconds simulated
sim_ticks                                 28579558833                       # Number of ticks simulated
system.cpu0.committedInsts                         18                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1280622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         5073                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2549377                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         5073                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu0.num_fp_insts                           21                       # number of float instructions
system.cpu0.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1280468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         5141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2549076                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         5141                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu1.num_fp_insts                           21                       # number of float instructions
system.cpu1.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1280429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2549028                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4989                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu2.num_fp_insts                           21                       # number of float instructions
system.cpu2.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1280407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         4912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2549004                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         4912                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu3.num_fp_insts                           21                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu3.num_int_insts                           8                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       580773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1170092                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       305126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        683561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45138019                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54346002                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343298                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343298                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404201272                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343538                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  20534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153368                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765501                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.496151                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98353312                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618291                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12158348                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347155                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        66543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699385                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303151439                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74735021                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245118                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300055282                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        211257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       497451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       776734                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4092                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455436020                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299935188                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525721                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239432391                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.494751                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300006504                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312024987                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73202792                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.912922                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.912922                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53212      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86557286     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187450      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718249     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366043      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55939174     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869594      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012451      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950908     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615156      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300300402                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233478170                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453629228                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219944639                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224541705                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13904379                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046302                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          76621      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           620      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967543     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           34      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6644451     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285437      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168284      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3706239     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55150      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80673399                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246816855                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79990549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84614106                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303151439                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300300402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6000347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       136966                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9331275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85803936                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.499844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.822190                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21984955     25.62%     25.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5879120      6.85%     32.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7760814      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6917746      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9652238     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8689550     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8851308     10.32%     81.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5563774      6.48%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10504431     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85803936                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.499007                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169134                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1869305                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699385                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157754                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45134385                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54341458                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249978224                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            297125350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.343328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.343328                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        404165341                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       198326064                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  20413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153358                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2765331                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.495852                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98344917                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23616336                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       12142620                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75340970                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        64566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23697354                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    303126331                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74728581                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245757                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    300029657                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        211007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       502221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153419                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       781144                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4109                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        455378283                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            299909770                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525717                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        239400252                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.494455                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             299981064                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       311999198                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73197124                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.912668                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.912668                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53210      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86550667     28.82%     28.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187443      0.06%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55713447     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3365750      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55934039     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10868985      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4012214      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63945324     21.30%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19613456      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     300275414                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      233456157                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    453587845                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219925306                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    224522857                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13901705                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046297                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76388      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           625      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2967306     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           36      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6643263     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        285486      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168227      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3705296     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        55078      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80667752                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    246805679                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79984464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84608335                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         303126331                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        300275414                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6000819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136934                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9331368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85804057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.499548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.821463                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     21966251     25.60%     25.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5899128      6.88%     32.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7757659      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6920282      8.07%     49.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9660567     11.26%     60.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8690264     10.13%     70.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8851544     10.32%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5569626      6.49%     87.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10488736     12.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85804057                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.498716                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5168563                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1894903                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75340970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23697354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104149005                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45134485                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54341562                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249978224                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297125350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.343328                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.343328                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404165137                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198326029                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  21723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153354                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765346                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.495854                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98345086                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23616423                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       12104609                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75340739                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        66729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23697359                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303125327                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74728663                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245034                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300029807                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       485634                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153399                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       764698                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4085                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34487                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455401338                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299909788                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525721                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239413826                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.494455                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             299981099                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       311999680                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73197084                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.912668                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.912668                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53205      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86550330     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187419      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55713317     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3365756      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55934017     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10868751      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012271      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63945415     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19613481      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300274841                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233457374                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453589050                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219925264                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224522467                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13902783                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046300                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          76406      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           623      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967386     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           38      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6643711     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285299      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168249      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705806     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55265      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80667045                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    246803159                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79984524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84606693                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303125327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300274841                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5999815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       136997                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9329070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85802747                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.499595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.822218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21988607     25.63%     25.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5879439      6.85%     32.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7760241      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6917350      8.06%     49.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9649434     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8689040     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8851407     10.32%     81.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5566340      6.49%     87.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10500889     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85802747                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.498709                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5170933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1869986                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75340739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23697359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104149178                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45134394                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54341718                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249978224                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297125350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.343328                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.343328                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404165084                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198325967                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  20846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153357                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765359                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.495858                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98345006                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23616335                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       12104811                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75340691                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        66751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23697382                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303125958                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74728671                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       244985                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300030120                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        211167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       480579                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153398                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       759618                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4070                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118865                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455402084                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299910032                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525721                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239414340                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.494458                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             299981330                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       311999966                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73197456                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.912668                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.912668                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53207      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86550747     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187430      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55713297     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3365753      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55934026     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10868773      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012238      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63945345     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19613410      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300275105                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233457538                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453589038                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219925114                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224522327                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13903112                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046301                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          76471      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           622      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967363     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           37      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6643861     47.79%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        285248      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168279      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705982     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55249      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80667472                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    246804855                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79984918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84608080                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303125958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300275105                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6000446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       136947                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9330654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85803624                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.499562                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.822240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21989447     25.63%     25.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5879869      6.85%     32.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7760072      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6917329      8.06%     49.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9648904     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8689242     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8851282     10.32%     81.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5566245      6.49%     87.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10501234     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85803624                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.498712                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5171130                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1870085                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75340691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23697382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104149170                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89544833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89544839                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89544833                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89544839                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5027205                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5027207                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5027206                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5027208                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  39577626756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39577626756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  39577626756                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39577626756                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94572038                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94572046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94572039                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94572047                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053157                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053157                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.250000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053157                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053157                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7872.690045                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7872.686913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7872.688479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7872.685347                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          193                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          193                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268105                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268105                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3746076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746076                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3746076                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746076                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1281129                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1281129                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1281130                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1281130                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14169968514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14169968514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14170068414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14170068414                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013547                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013547                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013547                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013547                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11060.532167                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11060.532167                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11060.601511                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11060.601511                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268105                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66039408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66039412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4984897                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4984898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  39361720878                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39361720878                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71024305                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71024310                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.200000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070186                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070186                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7896.195423                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7896.193839                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3746067                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3746067                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238830                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238830                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13968166518                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13968166518                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11275.289199                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11275.289199                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23505425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23505427                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        42308                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42309                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    215905878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    215905878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547733                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001797                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001797                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5103.192730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5103.072112                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        42299                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        42299                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    201801996                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    201801996                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4770.845552                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4770.845552                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.766443                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90827559                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268617                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.595729                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.001709                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.764734                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997587                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999544                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757844993                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757844993                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20652120                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20652145                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20652120                       # number of overall hits
system.cpu0.icache.overall_hits::total       20652145                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          149                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          149                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     12810843                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     12810843                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     12810843                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     12810843                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           28                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20652269                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20652297                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           28                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20652269                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20652297                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.107143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.107143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 85978.812081                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84281.861842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 85978.812081                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84281.861842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     11892762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11892762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     11892762                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11892762                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89419.263158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89419.263158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89419.263158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89419.263158                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20652120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20652145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     12810843                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     12810843                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20652269                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20652297                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 85978.812081                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84281.861842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     11892762                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11892762                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 89419.263158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89419.263158                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.598600                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20652281                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151855.007353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   129.598600                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.253122                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165218512                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165218512                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238966                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       311042                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1107338                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        12513                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        12513                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238968                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3830367                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3830639                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162350208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162358912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       150275                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                9617600                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1431543                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003625                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060097                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1426354     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5189      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1431543                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1693500133                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1271513214                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1121307                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1121308                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1121307                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1121308                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          132                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       147310                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       147447                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          132                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       147310                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       147447                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     11797524                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9049215723                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9061013247                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     11797524                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9049215723                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9061013247                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268617                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268755                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268617                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268755                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.116119                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.116214                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.116119                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.116214                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 89375.181818                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 61429.744912                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 61452.679587                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 89375.181818                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 61429.744912                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 61452.679587                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       150275                       # number of writebacks
system.cpu0.l2cache.writebacks::total          150275                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          132                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       147310                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       147442                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          132                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       147310                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       147442                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     11753568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9000161493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9011915061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     11753568                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9000161493                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9011915061                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.116119                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.116210                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.116119                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.116210                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89042.181818                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 61096.744912                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61121.763548                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89042.181818                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 61096.744912                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61121.763548                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               150275                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289046                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289046                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289046                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289046                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978943                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978943                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978943                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978943                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        12513                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        12513                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        12513                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        12513                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29100                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29100                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          686                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     16490493                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     16490493                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.023031                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.023064                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 24038.619534                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 24003.628821                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     16262055                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     16262055                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.023031                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.023030                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 23705.619534                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 23705.619534                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1092207                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1092208                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       146624                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       146760                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11797524                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9032725230                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9044522754                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238831                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.118357                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.118453                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89375.181818                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61604.684295                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61627.982788                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       146624                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       146756                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11753568                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8983899438                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8995653006                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.118357                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118450                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89042.181818                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61271.684295                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61296.662528                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2123.538064                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2549257                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          152410                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           16.726311                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   181.508529                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.027419                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    74.940471                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1864.061645                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.044314                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.018296                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.455093                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518442                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1473                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40940522                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40940522                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31492.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31492.numOps                      0                       # Number of Ops committed
system.cpu0.thread31492.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            6                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89536982                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89536988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            6                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89536982                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89536988                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5026530                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5026532                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5026531                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5026533                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  39553136937                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39553136937                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  39553136937                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39553136937                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94563512                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94563520                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94563513                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94563521                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053155                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053155                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053155                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053155                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7868.875136                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7868.872005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7868.873570                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7868.870440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1267958                       # number of writebacks
system.cpu1.dcache.writebacks::total          1267958                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3745558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3745558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3745558                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3745558                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1280972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1280972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1280973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1280973                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  14162261562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14162261562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  14162443713                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14162443713                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 11055.871293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11055.871293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 11056.004860                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11056.004860                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1267958                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            4                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     66033490                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66033494                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4984233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4984234                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  39337260363                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39337260363                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     71017723                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     71017728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7892.339777                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7892.338193                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3745549                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3745549                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1238684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1238684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  13960481877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13960481877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11270.414308                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11270.414308                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23503492                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23503494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        42297                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        42298                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    215876574                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    215876574                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23545789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23545792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5103.827080                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5103.706416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        42288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    201779685                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    201779685                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4771.558953                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4771.558953                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       182151                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       182151                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       182151                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       182151                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.766041                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90819542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1268470                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.597706                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.001709                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.764332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997587                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        757776638                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       757776638                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20650371                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20650396                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20650371                       # number of overall hits
system.cpu1.icache.overall_hits::total       20650396                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          148                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          148                       # number of overall misses
system.cpu1.icache.overall_misses::total          151                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13378608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13378608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13378608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13378608                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           28                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20650519                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20650547                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           28                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20650519                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20650547                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.107143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.107143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst        90396                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88600.052980                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst        90396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88600.052980                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     12379941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12379941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     12379941                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12379941                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93082.263158                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93082.263158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93082.263158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93082.263158                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20650371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20650396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          148                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13378608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13378608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20650519                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20650547                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst        90396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88600.052980                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     12379941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12379941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 93082.263158                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93082.263158                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.597124                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20650532                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151842.147059                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   129.597124                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.253119                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.258979                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        165204512                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       165204512                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1238821                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       311009                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1107432                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12504                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12504                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29785                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29785                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1238822                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3829907                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3830179                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    162331392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           162340096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       150483                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                9630912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1431595                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003672                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.060487                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1426338     99.63%     99.63% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                5257      0.37%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1431595                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1693302662                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1271363364                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1121037                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1121038                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1121037                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1121038                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          132                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       147432                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       147569                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          132                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       147432                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       147569                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     12285036                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   9042794818                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9055079854                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     12285036                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   9042794818                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9055079854                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1268469                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1268607                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1268469                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1268607                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.116228                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.116324                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.116228                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.116324                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 93068.454545                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 61335.360152                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61361.667112                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 93068.454545                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 61335.360152                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61361.667112                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       150483                       # number of writebacks
system.cpu1.l2cache.writebacks::total          150483                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          132                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       147432                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       147564                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          132                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       147432                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       147564                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     12241080                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   8993700295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   9005941375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     12241080                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   8993700295                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   9005941375                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116228                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.116320                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116228                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.116320                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92735.454545                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 61002.362411                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61030.748523                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92735.454545                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 61002.362411                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61030.748523                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               150483                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       289020                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       289020                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       289020                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       289020                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       978822                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       978822                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       978822                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       978822                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12504                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12504                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12504                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12504                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29097                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29097                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          687                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          688                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     16531452                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     16531452                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29784                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.023066                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.023099                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 24063.248908                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 24028.273256                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     16302681                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     16302681                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.023066                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.023065                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 23730.248908                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 23730.248908                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1091940                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1091941                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       146745                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       146881                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12285036                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9026263366                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   9038548402                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1238685                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1238822                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.118468                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.118565                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93068.454545                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61509.852915                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61536.539117                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       146745                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       146877                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12241080                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8977397614                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   8989638694                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.118468                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118562                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 92735.454545                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61176.855184                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61205.217250                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2123.557383                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2548952                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          152618                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           16.701516                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   181.286744                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.027419                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    75.046737                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1864.196484                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.044259                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.018322                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.455126                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.518447                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1484                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40935866                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40935866                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-25494.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-25494.numOps                     0                       # Number of Ops committed
system.cpu1.thread-25494.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89537673                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89537679                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89537673                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89537679                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5026303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5026305                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5026304                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5026306                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39477307842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39477307842                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39477307842                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39477307842                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94563976                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94563984                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94563977                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94563985                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053152                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053152                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.250000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053152                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053152                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7854.144058                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7854.140933                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7854.142496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7854.139370                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          262                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1267950                       # number of writebacks
system.cpu2.dcache.writebacks::total          1267950                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3745371                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3745371                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3745371                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3745371                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1280932                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1280932                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1280933                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1280933                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14158123038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14158123038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14158339821                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14158339821                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11052.985668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11052.985668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11053.146278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11053.146278                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1267950                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            4                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66034151                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66034155                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4984036                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4984037                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39262063635                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39262063635                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71018187                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71018192                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.200000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7877.564214                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7877.562633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3745362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3745362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238674                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238674                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13956967395                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13956967395                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11267.668002                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11267.668002                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23503522                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23503524                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        42267                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        42268                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    215244207                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    215244207                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23545789                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23545792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5092.488395                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5092.367914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        42258                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        42258                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    201155643                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    201155643                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4760.178972                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4760.178972                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       216783                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       216783                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       216783                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       216783                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.765464                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90820197                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268462                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.598674                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.001714                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.763750                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999542                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757780342                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757780342                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           25                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20650286                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20650311                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           25                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20650286                       # number of overall hits
system.cpu2.icache.overall_hits::total       20650311                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          148                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          148                       # number of overall misses
system.cpu2.icache.overall_misses::total          151                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13993659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13993659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13993659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13993659                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           28                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20650434                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20650462                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           28                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20650434                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20650462                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.107143                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.107143                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 94551.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 92673.238411                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 94551.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 92673.238411                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          133                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          133                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     13079241                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13079241                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     13079241                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13079241                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98340.157895                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 98340.157895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98340.157895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 98340.157895                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           25                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20650286                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20650311                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13993659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13993659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20650434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20650462                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 94551.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 92673.238411                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          133                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     13079241                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13079241                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 98340.157895                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 98340.157895                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          132.598062                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20650447                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         151841.522059                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   129.598062                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.253121                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.258981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165203832                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165203832                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238811                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       310971                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1106776                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        12472                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        12472                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238812                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3829819                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3830091                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162330368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162339072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       149797                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                9587008                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1430868                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003568                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059624                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1425763     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5105      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1430868                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1693281347                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1271344716                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1121581                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1121582                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1121581                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1121582                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          132                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       146880                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       147017                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          132                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       146880                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       147017                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12984003                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   9036661292                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   9049645295                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12984003                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   9036661292                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   9049645295                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          133                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268461                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268599                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          133                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268461                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268599                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992481                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.115794                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.115889                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992481                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.115794                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.115889                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 98363.659091                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 61524.110103                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61555.094275                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 98363.659091                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 61524.110103                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61555.094275                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       149797                       # number of writebacks
system.cpu2.l2cache.writebacks::total          149797                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          132                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       146880                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       147012                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          132                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       146880                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       147012                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12940047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8987750585                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   9000690632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12940047                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8987750585                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   9000690632                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.115794                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.115885                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.115794                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.115885                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98030.659091                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 61191.112371                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61224.190080                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98030.659091                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 61191.112371                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61224.190080                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               149797                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289023                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289023                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289023                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289023                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978811                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978811                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978811                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978811                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        12472                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        12472                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        12472                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        12472                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29104                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29104                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          682                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          683                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     15992991                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     15992991                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.022897                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.022929                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 23450.133431                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 23415.799414                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          682                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          682                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     15765885                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     15765885                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.022897                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.022896                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 23117.133431                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 23117.133431                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1092477                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1092478                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       146198                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       146334                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12984003                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   9020668301                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   9033652304                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238675                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238812                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.118028                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.118124                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98363.659091                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 61701.721645                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61733.105799                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       146198                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       146330                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12940047                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   8971984700                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   8984924747                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118028                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118121                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 98030.659091                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61368.723922                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61401.795578                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2106.791032                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2548904                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          151912                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           16.778819                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   178.167691                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.033829                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.026519                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    52.174433                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1876.388560                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.043498                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012738                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.458103                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.514353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40934392                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40934392                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31492.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31492.numOps                      0                       # Number of Ops committed
system.cpu2.thread31492.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            6                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89537577                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89537583                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            6                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89537577                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89537583                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5026322                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5026324                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5026323                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5026325                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  39504894894                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  39504894894                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  39504894894                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  39504894894                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94563899                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94563907                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94563900                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94563908                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053153                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053153                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.250000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053153                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053153                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7859.602885                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7859.599758                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7859.601322                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7859.598194                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1267947                       # number of writebacks
system.cpu3.dcache.writebacks::total          1267947                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3745408                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3745408                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3745408                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3745408                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1280914                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1280914                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1280915                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1280915                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  14159258568                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14159258568                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  14159356137                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14159356137                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013545                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013545                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013545                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013545                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 11054.027490                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11054.027490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 11054.095031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11054.095031                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1267947                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66034039                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66034043                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4984071                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4984072                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  39289738932                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39289738932                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71018110                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71018115                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070180                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070180                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7883.061644                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7883.060063                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3745401                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3745401                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238670                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238670                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  13958180514                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13958180514                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11268.683761                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11268.683761                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23503538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23503540                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        42251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42252                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    215155962                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    215155962                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23545789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23545792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5092.328276                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5092.207753                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        42244                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42244                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    201078054                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    201078054                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4759.919847                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4759.919847                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        97569                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        97569                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        97569                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        97569                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.765094                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90820082                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268459                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.598753                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.001715                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.763379                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001956                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997585                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757779723                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757779723                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           25                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20650288                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20650313                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           25                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20650288                       # number of overall hits
system.cpu3.icache.overall_hits::total       20650313                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          149                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          149                       # number of overall misses
system.cpu3.icache.overall_misses::total          152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     13710609                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13710609                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     13710609                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13710609                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           28                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20650437                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20650465                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           28                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20650437                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20650465                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.107143                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.107143                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 92017.510067                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 90201.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 92017.510067                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 90201.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     12574413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12574413                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     12574413                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12574413                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94544.458647                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 94544.458647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94544.458647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 94544.458647                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           25                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20650288                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20650313                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     13710609                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13710609                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20650437                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20650465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 92017.510067                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 90201.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     12574413                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12574413                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 94544.458647                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 94544.458647                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.598419                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20650449                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151841.536765                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   129.598420                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.253122                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.258981                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165203856                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165203856                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238807                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       310961                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1106591                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29788                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29788                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238808                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3829780                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3830052                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162329984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162338688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       149605                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                9574720                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1430659                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003514                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059179                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1425631     99.65%     99.65% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5028      0.35%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1430659                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1693270697                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         133199                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1271336724                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1121693                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1121694                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1121693                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1121694                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          132                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       146765                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       146902                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          132                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       146765                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       146902                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     12479175                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   9037249036                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   9049728211                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     12479175                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   9037249036                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   9049728211                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268458                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268596                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268458                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268596                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.115703                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.115799                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.115703                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.115799                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 94539.204545                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 61576.322938                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 61603.846176                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 94539.204545                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 61576.322938                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 61603.846176                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       149605                       # number of writebacks
system.cpu3.l2cache.writebacks::total          149605                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       146765                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       146897                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          132                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       146765                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       146897                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     12435219                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8988376624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   9000811843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     12435219                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8988376624                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   9000811843                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.115703                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.115795                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.115703                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.115795                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 94206.204545                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 61243.325207                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 61272.945281                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 94206.204545                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 61243.325207                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 61272.945281                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               149605                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289024                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289024                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289024                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289024                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978807                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978807                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978807                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978807                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29101                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29101                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          686                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     15979005                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     15979005                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.023030                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.023063                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 23293.010204                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 23259.104803                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     15750567                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     15750567                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.023030                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 22960.010204                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 22960.010204                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1092592                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1092593                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       146079                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       146215                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     12479175                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9021270031                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   9033749206                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238671                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238808                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.117932                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.118029                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94539.204545                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 61756.104786                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61784.011257                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       146079                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       146211                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     12435219                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8972626057                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   8985061276                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.117932                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118026                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 94206.204545                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 61423.107065                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61452.703805                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2106.631221                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2548883                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          151720                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           16.799914                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   178.158010                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.023286                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.027459                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    51.858912                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1876.563553                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.043496                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.012661                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.458145                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.514314                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1479                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40933864                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40933864                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              586187                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        116118                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        492175                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            276809                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2745                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2745                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         586190                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       440096                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       440479                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       438841                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       438496                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1757912                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     18729536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     18746240                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     18676736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     18662016                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 74814528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            305057                       # Total snoops (count)
system.l3bus.snoopTraffic                     1807872                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             894449                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   894449    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               894449                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            583126937                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            98263104                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            98349334                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            97989669                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            97915072                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        52793                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        52934                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        52411                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        52293                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              210431                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        52793                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        52934                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        52411                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        52293                       # number of overall hits
system.l3cache.overall_hits::total             210431                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94517                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        94498                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        94469                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        94472                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            378504                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94517                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        94498                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        94469                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        94472                       # number of overall misses
system.l3cache.overall_misses::total           378504                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     11224098                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7668010950                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     11711610                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7659205102                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     12411243                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7662520780                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11904084                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7665388240                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30702376107                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     11224098                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7668010950                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     11711610                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7659205102                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     12411243                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7662520780                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11904084                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7665388240                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30702376107                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       147310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       147432                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       146880                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       146765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          588935                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       147310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       147432                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       146880                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       146765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         588935                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.641620                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.640960                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.643171                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.643696                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.642692                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.641620                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.640960                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.643171                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.643696                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.642692                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 85031.045455                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 81128.378493                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 88724.318182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 81051.504815                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 94024.568182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 81111.483979                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 90182.454545                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 81139.260733                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81115.063796                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 85031.045455                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 81128.378493                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 88724.318182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 81051.504815                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 94024.568182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 81111.483979                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 90182.454545                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 81139.260733                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81115.063796                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          28248                       # number of writebacks
system.l3cache.writebacks::total                28248                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94517                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        94498                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        94469                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        94472                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       378484                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94517                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        94498                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        94469                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        94472                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       378484                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     10344978                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7038527730                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     10832490                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7029855082                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     11532123                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7033363900                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     11024964                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7036211380                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28181692647                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     10344978                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7038527730                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     10832490                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7029855082                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     11532123                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7033363900                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     11024964                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7036211380                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28181692647                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.641620                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.640960                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.643171                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.643696                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.642658                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.641620                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.640960                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.643171                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.643696                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.642658                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78371.045455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74468.378493                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82064.318182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 74391.575293                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87364.568182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 74451.554478                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 83522.454545                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 74479.331230                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74459.402899                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78371.045455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74468.378493                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82064.318182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 74391.575293                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87364.568182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 74451.554478                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 83522.454545                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 74479.331230                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74459.402899                       # average overall mshr miss latency
system.l3cache.replacements                    305057                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        87870                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        87870                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        87870                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        87870                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       492175                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       492175                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       492175                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       492175                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          633                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2545                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            200                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4577085                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      4604724                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      4165497                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      4053276                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     17400582                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          687                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          682                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2745                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.071325                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.071848                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.072860                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93409.897959                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93973.959184                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 85010.142857                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82719.918367                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87002.910000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          196                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4250745                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4278384                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      3839157                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      3726936                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     16095222                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.071325                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.071848                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.071403                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86749.897959                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 87313.959184                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 78350.142857                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 76059.918367                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82118.479592                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        52156                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        52296                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        51778                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        51656                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       207886                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94468                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        94449                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        94420                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        94423                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       378304                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11224098                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7663433865                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11711610                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7654600378                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12411243                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7658355283                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11904084                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7661334964                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30684975525                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       146624                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       146745                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       146198                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       146079                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       586190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.644287                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.643627                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.645836                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.646383                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.645361                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85031.045455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81122.008140                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88724.318182                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81044.800665                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94024.568182                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 81109.460739                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 90182.454545                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 81138.440465                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81111.951037                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94468                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        94449                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        94420                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        94423                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       378288                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     10344978                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7034276985                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10832490                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7025576698                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11532123                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7029524743                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11024964                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7032484444                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28165597425                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.644287                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.643627                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.645836                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.646383                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.645333                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 78371.045455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74462.008140                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 82064.318182                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74384.871179                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87364.568182                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74449.531275                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 83522.454545                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74478.510998                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74455.434550                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58739.019868                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 790476                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               580045                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.362784                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945288094658                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58739.019868                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.896286                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.896286                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64557                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1162                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        15196                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        48081                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.985062                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             19283725                       # Number of tag accesses
system.l3cache.tags.data_accesses            19283725                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     94494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     94463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     94466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001370217428                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1669                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1669                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              779796                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26686                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      378484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    378484                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28248                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                378484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  113091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     226.710605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    158.618981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1480.128841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1663     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.30%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1669                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.895147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.840453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.424488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1093     65.49%     65.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      2.34%     67.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              299     17.91%     85.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      9.53%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      3.00%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      1.08%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.24%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.12%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1669                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24222976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1807872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    847.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28579439952                       # Total gap between requests
system.mem_ctrls.avgGap                      70266.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6048832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6047616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6045632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6045824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1804672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 211648893.369746029377                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 211606345.477138400078                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 211536925.231304883957                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 211543643.319611340761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63145551.355264335871                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        94498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        94469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        94472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28248                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5397203                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3495544047                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5886013                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   3487891208                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6584215                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3492270964                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      6076597                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   3494901238                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1400978473673                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     40887.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     36983.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     44591.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     36909.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     49880.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     36967.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     46034.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     36994.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49595669.56                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            67200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6194                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       20                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   4155                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6049088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6047872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6046016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6046208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24224256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1807872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1807872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        94498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        94469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        94472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         378504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    211657851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    211615303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    211550361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    211557079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        847607765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1209256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63257519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63257519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63257519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    211657851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    211615303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    211550361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    211557079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       910865285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               378464                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28198                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        11214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        11155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        11676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        11675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        11635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        12493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        11300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        11734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        11745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          756                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7374459197                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1261042048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13994551485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19485.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36977.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              325011                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14448                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        67201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   387.275189                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   248.802865                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.887079                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11394     16.96%     16.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21112     31.42%     48.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8588     12.78%     61.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5140      7.65%     68.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3500      5.21%     74.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2384      3.55%     77.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2076      3.09%     80.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1992      2.96%     83.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11015     16.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        67201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24221696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1804672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              847.518191                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.145551                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    209589490.655992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    278638248.100808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1591939481.395190                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  105982070.208001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10188067070.428354                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23347907735.746391                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 717043435.852771                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36439167532.387245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1275.008048                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    880508938                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2573900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25125139572                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             378301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28248                       # Transaction distribution
system.membus.trans_dist::CleanEvict           276809                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         378304                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1062062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1062062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1062062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     26031936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     26031936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26031936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              378504                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           265245598                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          693258069                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3149006                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927428                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149733                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775764                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775472                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111796                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      6000508                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149711                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84960479                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.497520                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420772                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24553040     28.90%     28.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15292770     18.00%     46.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5940373      6.99%     53.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5482383      6.45%     60.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1420730      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1047389      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2767769      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1644333      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26811692     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84960479                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151011                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847750                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300014                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293269                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118281                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341234     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512959     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553040      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746974     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587405      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151011                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26811692                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5445132                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41343004                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27952017                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10910338                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2689991                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305776745                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74735012                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618291                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4882                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259241954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3149006                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887390                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85532756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306930                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20652269                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85803936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.601312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37231366     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2282670      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2423692      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1453077      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7060527      8.23%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1071720      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3366091      3.92%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3598144      4.19%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27316649     31.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85803936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036691                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.020607                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20652269                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3710682                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047114                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4092                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151646                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10468631                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14615918                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33755237                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26810705                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304776525                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       470425                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8566950                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14921031                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         73835                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331549763                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878996784                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317205276                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409404543                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157055                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9392597                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57408563                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361300306                       # The number of ROB reads
system.switch_cpus0.rob.writes              607152380                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151011                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3148769                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2927198                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149724                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2775565                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2775273                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111794                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      6000984                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149702                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84960400                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.497222                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420227                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24534588     28.88%     28.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15291107     18.00%     46.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5963895      7.02%     53.90% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5502778      6.48%     60.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1419640      1.67%     62.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1027740      1.21%     63.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2770206      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1643945      1.93%     68.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26806501     31.55%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84960400                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249978224                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     297125350                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97839295                       # Number of memory references committed
system.switch_cpus1.commit.loads             74293506                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2648004                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         219273560                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          161104871                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50192      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84334439     28.38%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       165104      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55507972     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3365155      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55832320     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10552268      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3960108      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63741238     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19585681      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    297125350                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26806501                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5452171                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     41340761                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27934376                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10923328                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153419                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2689803                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305749237                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74728572                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23616336                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4884                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       117804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             259218421                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3148769                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2887189                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             85532812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20650519                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85804057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.600986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.576894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        37239559     43.40%     43.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2283197      2.66%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2418056      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1453458      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7056683      8.22%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1069399      1.25%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3371893      3.93%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3600040      4.20%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27311772     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85804057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.036688                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               3.020332                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20650519                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3710824                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1047436                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          174                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4109                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151549                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153419                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10475850                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14596519                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33750906                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26827361                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     304750951                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       472496                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8593597                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14922188                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         73461                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    331521796                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          878922747                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       317179443                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        409368219                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    322129252                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9392340                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57439090                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               361280233                       # The number of ROB reads
system.switch_cpus1.rob.writes              607102285                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249978224                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          297125350                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148758                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927181                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149715                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775591                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775300                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111793                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          331                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          121                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5999994                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149693                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     84959419                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.497262                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.420773                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24556790     28.90%     28.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15291922     18.00%     46.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5939903      6.99%     53.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5481853      6.45%     60.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1420557      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1047280      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2767701      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644075      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26809338     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     84959419                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249978224                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297125350                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97839295                       # Number of memory references committed
system.switch_cpus2.commit.loads             74293506                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648004                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219273560                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161104871                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50192      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84334439     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165104      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55507972     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365155      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55832320     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10552268      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960108      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63741238     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19585681      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297125350                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26809338                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5444717                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     41345810                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27949355                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10909464                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153399                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689820                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305750131                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74728654                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23616423                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4880                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       117559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259218998                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148758                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887214                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             85531767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306842                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20650434                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85802747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.601046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.576814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        37234128     43.40%     43.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2284353      2.66%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2420723      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1454439      1.70%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7058821      8.23%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1072607      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3364427      3.92%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3600325      4.20%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27312924     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85802747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.036688                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.020339                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20650434                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3710442                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047205                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4085                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151554                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153399                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10467390                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14546751                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33752543                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26882662                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304750427                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       462013                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8574359                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14995485                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         72417                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331521346                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878921048                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317179154                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409367519                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322129252                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9391890                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57400134                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               361275425                       # The number of ROB reads
system.switch_cpus2.rob.writes              607099990                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249978224                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297125350                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148796                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927220                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149723                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775616                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775324                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111801                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      6000621                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149701                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     84960209                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.497230                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.420769                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24557516     28.90%     28.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15291934     18.00%     46.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5939892      6.99%     53.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5481837      6.45%     60.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1420639      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1047322      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2767731      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644135      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26809203     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     84960209                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249978224                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297125350                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97839295                       # Number of memory references committed
system.switch_cpus3.commit.loads             74293506                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648004                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219273560                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161104871                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50192      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84334439     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165104      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55507972     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365155      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55832320     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10552268      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960108      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63741238     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19585681      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297125350                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26809203                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5444518                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     41346736                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27949555                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10909415                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153398                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2689845                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305750674                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74728662                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23616335                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4880                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259219119                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148796                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887245                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85532859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306840                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20650437                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85803624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.601013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.576801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        37234850     43.40%     43.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2283654      2.66%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2421301      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1454932      1.70%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7058689      8.23%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1072939      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3364411      3.92%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3599819      4.20%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27313029     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85803624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036689                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               3.020340                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20650437                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3710527                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1047157                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4070                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151577                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153398                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10467072                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       14538928                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33752836                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26891388                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304751025                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       463145                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8578898                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      15004296                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         72640                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331522073                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878922627                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317179657                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409368108                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322129252                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9392617                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57398933                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               361276977                       # The number of ROB reads
system.switch_cpus3.rob.writes              607101330                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249978224                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297125350                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
