Analysis & Synthesis report for processor
Mon Nov 28 22:47:53 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated
 14. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated
 15. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "processor:my_processor|dffe_imem:pc_reg"
 19. Port Connectivity Checks: "processor:my_processor|alu:getBRes"
 20. Port Connectivity Checks: "processor:my_processor|alu:getNPC"
 21. Port Connectivity Checks: "processor:my_processor|alu:getDmemAddr"
 22. Port Connectivity Checks: "processor:my_processor|operchecker:checker"
 23. Port Connectivity Checks: "regfile:my_regfile|bitCheck:bcb"
 24. Port Connectivity Checks: "regfile:my_regfile|bitCheck:bca"
 25. Port Connectivity Checks: "regfile:my_regfile|dffe_ref:dffe0"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 28 22:47:53 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; processor                                   ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,551                                       ;
;     Total combinational functions  ; 2,591                                       ;
;     Dedicated logic registers      ; 1,026                                       ;
; Total registers                    ; 1026                                        ;
; Total pins                         ; 498                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; skeleton.v                          ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v                          ;         ;
; dffe.v                              ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v                              ;         ;
; regfile.v                           ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v                           ;         ;
; bitCheck.v                          ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v                          ;         ;
; alu.v                               ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/alu.v                               ;         ;
; freqdiv.v                           ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/freqdiv.v                           ;         ;
; processor.v                         ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v                         ;         ;
; operchecker.v                       ; yes             ; User Verilog HDL File                  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/operchecker.v                       ;         ;
; imem.v                              ; yes             ; User Wizard-Generated File             ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/imem.v                              ;         ;
; dmem.v                              ; yes             ; User Wizard-Generated File             ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dmem.v                              ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal170.inc                      ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc           ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_aqg1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/db/altsyncram_aqg1.tdf              ;         ;
; assembly/mif_outputs/basic_test.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/assembly/mif_outputs/basic_test.mif ;         ;
; db/altsyncram_0jf1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/db/altsyncram_0jf1.tdf              ;         ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 3,551                           ;
;                                             ;                                 ;
; Total combinational functions               ; 2591                            ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 2020                            ;
;     -- 3 input functions                    ; 502                             ;
;     -- <=2 input functions                  ; 69                              ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 2423                            ;
;     -- arithmetic mode                      ; 168                             ;
;                                             ;                                 ;
; Total registers                             ; 1026                            ;
;     -- Dedicated logic registers            ; 1026                            ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 498                             ;
; Total memory bits                           ; 262144                          ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; clk_div_4:clock_div_4|clk_track ;
; Maximum fan-out                             ; 1027                            ;
; Total fan-out                               ; 15682                           ;
; Average fan-out                             ; 3.35                            ;
+---------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |skeleton                                     ; 2591 (0)            ; 1026 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 498  ; 0            ; |skeleton                                                                             ; skeleton        ; work         ;
;    |clk_div_4:clock_div_4|                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|clk_div_4:clock_div_4                                                       ; clk_div_4       ; work         ;
;    |dmem:my_dmem|                             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem                                                                ; dmem            ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_0jf1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated ; altsyncram_0jf1 ; work         ;
;    |imem:my_imem|                             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem                                                                ; imem            ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_aqg1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated ; altsyncram_aqg1 ; work         ;
;    |processor:my_processor|                   ; 1101 (655)          ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor                                                      ; processor       ; work         ;
;       |alu:ALUOper|                           ; 345 (345)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:ALUOper                                          ; alu             ; work         ;
;       |alu:getBRes|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:getBRes                                          ; alu             ; work         ;
;       |alu:getDmemAddr|                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:getDmemAddr                                      ; alu             ; work         ;
;       |alu:getNPC|                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:getNPC                                           ; alu             ; work         ;
;       |dffe_imem:pc_reg|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|dffe_imem:pc_reg                                     ; dffe_imem       ; work         ;
;       |operchecker:checker|                   ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|operchecker:checker                                  ; operchecker     ; work         ;
;    |regfile:my_regfile|                       ; 1488 (1398)         ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile                                                          ; regfile         ; work         ;
;       |bitCheck:bca|                          ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|bitCheck:bca                                             ; bitCheck        ; work         ;
;       |bitCheck:bcw|                          ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|bitCheck:bcw                                             ; bitCheck        ; work         ;
;       |dffe_ref:regWriteCheck_loop[10].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[10].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[11].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[11].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[12].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[12].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[13].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[13].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[14].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[14].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[15].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[15].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[16].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[16].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[17].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[17].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[18].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[18].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[19].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[19].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[1].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[1].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[20].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[20].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[21].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[21].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[22].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[22].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[23].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[23].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[24].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[24].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[25].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[25].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[26].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[26].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[27].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[27].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[28].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[28].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[29].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[29].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[2].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[2].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[30].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[30].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[31].dffei| ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[31].dffei                    ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[3].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[3].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[4].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[4].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[5].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[5].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[6].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[6].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[7].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[7].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[8].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[8].dffei                     ; dffe_ref        ; work         ;
;       |dffe_ref:regWriteCheck_loop[9].dffei|  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile|dffe_ref:regWriteCheck_loop[9].dffei                     ; dffe_ref        ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------------------------------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                        ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------------------------------------+
; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; None                                                                                       ;
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|dmem:my_dmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; regfile:my_regfile|dffe_ref:dffe0|q[0..31] ; Stuck at GND due to stuck port data_in ;
; clk_div_4:clock_div_4|r_reg[1]             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 33     ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1026  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1026  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|aulOper[1]        ;
; 257:1              ; 32 bits   ; 5472 LEs      ; 672 LEs              ; 4800 LEs               ; No         ; |skeleton|regfile:my_regfile|data_readRegB[31]     ;
; 39:1               ; 2 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[29] ;
; 39:1               ; 8 bits    ; 208 LEs       ; 64 LEs               ; 144 LEs                ; No         ; |skeleton|processor:my_processor|data_writeReg[14] ;
; 39:1               ; 8 bits    ; 208 LEs       ; 64 LEs               ; 144 LEs                ; No         ; |skeleton|processor:my_processor|data_writeReg[17] ;
; 40:1               ; 4 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[4]  ;
; 40:1               ; 3 bits    ; 78 LEs        ; 24 LEs               ; 54 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[26] ;
; 41:1               ; 2 bits    ; 54 LEs        ; 16 LEs               ; 38 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component                                                        ;
+------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                      ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                                                         ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                       ; Untyped        ;
; WIDTH_B                            ; 1                                                                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                          ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                       ; Untyped        ;
; INIT_FILE                          ; D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_aqg1                                                                            ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0jf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|dffe_imem:pc_reg" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:getBRes" ;
+----------------+-------+----------+----------------------------+
; Port           ; Type  ; Severity ; Details                    ;
+----------------+-------+----------+----------------------------+
; ctrl_ALUopcode ; Input ; Info     ; Stuck at GND               ;
; ctrl_shiftamt  ; Input ; Info     ; Stuck at GND               ;
+----------------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:getNPC"                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_operandB[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ctrl_ALUopcode       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:getDmemAddr"                                                            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUopcode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_result[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isNotEqual          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|operchecker:checker"                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; isAnd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isOr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isSll ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isSra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|bitCheck:bcb" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|bitCheck:bca" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "regfile:my_regfile|dffe_ref:dffe0" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 498                         ;
; cycloneiii_ff         ; 1026                        ;
;     CLR               ; 34                          ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 2593                        ;
;     arith             ; 168                         ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 137                         ;
;     normal            ; 2425                        ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 365                         ;
;         4 data inputs ; 2020                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 24.10                       ;
; Average LUT depth     ; 19.58                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 28 22:47:30 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file skeleton_tb.v
    Info (12023): Found entity 1: skeleton_tb File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_ref File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 2
    Info (12023): Found entity 2: dffe_imem File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitcheck.v
    Info (12023): Found entity 1: bitCheck File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/alu.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file freqdiv.v
    Info (12023): Found entity 1: clk_div_2 File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/freqdiv.v Line: 2
    Info (12023): Found entity 2: clk_div_4 File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/freqdiv.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file operchecker.v
    Info (12023): Found entity 1: operchecker File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/operchecker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dmem.v Line: 40
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Info (12128): Elaborating entity "clk_div_4" for hierarchy "clk_div_4:clock_div_4" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v Line: 30
Warning (10230): Verilog HDL assignment warning at freqdiv.v(32): truncated value with size 3 to match size of target (2) File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/freqdiv.v Line: 32
Warning (10230): Verilog HDL assignment warning at freqdiv.v(46): truncated value with size 32 to match size of target (2) File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/freqdiv.v Line: 46
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqg1.tdf
    Info (12023): Found entity 1: altsyncram_aqg1 File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/db/altsyncram_aqg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aqg1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated" File: d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf
    Info (12023): Found entity 1: altsyncram_0jf1 File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/db/altsyncram_0jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0jf1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated" File: d:/sw/quartus/17/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v Line: 84
Info (12128): Elaborating entity "bitCheck" for hierarchy "regfile:my_regfile|bitCheck:bcw" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 23
Info (12128): Elaborating entity "dffe_ref" for hierarchy "regfile:my_regfile|dffe_ref:dffe0" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 25
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/skeleton.v Line: 110
Info (12128): Elaborating entity "operchecker" for hierarchy "processor:my_processor|operchecker:checker" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 128
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:ALUOper" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 153
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/alu.v Line: 25
Info (12128): Elaborating entity "dffe_imem" for hierarchy "processor:my_processor|dffe_imem:pc_reg" File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 253
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[0]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[1]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[2]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[3]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[4]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[5]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[6]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[7]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[8]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[9]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[10]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13049): Converted tri-state buffer "processor:my_processor|address_dmem[11]" feeding internal logic into a wire File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 82
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_writeReg[4]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 3
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_writeReg[3]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_writeReg[2]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_writeReg[1]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_writeReg[0]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegA[4]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 3
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegA[3]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegA[2]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegA[1]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegA[0]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegB[4]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 3
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegB[3]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegB[2]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegB[1]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|ctrl_readRegB[0]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/bitCheck.v Line: 8
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[31]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[30]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[29]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[28]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[27]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[26]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[25]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[24]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[23]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[22]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[21]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[20]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[19]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[18]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[17]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[16]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[15]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[14]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[13]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[12]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[11]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[10]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[9]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[8]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[7]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[6]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[5]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[4]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[3]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[2]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[1]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "processor:my_processor|data_writeReg[0]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/dffe.v Line: 29
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[31]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[30]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[29]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[28]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[27]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[26]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[25]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[24]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[23]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[22]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[21]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[20]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[19]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[18]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[17]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[16]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[15]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[14]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[13]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[12]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[11]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[10]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[9]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[8]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[7]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[6]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[5]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[4]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[3]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[2]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[1]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
    Warning (13048): Converted tri-state node "regfile:my_regfile|data_readRegB[0]" into a selector File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 131
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[0]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[0]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[1]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[1]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[2]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[2]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[3]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[3]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[4]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[4]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[5]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[5]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[6]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[6]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[7]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[7]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[8]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[8]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[9]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[9]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[10]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[10]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[11]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[11]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[12]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[12]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[13]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[13]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[14]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[14]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[15]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[15]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[16]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[16]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[17]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[17]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[18]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[18]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[19]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[19]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[20]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[20]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[21]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[21]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[22]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[22]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[23]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[23]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[24]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[24]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[25]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[25]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[26]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[26]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[27]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[27]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[28]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[28]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[29]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[29]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[30]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[30]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|data[31]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[31]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 83
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[0]" to the node "processor:my_processor|dffe_imem:pc_reg|q[0]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[1]" to the node "processor:my_processor|dffe_imem:pc_reg|q[1]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[2]" to the node "processor:my_processor|dffe_imem:pc_reg|q[2]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[3]" to the node "processor:my_processor|dffe_imem:pc_reg|q[3]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[4]" to the node "processor:my_processor|dffe_imem:pc_reg|q[4]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[5]" to the node "processor:my_processor|dffe_imem:pc_reg|q[5]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[6]" to the node "processor:my_processor|dffe_imem:pc_reg|q[6]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[7]" to the node "processor:my_processor|dffe_imem:pc_reg|q[7]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[8]" to the node "processor:my_processor|dffe_imem:pc_reg|q[8]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[9]" to the node "processor:my_processor|dffe_imem:pc_reg|q[9]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[10]" to the node "processor:my_processor|dffe_imem:pc_reg|q[10]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[11]" to the node "processor:my_processor|dffe_imem:pc_reg|q[11]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[0]" to the node "processor:my_processor|dataA[0]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[1]" to the node "processor:my_processor|dataA[1]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[2]" to the node "processor:my_processor|dataA[2]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[3]" to the node "processor:my_processor|dataA[3]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[4]" to the node "processor:my_processor|dataA[4]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[5]" to the node "processor:my_processor|dataA[5]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[6]" to the node "processor:my_processor|dataA[6]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[7]" to the node "processor:my_processor|dataA[7]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[8]" to the node "processor:my_processor|dataA[8]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[9]" to the node "processor:my_processor|dataA[9]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[10]" to the node "processor:my_processor|dataA[10]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[11]" to the node "processor:my_processor|dataA[11]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[12]" to the node "processor:my_processor|dataA[12]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[13]" to the node "processor:my_processor|dataA[13]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[14]" to the node "processor:my_processor|dataA[14]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[15]" to the node "processor:my_processor|dataA[15]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[16]" to the node "processor:my_processor|dataA[16]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[17]" to the node "processor:my_processor|dataA[17]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[18]" to the node "processor:my_processor|dataA[18]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[19]" to the node "processor:my_processor|dataA[19]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[20]" to the node "processor:my_processor|dataA[20]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[21]" to the node "processor:my_processor|dataA[21]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[22]" to the node "processor:my_processor|dataA[22]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[23]" to the node "processor:my_processor|dataA[23]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[24]" to the node "processor:my_processor|dataA[24]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[25]" to the node "processor:my_processor|dataA[25]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[26]" to the node "processor:my_processor|dataA[26]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[27]" to the node "processor:my_processor|dataA[27]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[28]" to the node "processor:my_processor|dataA[28]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[29]" to the node "processor:my_processor|dataA[29]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[30]" to the node "processor:my_processor|dataA[30]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[31]" to the node "processor:my_processor|dataA[31]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/regfile.v Line: 15
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[12]" to the node "processor:my_processor|dffe_imem:pc_reg|q[12]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[13]" to the node "processor:my_processor|dffe_imem:pc_reg|q[13]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[14]" to the node "processor:my_processor|dffe_imem:pc_reg|q[14]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[15]" to the node "processor:my_processor|dffe_imem:pc_reg|q[15]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[16]" to the node "processor:my_processor|dffe_imem:pc_reg|q[16]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[17]" to the node "processor:my_processor|dffe_imem:pc_reg|q[17]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[18]" to the node "processor:my_processor|dffe_imem:pc_reg|q[18]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[19]" to the node "processor:my_processor|dffe_imem:pc_reg|q[19]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[20]" to the node "processor:my_processor|dffe_imem:pc_reg|q[20]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[21]" to the node "processor:my_processor|dffe_imem:pc_reg|q[21]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[22]" to the node "processor:my_processor|dffe_imem:pc_reg|q[22]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[23]" to the node "processor:my_processor|dffe_imem:pc_reg|q[23]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[24]" to the node "processor:my_processor|dffe_imem:pc_reg|q[24]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[25]" to the node "processor:my_processor|dffe_imem:pc_reg|q[25]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[26]" to the node "processor:my_processor|dffe_imem:pc_reg|q[26]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[27]" to the node "processor:my_processor|dffe_imem:pc_reg|q[27]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[28]" to the node "processor:my_processor|dffe_imem:pc_reg|q[28]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[29]" to the node "processor:my_processor|dffe_imem:pc_reg|q[29]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[30]" to the node "processor:my_processor|dffe_imem:pc_reg|q[30]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:my_processor|npcRes[31]" to the node "processor:my_processor|dffe_imem:pc_reg|q[31]" into an OR gate File: D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/processor.v Line: 211
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 496 output pins
    Info (21061): Implemented 3583 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Mon Nov 28 22:47:54 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_test/output_files/processor.map.smsg.


