# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISC-VCPU.srcs/sources_1/ip/clk_cpu_23MHz" \
"../../../../RISC-VCPU.srcs/sources_1/ip/clk_cpu_23MHz/clk_cpu_23MHz_clk_wiz.v" \
"../../../../RISC-VCPU.srcs/sources_1/ip/clk_cpu_23MHz/clk_cpu_23MHz.v" \
"../../../../RISC-VCPU.srcs/sim_1/new/cpuclk_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
