$date
	Tue Oct 15 13:21:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_and $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#3000
1#
#6000
0#
1"
#9000
1!
1#
#12000
