<!-- markdownlint-disable first-line-h1 -->
<!-- markdownlint-disable no-blanks-blockquote -->
<h3>What's New in This Release</h3>
<h4>HIP Enhancements</h4>
<p>The ROCm v5.0 release consists of the following HIP enhancements.</p>
<h5>HIP Installation Guide Updates</h5>
<p>The HIP Installation Guide is updated to include building HIP from source on the NVIDIA platform.</p>
<p>Refer to the HIP Installation Guide v5.0 for more details.</p>
<h5>Managed Memory Allocation</h5>
<p>Managed memory, including the <code>__managed__</code> keyword, is now supported in the HIP combined host/device compilation. Through unified memory allocation, managed memory allows data to be shared and accessible to both the CPU and GPU using a single pointer. The allocation is managed by the AMD GPU driver using the Linux Heterogeneous Memory Management (HMM) mechanism. The user can call managed memory API hipMallocManaged to allocate a large chunk of HMM memory, execute kernels on a device, and fetch data between the host and device as needed.</p>
<blockquote>
<p><strong>Note</strong></p>
<p>In a HIP application,  it is recommended to do a capability check before calling the managed memory APIs. For example,</p>
<p><code>cpp
int managed_memory = 0;
HIPCHECK(hipDeviceGetAttribute(&amp;managed_memory,
  hipDeviceAttributeManagedMemory,p_gpuDevice));
if (!managed_memory ) {
  printf ("info: managed memory access not supported on the device %d\n Skipped\n", p_gpuDevice);
}
else {
  HIPCHECK(hipSetDevice(p_gpuDevice));
  HIPCHECK(hipMallocManaged(&amp;Hmm, N * sizeof(T)));
. . .
}</code></p>
<p><strong>Note</strong></p>
<p>The managed memory capability check may not be necessary; however, if HMM is not supported, managed malloc will fall back to using system memory. Other managed memory API calls will, then, have</p>
</blockquote>
<p>Refer to the HIP API documentation for more details on managed memory APIs.</p>
<p>For the application, see</p>
<p><a href="https://github.com/ROCm-Developer-Tools/HIP/blob/rocm-4.5.x/tests/src/runtimeApi/memory/hipMallocManaged.cpp">https://github.com/ROCm-Developer-Tools/HIP/blob/rocm-4.5.x/tests/src/runtimeApi/memory/hipMallocManaged.cpp</a></p>
<h4>New Environment Variable</h4>
<p>The following new environment variable is added in this release:</p>
<p>| Environment Variable | Value                 | Description |
|----------------------|-----------------------|-------------|
| HSA_COOP_CU_COUNT    | 0 or 1 (default is 0) | Some processors support more CUs than can reliably be used in a cooperative dispatch. Setting the environment variable HSA_COOP_CU_COUNT to 1 will cause ROCr to return the correct CU count for cooperative groups through the HSA_AMD_AGENT_INFO_COOPERATIVE_COMPUTE_UNIT_COUNT attribute of hsa_agent_get_info(). Setting HSA_COOP_CU_COUNT to other values, or leaving it unset, will cause ROCr to return the same CU count for the attributes HSA_AMD_AGENT_INFO_COOPERATIVE_COMPUTE_UNIT_COUNT and HSA_AMD_AGENT_INFO_COMPUTE_UNIT_COUNT. Future ROCm releases will make HSA_COOP_CU_COUNT=1 the default. |</p>
<h3>Breaking Changes</h3>
<h4>Runtime Breaking Change</h4>
<p>Re-ordering of the enumerated type in hip_runtime_api.h to better match NV.  See below for the difference in enumerated types.</p>
<p>ROCm software will be affected if any of the defined enums listed below are used in the code.  Applications built with ROCm v5.0 enumerated types will work with a ROCm 4.5.2 driver. However, an undefined behavior error will occur with a ROCm v4.5.2 application that uses these enumerated types with a ROCm 5.0 runtime.</p>
<p>```diff
typedef enum hipDeviceAttribute_t {
-    hipDeviceAttributeMaxThreadsPerBlock,       ///&lt; Maximum number of threads per block.
-    hipDeviceAttributeMaxBlockDimX,             ///&lt; Maximum x-dimension of a block.
-    hipDeviceAttributeMaxBlockDimY,             ///&lt; Maximum y-dimension of a block.
-    hipDeviceAttributeMaxBlockDimZ,             ///&lt; Maximum z-dimension of a block.
-    hipDeviceAttributeMaxGridDimX,              ///&lt; Maximum x-dimension of a grid.
-    hipDeviceAttributeMaxGridDimY,              ///&lt; Maximum y-dimension of a grid.
-    hipDeviceAttributeMaxGridDimZ,              ///&lt; Maximum z-dimension of a grid.
-    hipDeviceAttributeMaxSharedMemoryPerBlock,  ///&lt; Maximum shared memory available per block in
-                                                ///&lt; bytes.
-    hipDeviceAttributeTotalConstantMemory,      ///&lt; Constant memory size in bytes.
-    hipDeviceAttributeWarpSize,                 ///&lt; Warp size in threads.
-    hipDeviceAttributeMaxRegistersPerBlock,  ///&lt; Maximum number of 32-bit registers available to a
-                                             ///&lt; thread block. This number is shared by all thread
-                                             ///&lt; blocks simultaneously resident on a
-                                             ///&lt; multiprocessor.
-    hipDeviceAttributeClockRate,             ///&lt; Peak clock frequency in kilohertz.
-    hipDeviceAttributeMemoryClockRate,       ///&lt; Peak memory clock frequency in kilohertz.
-    hipDeviceAttributeMemoryBusWidth,        ///&lt; Global memory bus width in bits.
-    hipDeviceAttributeMultiprocessorCount,   ///&lt; Number of multiprocessors on the device.
-    hipDeviceAttributeComputeMode,           ///&lt; Compute mode that device is currently in.
-    hipDeviceAttributeL2CacheSize,  ///&lt; Size of L2 cache in bytes. 0 if the device doesn't have L2
-                                    ///&lt; cache.
-    hipDeviceAttributeMaxThreadsPerMultiProcessor,  ///&lt; Maximum resident threads per
-                                                    ///&lt; multiprocessor.
-    hipDeviceAttributeComputeCapabilityMajor,       ///&lt; Major compute capability version number.
-    hipDeviceAttributeComputeCapabilityMinor,       ///&lt; Minor compute capability version number.
-    hipDeviceAttributeConcurrentKernels,  ///&lt; Device can possibly execute multiple kernels
-                                          ///&lt; concurrently.
-    hipDeviceAttributePciBusId,           ///&lt; PCI Bus ID.
-    hipDeviceAttributePciDeviceId,        ///&lt; PCI Device ID.
-    hipDeviceAttributeMaxSharedMemoryPerMultiprocessor,  ///&lt; Maximum Shared Memory Per
-                                                         ///&lt; Multiprocessor.
-    hipDeviceAttributeIsMultiGpuBoard,                   ///&lt; Multiple GPU devices.
-    hipDeviceAttributeIntegrated,                        ///&lt; iGPU
-    hipDeviceAttributeCooperativeLaunch,                 ///&lt; Support cooperative launch
-    hipDeviceAttributeCooperativeMultiDeviceLaunch,      ///&lt; Support cooperative launch on multiple devices
-    hipDeviceAttributeMaxTexture1DWidth,    ///&lt; Maximum number of elements in 1D images
-    hipDeviceAttributeMaxTexture2DWidth,    ///&lt; Maximum dimension width of 2D images in image elements
-    hipDeviceAttributeMaxTexture2DHeight,   ///&lt; Maximum dimension height of 2D images in image elements
-    hipDeviceAttributeMaxTexture3DWidth,    ///&lt; Maximum dimension width of 3D images in image elements
-    hipDeviceAttributeMaxTexture3DHeight,   ///&lt; Maximum dimensions height of 3D images in image elements
-    hipDeviceAttributeMaxTexture3DDepth,    ///&lt; Maximum dimensions depth of 3D images in image elements
+    hipDeviceAttributeCudaCompatibleBegin = 0,</p>
<ul>
<li>hipDeviceAttributeHdpMemFlushCntl,      ///&lt; Address of the HDP_MEM_COHERENCY_FLUSH_CNTL register</li>
<li>hipDeviceAttributeHdpRegFlushCntl,      ///&lt; Address of the HDP_REG_COHERENCY_FLUSH_CNTL register</li>
<li>hipDeviceAttributeEccEnabled = hipDeviceAttributeCudaCompatibleBegin, ///&lt; Whether ECC support is enabled.</li>
<li>hipDeviceAttributeAccessPolicyMaxWindowSize,        ///&lt; Cuda only. The maximum size of the window policy in bytes.</li>
<li>hipDeviceAttributeAsyncEngineCount,                 ///&lt; Cuda only. Asynchronous engines number.</li>
<li>hipDeviceAttributeCanMapHostMemory,                 ///&lt; Whether host memory can be mapped into device address space</li>
<li>hipDeviceAttributeCanUseHostPointerForRegisteredMem,///&lt; Cuda only. Device can access host registered memory</li>
<li>///&lt; at the same virtual address as the CPU</li>
<li>hipDeviceAttributeClockRate,                        ///&lt; Peak clock frequency in kilohertz.</li>
<li>hipDeviceAttributeComputeMode,                      ///&lt; Compute mode that device is currently in.</li>
<li>hipDeviceAttributeComputePreemptionSupported,       ///&lt; Cuda only. Device supports Compute Preemption.</li>
<li>hipDeviceAttributeConcurrentKernels,                ///&lt; Device can possibly execute multiple kernels concurrently.</li>
<li>hipDeviceAttributeConcurrentManagedAccess,          ///&lt; Device can coherently access managed memory concurrently with the CPU</li>
<li>hipDeviceAttributeCooperativeLaunch,                ///&lt; Support cooperative launch</li>
<li>hipDeviceAttributeCooperativeMultiDeviceLaunch,     ///&lt; Support cooperative launch on multiple devices</li>
<li>hipDeviceAttributeDeviceOverlap,                    ///&lt; Cuda only. Device can concurrently copy memory and execute a kernel.</li>
<li>///&lt; Deprecated. Use instead asyncEngineCount.</li>
<li>hipDeviceAttributeDirectManagedMemAccessFromHost,   ///&lt; Host can directly access managed memory on</li>
<li>///&lt; the device without migration</li>
<li>hipDeviceAttributeGlobalL1CacheSupported,           ///&lt; Cuda only. Device supports caching globals in L1</li>
<li>hipDeviceAttributeHostNativeAtomicSupported,        ///&lt; Cuda only. Link between the device and the host supports native atomic operations</li>
<li>hipDeviceAttributeIntegrated,                       ///&lt; Device is integrated GPU</li>
<li>hipDeviceAttributeIsMultiGpuBoard,                  ///&lt; Multiple GPU devices.</li>
<li>hipDeviceAttributeKernelExecTimeout,                ///&lt; Run time limit for kernels executed on the device</li>
<li>hipDeviceAttributeL2CacheSize,                      ///&lt; Size of L2 cache in bytes. 0 if the device doesn't have L2 cache.</li>
<li>hipDeviceAttributeLocalL1CacheSupported,            ///&lt; caching locals in L1 is supported</li>
<li>hipDeviceAttributeLuid,                             ///&lt; Cuda only. 8-byte locally unique identifier in 8 bytes. Undefined on TCC and non-Windows platforms</li>
<li>hipDeviceAttributeLuidDeviceNodeMask,               ///&lt; Cuda only. Luid device node mask. Undefined on TCC and non-Windows platforms</li>
<li>hipDeviceAttributeComputeCapabilityMajor,           ///&lt; Major compute capability version number.</li>
<li>hipDeviceAttributeManagedMemory,                    ///&lt; Device supports allocating managed memory on this system</li>
<li>hipDeviceAttributeMaxBlocksPerMultiProcessor,       ///&lt; Cuda only. Max block size per multiprocessor</li>
<li>hipDeviceAttributeMaxBlockDimX,                     ///&lt; Max block size in width.</li>
<li>hipDeviceAttributeMaxBlockDimY,                     ///&lt; Max block size in height.</li>
<li>hipDeviceAttributeMaxBlockDimZ,                     ///&lt; Max block size in depth.</li>
<li>hipDeviceAttributeMaxGridDimX,                      ///&lt; Max grid size  in width.</li>
<li>hipDeviceAttributeMaxGridDimY,                      ///&lt; Max grid size  in height.</li>
<li>hipDeviceAttributeMaxGridDimZ,                      ///&lt; Max grid size  in depth.</li>
<li>hipDeviceAttributeMaxSurface1D,                     ///&lt; Maximum size of 1D surface.</li>
<li>hipDeviceAttributeMaxSurface1DLayered,              ///&lt; Cuda only. Maximum dimensions of 1D layered surface.</li>
<li>hipDeviceAttributeMaxSurface2D,                     ///&lt; Maximum dimension (width, height) of 2D surface.</li>
<li>hipDeviceAttributeMaxSurface2DLayered,              ///&lt; Cuda only. Maximum dimensions of 2D layered surface.</li>
<li>hipDeviceAttributeMaxSurface3D,                     ///&lt; Maximum dimension (width, height, depth) of 3D surface.</li>
<li>hipDeviceAttributeMaxSurfaceCubemap,                ///&lt; Cuda only. Maximum dimensions of Cubemap surface.</li>
<li>hipDeviceAttributeMaxSurfaceCubemapLayered,         ///&lt; Cuda only. Maximum dimension of Cubemap layered surface.</li>
<li>hipDeviceAttributeMaxTexture1DWidth,                ///&lt; Maximum size of 1D texture.</li>
<li>hipDeviceAttributeMaxTexture1DLayered,              ///&lt; Cuda only. Maximum dimensions of 1D layered texture.</li>
<li>hipDeviceAttributeMaxTexture1DLinear,               ///&lt; Maximum number of elements allocatable in a 1D linear texture.</li>
<li>///&lt; Use cudaDeviceGetTexture1DLinearMaxWidth() instead on Cuda.</li>
<li>hipDeviceAttributeMaxTexture1DMipmap,               ///&lt; Cuda only. Maximum size of 1D mipmapped texture.</li>
<li>hipDeviceAttributeMaxTexture2DWidth,                ///&lt; Maximum dimension width of 2D texture.</li>
<li>hipDeviceAttributeMaxTexture2DHeight,               ///&lt; Maximum dimension hight of 2D texture.</li>
<li>hipDeviceAttributeMaxTexture2DGather,               ///&lt; Cuda only. Maximum dimensions of 2D texture if gather operations  performed.</li>
<li>hipDeviceAttributeMaxTexture2DLayered,              ///&lt; Cuda only. Maximum dimensions of 2D layered texture.</li>
<li>hipDeviceAttributeMaxTexture2DLinear,               ///&lt; Cuda only. Maximum dimensions (width, height, pitch) of 2D textures bound to pitched memory.</li>
<li>hipDeviceAttributeMaxTexture2DMipmap,               ///&lt; Cuda only. Maximum dimensions of 2D mipmapped texture.</li>
<li>hipDeviceAttributeMaxTexture3DWidth,                ///&lt; Maximum dimension width of 3D texture.</li>
<li>hipDeviceAttributeMaxTexture3DHeight,               ///&lt; Maximum dimension height of 3D texture.</li>
<li>hipDeviceAttributeMaxTexture3DDepth,                ///&lt; Maximum dimension depth of 3D texture.</li>
<li>hipDeviceAttributeMaxTexture3DAlt,                  ///&lt; Cuda only. Maximum dimensions of alternate 3D texture.</li>
<li>hipDeviceAttributeMaxTextureCubemap,                ///&lt; Cuda only. Maximum dimensions of Cubemap texture</li>
<li>hipDeviceAttributeMaxTextureCubemapLayered,         ///&lt; Cuda only. Maximum dimensions of Cubemap layered texture.</li>
<li>hipDeviceAttributeMaxThreadsDim,                    ///&lt; Maximum dimension of a block</li>
<li>hipDeviceAttributeMaxThreadsPerBlock,               ///&lt; Maximum number of threads per block.</li>
<li>hipDeviceAttributeMaxThreadsPerMultiProcessor,      ///&lt; Maximum resident threads per multiprocessor.</li>
<li>hipDeviceAttributeMaxPitch,                         ///&lt; Maximum pitch in bytes allowed by memory copies</li>
<li>hipDeviceAttributeMemoryBusWidth,                   ///&lt; Global memory bus width in bits.</li>
<li>hipDeviceAttributeMemoryClockRate,                  ///&lt; Peak memory clock frequency in kilohertz.</li>
<li>hipDeviceAttributeComputeCapabilityMinor,           ///&lt; Minor compute capability version number.</li>
<li>hipDeviceAttributeMultiGpuBoardGroupID,             ///&lt; Cuda only. Unique ID of device group on the same multi-GPU board</li>
<li>hipDeviceAttributeMultiprocessorCount,              ///&lt; Number of multiprocessors on the device.</li>
<li>hipDeviceAttributeName,                             ///&lt; Device name.</li>
<li>hipDeviceAttributePageableMemoryAccess,             ///&lt; Device supports coherently accessing pageable memory</li>
<li>///&lt; without calling hipHostRegister on it</li>
<li>hipDeviceAttributePageableMemoryAccessUsesHostPageTables, ///&lt; Device accesses pageable memory via the host's page tables</li>
<li>hipDeviceAttributePciBusId,                         ///&lt; PCI Bus ID.</li>
<li>hipDeviceAttributePciDeviceId,                      ///&lt; PCI Device ID.</li>
<li>hipDeviceAttributePciDomainID,                      ///&lt; PCI Domain ID.</li>
<li>hipDeviceAttributePersistingL2CacheMaxSize,         ///&lt; Cuda11 only. Maximum l2 persisting lines capacity in bytes</li>
<li>hipDeviceAttributeMaxRegistersPerBlock,             ///&lt; 32-bit registers available to a thread block. This number is shared</li>
<li>///&lt; by all thread blocks simultaneously resident on a multiprocessor.</li>
<li>hipDeviceAttributeMaxRegistersPerMultiprocessor,    ///&lt; 32-bit registers available per block.</li>
<li>hipDeviceAttributeReservedSharedMemPerBlock,        ///&lt; Cuda11 only. Shared memory reserved by CUDA driver per block.</li>
<li>hipDeviceAttributeMaxSharedMemoryPerBlock,          ///&lt; Maximum shared memory available per block in bytes.</li>
<li>hipDeviceAttributeSharedMemPerBlockOptin,           ///&lt; Cuda only. Maximum shared memory per block usable by special opt in.</li>
<li>hipDeviceAttributeSharedMemPerMultiprocessor,       ///&lt; Cuda only. Shared memory available per multiprocessor.</li>
<li>hipDeviceAttributeSingleToDoublePrecisionPerfRatio, ///&lt; Cuda only. Performance ratio of single precision to double precision.</li>
<li>hipDeviceAttributeStreamPrioritiesSupported,        ///&lt; Cuda only. Whether to support stream priorities.</li>
<li>hipDeviceAttributeSurfaceAlignment,                 ///&lt; Cuda only. Alignment requirement for surfaces</li>
<li>hipDeviceAttributeTccDriver,                        ///&lt; Cuda only. Whether device is a Tesla device using TCC driver</li>
<li>hipDeviceAttributeTextureAlignment,                 ///&lt; Alignment requirement for textures</li>
<li>hipDeviceAttributeTexturePitchAlignment,            ///&lt; Pitch alignment requirement for 2D texture references bound to pitched memory;</li>
<li>hipDeviceAttributeTotalConstantMemory,              ///&lt; Constant memory size in bytes.</li>
<li>hipDeviceAttributeTotalGlobalMem,                   ///&lt; Global memory available on devicice.</li>
<li>hipDeviceAttributeUnifiedAddressing,                ///&lt; Cuda only. An unified address space shared with the host.</li>
<li>hipDeviceAttributeUuid,                             ///&lt; Cuda only. Unique ID in 16 byte.</li>
<li>
<p>hipDeviceAttributeWarpSize,                         ///&lt; Warp size in threads.</p>
</li>
<li>
<p>hipDeviceAttributeMaxPitch,             ///&lt; Maximum pitch in bytes allowed by memory copies</p>
</li>
<li>hipDeviceAttributeTextureAlignment,     ///&lt;Alignment requirement for textures</li>
<li>hipDeviceAttributeTexturePitchAlignment, ///&lt;Pitch alignment requirement for 2D texture references bound to pitched memory;</li>
<li>hipDeviceAttributeKernelExecTimeout,    ///&lt;Run time limit for kernels executed on the device</li>
<li>hipDeviceAttributeCanMapHostMemory,     ///&lt;Device can map host memory into device address space</li>
<li>hipDeviceAttributeEccEnabled,           ///&lt;Device has ECC support enabled</li>
<li>hipDeviceAttributeCudaCompatibleEnd = 9999,</li>
<li>
<p>hipDeviceAttributeAmdSpecificBegin = 10000,</p>
</li>
<li>
<p>hipDeviceAttributeCooperativeMultiDeviceUnmatchedFunc,        ///&lt; Supports cooperative launch on multiple</p>
</li>
<li>///devices with unmatched functions</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedGridDim,     ///&lt; Supports cooperative launch on multiple</li>
<li>///devices with unmatched grid dimensions</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedBlockDim,    ///&lt; Supports cooperative launch on multiple</li>
<li>///devices with unmatched block dimensions</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedSharedMem,   ///&lt; Supports cooperative launch on multiple</li>
<li>///devices with unmatched shared memories</li>
<li>hipDeviceAttributeAsicRevision,         ///&lt; Revision of the GPU in this device</li>
<li>hipDeviceAttributeManagedMemory,        ///&lt; Device supports allocating managed memory on this system</li>
<li>hipDeviceAttributeDirectManagedMemAccessFromHost, ///&lt; Host can directly access managed memory on</li>
<li>/// the device without migration</li>
<li>hipDeviceAttributeConcurrentManagedAccess,  ///&lt; Device can coherently access managed memory</li>
<li>/// concurrently with the CPU</li>
<li>hipDeviceAttributePageableMemoryAccess,     ///&lt; Device supports coherently accessing pageable memory</li>
<li>/// without calling hipHostRegister on it</li>
<li>hipDeviceAttributePageableMemoryAccessUsesHostPageTables, ///&lt; Device accesses pageable memory via</li>
<li>/// the host's page tables</li>
<li>hipDeviceAttributeCanUseStreamWaitValue ///&lt; '1' if Device supports hipStreamWaitValue32() and</li>
<li>///&lt; hipStreamWaitValue64() , '0' otherwise.</li>
<li>hipDeviceAttributeClockInstructionRate = hipDeviceAttributeAmdSpecificBegin,  ///&lt; Frequency in khz of the timer used by the device-side "clock*"</li>
<li>hipDeviceAttributeArch,                                     ///&lt; Device architecture</li>
<li>hipDeviceAttributeMaxSharedMemoryPerMultiprocessor,         ///&lt; Maximum Shared Memory PerMultiprocessor.</li>
<li>hipDeviceAttributeGcnArch,                                  ///&lt; Device gcn architecture</li>
<li>hipDeviceAttributeGcnArchName,                              ///&lt; Device gcnArch name in 256 bytes</li>
<li>hipDeviceAttributeHdpMemFlushCntl,                          ///&lt; Address of the HDP_MEM_COHERENCY_FLUSH_CNTL register</li>
<li>hipDeviceAttributeHdpRegFlushCntl,                          ///&lt; Address of the HDP_REG_COHERENCY_FLUSH_CNTL register</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedFunc,      ///&lt; Supports cooperative launch on multiple</li>
<li>///&lt; devices with unmatched functions</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedGridDim,   ///&lt; Supports cooperative launch on multiple</li>
<li>///&lt; devices with unmatched grid dimensions</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedBlockDim,  ///&lt; Supports cooperative launch on multiple</li>
<li>///&lt; devices with unmatched block dimensions</li>
<li>hipDeviceAttributeCooperativeMultiDeviceUnmatchedSharedMem, ///&lt; Supports cooperative launch on multiple</li>
<li>///&lt; devices with unmatched shared memories</li>
<li>hipDeviceAttributeIsLargeBar,                               ///&lt; Whether it is LargeBar</li>
<li>hipDeviceAttributeAsicRevision,                             ///&lt; Revision of the GPU in this device</li>
<li>hipDeviceAttributeCanUseStreamWaitValue,                    ///&lt; '1' if Device supports hipStreamWaitValue32() and</li>
<li>
<p>///&lt; hipStreamWaitValue64() , '0' otherwise.</p>
</li>
<li>
<p>hipDeviceAttributeAmdSpecificEnd = 19999,</p>
</li>
<li>hipDeviceAttributeVendorSpecificBegin = 20000,</li>
<li>// Extended attributes for vendors
 } hipDeviceAttribute_t;</li>
</ul>
<p>enum hipComputeMode {
```</p>
<h3>Known Issues</h3>
<h4>Incorrect dGPU Behavior When Using AMDVBFlash Tool</h4>
<p>The AMDVBFlash tool, used for flashing the VBIOS image to dGPU, does not communicate with the ROM Controller specifically when the driver is present. This is because the driver, as part of its runtime power management feature, puts the dGPU to a sleep state.</p>
<p>As a workaround, users can run amdgpu.runpm=0, which temporarily disables the runtime power management feature from the driver and dynamically changes some power control-related sysfs files.</p>
<h4>Issue with START Timestamp in ROCProfiler</h4>
<p>Users may encounter an issue with the enabled timestamp functionality for monitoring one or multiple counters. ROCProfiler outputs the following four timestamps for each kernel:</p>
<ul>
<li>
<p>Dispatch</p>
</li>
<li>
<p>Start</p>
</li>
<li>
<p>End</p>
</li>
<li>
<p>Complete</p>
</li>
</ul>
<h5>Issue</h5>
<p>This defect is related to the Start timestamp functionality, which incorrectly shows an earlier time than the Dispatch timestamp.</p>
<p>To reproduce the issue,</p>
<ol>
<li>
<p>Enable timing using the --timestamp on flag.</p>
</li>
<li>
<p>Use the -i option with the input filename that contains the name of the counter(s) to monitor.</p>
</li>
<li>
<p>Run the program.</p>
</li>
<li>
<p>Check the output result file.</p>
</li>
</ol>
<h5>Current behavior</h5>
<p>BeginNS is lower than DispatchNS, which is incorrect.</p>
<h5>Expected behavior</h5>
<p>The correct order is:</p>
<p>Dispatch &lt; Start &lt; End &lt; Complete</p>
<p>Users cannot use ROCProfiler to measure the time spent on each kernel because of the incorrect timestamp with counter collection enabled.</p>
<h5>Recommended Workaround</h5>
<p>Users are recommended to collect kernel execution timestamps without monitoring counters, as follows:</p>
<ol>
<li>
<p>​Enable timing using the --timestamp on flag, and run the application.</p>
</li>
<li>
<p>Rerun the application using the -i option with the input filename that contains the name of the counter(s) to monitor, and save this to a different output file using the -o flag.</p>
</li>
<li>
<p>Check the output result file from step 1.</p>
</li>
<li>
<p>The order of timestamps correctly displays as:
  DispathNS &lt; BeginNS &lt; EndNS &lt; CompleteNS</p>
</li>
<li>
<p>Users can find the values of the collected counters in the output file generated in step 2.</p>
</li>
</ol>
<h4>Radeon Pro V620 and W6800 Workstation GPUs</h4>
<h5>No Support for SMI and ROCDebugger on SRIOV</h5>
<p>System Management Interface (SMI) and ROCDebugger are not supported in the SRIOV environment on any GPU. For more information, refer to the Systems Management Interface documentation.</p>
<h3>Deprecations and Warnings</h3>
<h4>ROCm Libraries Changes – Deprecations and Deprecation Removal</h4>
<ul>
<li>
<p>The hipFFT.h header is now provided only by the hipFFT package.  Up to ROCm 5.0, users would get hipFFT.h in the rocFFT package too.</p>
</li>
<li>
<p>The GlobalPairwiseAMG class is now entirely removed, users should use the PairwiseAMG class instead.</p>
</li>
<li>
<p>The rocsparse_spmm signature in 5.0 was changed to match that of rocsparse_spmm_ex.  In 5.0, rocsparse_spmm_ex is still present, but deprecated. Signature diff for rocsparse_spmm
  rocsparse_spmm in 5.0</p>
</li>
</ul>
<p><code>h
  rocsparse_status rocsparse_spmm(rocsparse_handle            handle,
                                  rocsparse_operation         trans_A,
                                  rocsparse_operation         trans_B,
                                  const void*                 alpha,
                                  const rocsparse_spmat_descr mat_A,
                                  const rocsparse_dnmat_descr mat_B,
                                  const void*                 beta,
                                  const rocsparse_dnmat_descr mat_C,
                                  rocsparse_datatype          compute_type,
                                  rocsparse_spmm_alg          alg,
                                  rocsparse_spmm_stage        stage,
                                  size_t*                     buffer_size,
                                  void*                       temp_buffer);</code></p>
<p>rocSPARSE_spmm in 4.0</p>
<p><code>h
  rocsparse_status rocsparse_spmm(rocsparse_handle            handle,
                                  rocsparse_operation         trans_A,
                                  rocsparse_operation         trans_B,
                                  const void*                 alpha,
                                  const rocsparse_spmat_descr mat_A,
                                  const rocsparse_dnmat_descr mat_B,
                                  const void*                 beta,
                                  const rocsparse_dnmat_descr mat_C,
                                  rocsparse_datatype          compute_type,
                                  rocsparse_spmm_alg          alg,
                                  size_t*                     buffer_size,
                                  void*                       temp_buffer);</code></p>
<h4>HIP API Deprecations and Warnings</h4>
<h5>Warning - Arithmetic Operators of HIP Complex and Vector Types</h5>
<p>In this release, arithmetic operators of HIP complex and vector types are deprecated.</p>
<ul>
<li>
<p>As alternatives to arithmetic operators of HIP complex types, users can use arithmetic operators of <code>std::complex</code> types.</p>
</li>
<li>
<p>As alternatives to arithmetic operators of HIP vector types, users can use the operators of the native clang vector type associated with the data member of HIP vector types.</p>
</li>
</ul>
<p>During the deprecation, two macros <code>_HIP_ENABLE_COMPLEX_OPERATORS</code> and <code>_HIP_ENABLE_VECTOR_OPERATORS</code> are provided to allow users to conditionally enable arithmetic operators of HIP complex or vector types.</p>
<p>Note, the two macros are mutually exclusive and, by default, set to Off.</p>
<p>The arithmetic operators of HIP complex and vector types will be removed in a future release.</p>
<p>Refer to the HIP API Guide for more information.</p>
<h4>Warning - Compiler-Generated Code Object Version 4 Deprecation</h4>
<p>Support for loading compiler-generated code object version 4 will be deprecated in a future release with no release announcement and replaced with code object 5 as the default version.</p>
<p>The current default is code object version 4.</p>
<h4>Warning - MIOpenTensile Deprecation</h4>
<p>MIOpenTensile will be deprecated in a future release.</p>