<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>APM:Libraries: libraries/AP_HAL_ChibiOS/hwdef/common/stm32g4_mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">APM:Libraries
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc0718b08fb2015b8e59c47b2805f60c.html">libraries</a></li><li class="navelem"><a class="el" href="dir_498c8457c5f0ddd4ec603971505dced8.html">AP_HAL_ChibiOS</a></li><li class="navelem"><a class="el" href="dir_dd66759f505f9bd496fb38b9d509e4ee.html">hwdef</a></li><li class="navelem"><a class="el" href="dir_efe49646aab776c0abf8b2e1f32730f5.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">stm32g4_mcuconf.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="stm32g4__mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9498f8f4ae2badbe39c078555ca9c793" id="r_a9498f8f4ae2badbe39c078555ca9c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9498f8f4ae2badbe39c078555ca9c793">STM32_LSECLK</a>&#160;&#160;&#160;32768U</td></tr>
<tr class="separator:a9498f8f4ae2badbe39c078555ca9c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744a10171d8d258a2459deafb6d08ce2" id="r_a744a10171d8d258a2459deafb6d08ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a744a10171d8d258a2459deafb6d08ce2">STM32_LSEDRV</a>&#160;&#160;&#160;(3U &lt;&lt; 3U)</td></tr>
<tr class="separator:a744a10171d8d258a2459deafb6d08ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28caba99658df35936fe05405590fada" id="r_a28caba99658df35936fe05405590fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28caba99658df35936fe05405590fada">HAL_LLD_USE_CLOCK_MANAGEMENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a28caba99658df35936fe05405590fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf757c2c5b558e53c1e66fccdb29381b" id="r_adf757c2c5b558e53c1e66fccdb29381b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf757c2c5b558e53c1e66fccdb29381b">MCUCONF_H</a></td></tr>
<tr class="separator:adf757c2c5b558e53c1e66fccdb29381b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedef1f378d27e0bc4313f44df80d660" id="r_acedef1f378d27e0bc4313f44df80d660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acedef1f378d27e0bc4313f44df80d660">STM32G4xx_MCUCONF</a></td></tr>
<tr class="separator:acedef1f378d27e0bc4313f44df80d660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669837fb7816f8f8e549f634f0c24937" id="r_a669837fb7816f8f8e549f634f0c24937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a669837fb7816f8f8e549f634f0c24937">STM32G473_MCUCONF</a></td></tr>
<tr class="separator:a669837fb7816f8f8e549f634f0c24937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cda6af0d8d07c4e43d832e500dc0e1" id="r_a08cda6af0d8d07c4e43d832e500dc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08cda6af0d8d07c4e43d832e500dc0e1">STM32G483_MCUCONF</a></td></tr>
<tr class="separator:a08cda6af0d8d07c4e43d832e500dc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97e9f7aa86b9e56df3ec3d3a1c9f52c" id="r_ad97e9f7aa86b9e56df3ec3d3a1c9f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad97e9f7aa86b9e56df3ec3d3a1c9f52c">STM32G474_MCUCONF</a></td></tr>
<tr class="separator:ad97e9f7aa86b9e56df3ec3d3a1c9f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0385491fbb1fead3535d0db1d904bd2" id="r_ab0385491fbb1fead3535d0db1d904bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0385491fbb1fead3535d0db1d904bd2">STM32G484_MCUCONF</a></td></tr>
<tr class="separator:ab0385491fbb1fead3535d0db1d904bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa" id="r_ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836853cc1768f7cc33df1fefbaabdc1a" id="r_a836853cc1768f7cc33df1fefbaabdc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a836853cc1768f7cc33df1fefbaabdc1a">STM32_HSI16_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a836853cc1768f7cc33df1fefbaabdc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba56aaa8c0bd717ad217771ee8300c2" id="r_acba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:acba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32" id="r_a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSI16</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d" id="r_affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d44a6897e33506c2063e4acd4f03c40" id="r_a0d44a6897e33506c2063e4acd4f03c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d44a6897e33506c2063e4acd4f03c40">STM32_VOS</a>&#160;&#160;&#160;STM32_VOS_RANGE1</td></tr>
<tr class="separator:a0d44a6897e33506c2063e4acd4f03c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16cf87c3dfc59ef20bfeb5c7cd7ab6e" id="r_aa16cf87c3dfc59ef20bfeb5c7cd7ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa16cf87c3dfc59ef20bfeb5c7cd7ab6e">STM32_PWR_CR2</a>&#160;&#160;&#160;(PWR_CR2_PLS_LEV0)</td></tr>
<tr class="separator:aa16cf87c3dfc59ef20bfeb5c7cd7ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9ba6e8edf605127711d6ca603f56b4" id="r_a6a9ba6e8edf605127711d6ca603f56b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a9ba6e8edf605127711d6ca603f56b4">STM32_PWR_CR3</a>&#160;&#160;&#160;(PWR_CR3_EIWF)</td></tr>
<tr class="separator:a6a9ba6e8edf605127711d6ca603f56b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b899a15fb75d1ea8c043c2c6a3b644f" id="r_a0b899a15fb75d1ea8c043c2c6a3b644f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b899a15fb75d1ea8c043c2c6a3b644f">STM32_PWR_CR4</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a0b899a15fb75d1ea8c043c2c6a3b644f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b407efb79856c2a40ea17bb79b50d12" id="r_a2b407efb79856c2a40ea17bb79b50d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b407efb79856c2a40ea17bb79b50d12">STM32_HSI48_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2b407efb79856c2a40ea17bb79b50d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370" id="r_a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa" id="r_a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f" id="r_a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLLRCLK</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8bb439be9c6c643c7ab48f02ee662" id="r_a42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658d935fd8ae32b0d8e053c953eae208" id="r_a658d935fd8ae32b0d8e053c953eae208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a658d935fd8ae32b0d8e053c953eae208">STM32_PLLPDIV_VALUE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a658d935fd8ae32b0d8e053c953eae208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a10496ad437bb1bf6bf23892148e4" id="r_a0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27d1e2fcdedcb56fc15a41e5f43d91" id="r_adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0071e12e227b374d3ccae28c67269f" id="r_aba0071e12e227b374d3ccae28c67269f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba0071e12e227b374d3ccae28c67269f">STM32_PLLR_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba0071e12e227b374d3ccae28c67269f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2" id="r_a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8" id="r_a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV1</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83" id="r_a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV1</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab395c2abfb2e6fd501ce4529bf09a05f" id="r_ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td></tr>
<tr class="separator:ab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8978a3e3bf32e3d5dd21b09081797bbb" id="r_a8978a3e3bf32e3d5dd21b09081797bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8978a3e3bf32e3d5dd21b09081797bbb">STM32_MCOPRE</a>&#160;&#160;&#160;STM32_MCOPRE_DIV1</td></tr>
<tr class="separator:a8978a3e3bf32e3d5dd21b09081797bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9590adca1520a56236d6c5f124e59d1c" id="r_a9590adca1520a56236d6c5f124e59d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9590adca1520a56236d6c5f124e59d1c">STM32_LSCOSEL</a>&#160;&#160;&#160;STM32_LSCOSEL_NOCLOCK</td></tr>
<tr class="separator:a9590adca1520a56236d6c5f124e59d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed161000188baad76db684cf751f17" id="r_a88ed161000188baad76db684cf751f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88ed161000188baad76db684cf751f17">STM32_USART1SEL</a>&#160;&#160;&#160;STM32_USART1SEL_SYSCLK</td></tr>
<tr class="separator:a88ed161000188baad76db684cf751f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61edaa8b7ad1604d18591de6c66a744" id="r_ac61edaa8b7ad1604d18591de6c66a744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac61edaa8b7ad1604d18591de6c66a744">STM32_USART2SEL</a>&#160;&#160;&#160;STM32_USART2SEL_SYSCLK</td></tr>
<tr class="separator:ac61edaa8b7ad1604d18591de6c66a744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b7db6a710541cd0e38fca6537b1546" id="r_a42b7db6a710541cd0e38fca6537b1546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42b7db6a710541cd0e38fca6537b1546">STM32_USART3SEL</a>&#160;&#160;&#160;STM32_USART3SEL_SYSCLK</td></tr>
<tr class="separator:a42b7db6a710541cd0e38fca6537b1546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c796c55e8372456e4079f57656ee22c" id="r_a6c796c55e8372456e4079f57656ee22c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c796c55e8372456e4079f57656ee22c">STM32_UART4SEL</a>&#160;&#160;&#160;STM32_UART4SEL_SYSCLK</td></tr>
<tr class="separator:a6c796c55e8372456e4079f57656ee22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc72655b1e7f66b9e8e4b830724f935" id="r_a5dc72655b1e7f66b9e8e4b830724f935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dc72655b1e7f66b9e8e4b830724f935">STM32_UART5SEL</a>&#160;&#160;&#160;STM32_UART5SEL_SYSCLK</td></tr>
<tr class="separator:a5dc72655b1e7f66b9e8e4b830724f935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902ead65bde4234b74ce3bda601a7838" id="r_a902ead65bde4234b74ce3bda601a7838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902ead65bde4234b74ce3bda601a7838">STM32_LPUART1SEL</a>&#160;&#160;&#160;STM32_LPUART1SEL_PCLK1</td></tr>
<tr class="separator:a902ead65bde4234b74ce3bda601a7838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65a4622a3bf2b4807b3fcd5c06d3c51" id="r_ae65a4622a3bf2b4807b3fcd5c06d3c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae65a4622a3bf2b4807b3fcd5c06d3c51">STM32_I2C1SEL</a>&#160;&#160;&#160;STM32_I2C1SEL_PCLK1</td></tr>
<tr class="separator:ae65a4622a3bf2b4807b3fcd5c06d3c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095a0989bba660c1719a339b9c09e25e" id="r_a095a0989bba660c1719a339b9c09e25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a095a0989bba660c1719a339b9c09e25e">STM32_I2C2SEL</a>&#160;&#160;&#160;STM32_I2C2SEL_PCLK1</td></tr>
<tr class="separator:a095a0989bba660c1719a339b9c09e25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8949d18b87dbd8844bbe634ade2fc48d" id="r_a8949d18b87dbd8844bbe634ade2fc48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8949d18b87dbd8844bbe634ade2fc48d">STM32_I2C3SEL</a>&#160;&#160;&#160;STM32_I2C3SEL_PCLK1</td></tr>
<tr class="separator:a8949d18b87dbd8844bbe634ade2fc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395a8848a77cd7fa56b8a4b77920e650" id="r_a395a8848a77cd7fa56b8a4b77920e650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a395a8848a77cd7fa56b8a4b77920e650">STM32_I2C4SEL</a>&#160;&#160;&#160;STM32_I2C4SEL_PCLK1</td></tr>
<tr class="separator:a395a8848a77cd7fa56b8a4b77920e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f813225df0ad5553219db6d5d9694da" id="r_a4f813225df0ad5553219db6d5d9694da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f813225df0ad5553219db6d5d9694da">STM32_LPTIM1SEL</a>&#160;&#160;&#160;STM32_LPTIM1SEL_PCLK1</td></tr>
<tr class="separator:a4f813225df0ad5553219db6d5d9694da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fafd3288056818d61ea1f1bcade3e76" id="r_a7fafd3288056818d61ea1f1bcade3e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fafd3288056818d61ea1f1bcade3e76">STM32_SAI1SEL</a>&#160;&#160;&#160;STM32_SAI1SEL_SYSCLK</td></tr>
<tr class="separator:a7fafd3288056818d61ea1f1bcade3e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad560de704ee07f236d9d4a7e35e8a1d6" id="r_ad560de704ee07f236d9d4a7e35e8a1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad560de704ee07f236d9d4a7e35e8a1d6">STM32_I2S23SEL</a>&#160;&#160;&#160;STM32_I2S23SEL_SYSCLK</td></tr>
<tr class="separator:ad560de704ee07f236d9d4a7e35e8a1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ddcc4f40fd3accfda9304d45b5cd39" id="r_ae1ddcc4f40fd3accfda9304d45b5cd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1ddcc4f40fd3accfda9304d45b5cd39">STM32_FDCANSEL</a>&#160;&#160;&#160;STM32_FDCANSEL_PLLQCLK</td></tr>
<tr class="separator:ae1ddcc4f40fd3accfda9304d45b5cd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531bbc40f69b331216640aea87d99b6f" id="r_a531bbc40f69b331216640aea87d99b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a531bbc40f69b331216640aea87d99b6f">STM32_CLK48SEL</a>&#160;&#160;&#160;STM32_CLK48SEL_HSI48</td></tr>
<tr class="separator:a531bbc40f69b331216640aea87d99b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f007939b92014d44dca2bc09c1549d" id="r_a87f007939b92014d44dca2bc09c1549d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87f007939b92014d44dca2bc09c1549d">STM32_ADC12SEL</a>&#160;&#160;&#160;STM32_ADC12SEL_PLLPCLK</td></tr>
<tr class="separator:a87f007939b92014d44dca2bc09c1549d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac356aa15fd65ab6edab01cb3f104aa2" id="r_aac356aa15fd65ab6edab01cb3f104aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac356aa15fd65ab6edab01cb3f104aa2">STM32_ADC345SEL</a>&#160;&#160;&#160;STM32_ADC345SEL_PLLPCLK</td></tr>
<tr class="separator:aac356aa15fd65ab6edab01cb3f104aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fb470614413a2fe7db0e814faa8a2b" id="r_a04fb470614413a2fe7db0e814faa8a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04fb470614413a2fe7db0e814faa8a2b">STM32_QSPISEL</a>&#160;&#160;&#160;STM32_QSPISEL_SYSCLK</td></tr>
<tr class="separator:a04fb470614413a2fe7db0e814faa8a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca" id="r_a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_NOCLOCK</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41843060367f2e2b20468f1a5769948b" id="r_a41843060367f2e2b20468f1a5769948b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41843060367f2e2b20468f1a5769948b">STM32_IRQ_EXTI0_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a41843060367f2e2b20468f1a5769948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5e4469d6bb2263c760f685f9ce86ef" id="r_a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f5e4469d6bb2263c760f685f9ce86ef">STM32_IRQ_EXTI1_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ffb9c3ba8d88b6367b675054e3c710" id="r_ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4ffb9c3ba8d88b6367b675054e3c710">STM32_IRQ_EXTI2_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fe6fb696c105d6e048bde844db0224" id="r_a38fe6fb696c105d6e048bde844db0224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38fe6fb696c105d6e048bde844db0224">STM32_IRQ_EXTI3_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a38fe6fb696c105d6e048bde844db0224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366b4f70dd30f409ad8c14e609e4bbaa" id="r_a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a366b4f70dd30f409ad8c14e609e4bbaa">STM32_IRQ_EXTI4_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129d06108ea8829ba174e33ff73e7e67" id="r_a129d06108ea8829ba174e33ff73e7e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a129d06108ea8829ba174e33ff73e7e67">STM32_IRQ_EXTI5_9_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a129d06108ea8829ba174e33ff73e7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f21ba8c5368006a26a3e5e1d7e60fdb" id="r_a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f21ba8c5368006a26a3e5e1d7e60fdb">STM32_IRQ_EXTI10_15_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6e963f2c45826abb8a4fa81b4a5fe4" id="r_afa6e963f2c45826abb8a4fa81b4a5fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa6e963f2c45826abb8a4fa81b4a5fe4">STM32_IRQ_EXTI164041_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afa6e963f2c45826abb8a4fa81b4a5fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2286ff5fc5fdf03b469795a704619e" id="r_a9d2286ff5fc5fdf03b469795a704619e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d2286ff5fc5fdf03b469795a704619e">STM32_IRQ_EXTI17_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a9d2286ff5fc5fdf03b469795a704619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b7522f34798df184f9e8d5024881df" id="r_a15b7522f34798df184f9e8d5024881df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15b7522f34798df184f9e8d5024881df">STM32_IRQ_EXTI18_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a15b7522f34798df184f9e8d5024881df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c23ca2f86fdf0dee176c1f762d2b2dc" id="r_a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c23ca2f86fdf0dee176c1f762d2b2dc">STM32_IRQ_EXTI19_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47540519839760fa98c1b07e38a15e" id="r_a3d47540519839760fa98c1b07e38a15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d47540519839760fa98c1b07e38a15e">STM32_IRQ_EXTI20_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3d47540519839760fa98c1b07e38a15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a431d0c8aa33be8e252800c3846db8c02" id="r_a431d0c8aa33be8e252800c3846db8c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a431d0c8aa33be8e252800c3846db8c02">STM32_IRQ_EXTI212229_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a431d0c8aa33be8e252800c3846db8c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f02098009875b92e3a2004fb52e4eb" id="r_a61f02098009875b92e3a2004fb52e4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f02098009875b92e3a2004fb52e4eb">STM32_IRQ_EXTI30_32_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a61f02098009875b92e3a2004fb52e4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920839b55017223337df25a9e51bfae1" id="r_a920839b55017223337df25a9e51bfae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a920839b55017223337df25a9e51bfae1">STM32_IRQ_EXTI33_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a920839b55017223337df25a9e51bfae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f1489003903ab095a2f04fee8b7596" id="r_ae8f1489003903ab095a2f04fee8b7596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8f1489003903ab095a2f04fee8b7596">STM32_IRQ_FDCAN1_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ae8f1489003903ab095a2f04fee8b7596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae6e0f391b2ec96a88ce5db8a0f2624" id="r_a0ae6e0f391b2ec96a88ce5db8a0f2624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ae6e0f391b2ec96a88ce5db8a0f2624">STM32_IRQ_FDCAN2_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0ae6e0f391b2ec96a88ce5db8a0f2624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc54cb34c8cde72b2ab0ca3dbccc3f7e" id="r_adc54cb34c8cde72b2ab0ca3dbccc3f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc54cb34c8cde72b2ab0ca3dbccc3f7e">STM32_IRQ_FDCAN3_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:adc54cb34c8cde72b2ab0ca3dbccc3f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c90659bcbc891271379b8d04decda6" id="r_a59c90659bcbc891271379b8d04decda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a59c90659bcbc891271379b8d04decda6">STM32_IRQ_TIM1_BRK_TIM15_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a59c90659bcbc891271379b8d04decda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02be3dc6e21cd4ef8f3b747fbddbeaf4" id="r_a02be3dc6e21cd4ef8f3b747fbddbeaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02be3dc6e21cd4ef8f3b747fbddbeaf4">STM32_IRQ_TIM1_UP_TIM16_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a02be3dc6e21cd4ef8f3b747fbddbeaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a04a9267f32f415ff411cfc5e61e69" id="r_a61a04a9267f32f415ff411cfc5e61e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61a04a9267f32f415ff411cfc5e61e69">STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a61a04a9267f32f415ff411cfc5e61e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdd029a5a6ccdf27dbb44496687794a" id="r_adfdd029a5a6ccdf27dbb44496687794a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adfdd029a5a6ccdf27dbb44496687794a">STM32_IRQ_TIM1_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adfdd029a5a6ccdf27dbb44496687794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a198b443047d1c7f0c8a63814f10b4" id="r_a73a198b443047d1c7f0c8a63814f10b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73a198b443047d1c7f0c8a63814f10b4">STM32_IRQ_TIM2_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a73a198b443047d1c7f0c8a63814f10b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f843d7cc191d089060ce8c9cf2a36b" id="r_a82f843d7cc191d089060ce8c9cf2a36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82f843d7cc191d089060ce8c9cf2a36b">STM32_IRQ_TIM3_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82f843d7cc191d089060ce8c9cf2a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa7622cf407262b87afcc9b100945d1" id="r_a7aa7622cf407262b87afcc9b100945d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7aa7622cf407262b87afcc9b100945d1">STM32_IRQ_TIM4_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7aa7622cf407262b87afcc9b100945d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ba904a80d78b89d77e6b637018dd43" id="r_a22ba904a80d78b89d77e6b637018dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22ba904a80d78b89d77e6b637018dd43">STM32_IRQ_TIM5_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a22ba904a80d78b89d77e6b637018dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82292d66a44fde79e42fa1415e8970d8" id="r_a82292d66a44fde79e42fa1415e8970d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82292d66a44fde79e42fa1415e8970d8">STM32_IRQ_TIM6_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a82292d66a44fde79e42fa1415e8970d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7830a1ded607a7eca54d6d83e544bd0" id="r_ac7830a1ded607a7eca54d6d83e544bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7830a1ded607a7eca54d6d83e544bd0">STM32_IRQ_TIM7_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ac7830a1ded607a7eca54d6d83e544bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46570769ea56dbea58711dabf732663" id="r_ae46570769ea56dbea58711dabf732663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae46570769ea56dbea58711dabf732663">STM32_IRQ_TIM8_UP_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae46570769ea56dbea58711dabf732663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ebeaa7aa7da2abc838900d137f12f0" id="r_af1ebeaa7aa7da2abc838900d137f12f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1ebeaa7aa7da2abc838900d137f12f0">STM32_IRQ_TIM8_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:af1ebeaa7aa7da2abc838900d137f12f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa422abbcc472a4070a7854aeb3b3062" id="r_afa422abbcc472a4070a7854aeb3b3062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa422abbcc472a4070a7854aeb3b3062">STM32_IRQ_TIM20_UP_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:afa422abbcc472a4070a7854aeb3b3062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f063754349e62b8c127676421ca6f2" id="r_a29f063754349e62b8c127676421ca6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29f063754349e62b8c127676421ca6f2">STM32_IRQ_TIM20_CC_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a29f063754349e62b8c127676421ca6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d2dbb7435d0de2baadcd664c05f831" id="r_af3d2dbb7435d0de2baadcd664c05f831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3d2dbb7435d0de2baadcd664c05f831">STM32_IRQ_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:af3d2dbb7435d0de2baadcd664c05f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf63803378ecbffbc065ca679d14241" id="r_a1cf63803378ecbffbc065ca679d14241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cf63803378ecbffbc065ca679d14241">STM32_IRQ_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a1cf63803378ecbffbc065ca679d14241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e86000358460638b91377b49baf2a58" id="r_a2e86000358460638b91377b49baf2a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e86000358460638b91377b49baf2a58">STM32_IRQ_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2e86000358460638b91377b49baf2a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605afb3e9eeac151150a9ebcab9400e6" id="r_a605afb3e9eeac151150a9ebcab9400e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a605afb3e9eeac151150a9ebcab9400e6">STM32_IRQ_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a605afb3e9eeac151150a9ebcab9400e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7822898d25e5d7f57e19db582c2291e" id="r_ac7822898d25e5d7f57e19db582c2291e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7822898d25e5d7f57e19db582c2291e">STM32_IRQ_UART5_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ac7822898d25e5d7f57e19db582c2291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e4aab2dc3273bfb1e041482265e2ce" id="r_ab1e4aab2dc3273bfb1e041482265e2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1e4aab2dc3273bfb1e041482265e2ce">STM32_IRQ_LPUART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ab1e4aab2dc3273bfb1e041482265e2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53d21da794b6149ea7825a9634acf02" id="r_ad53d21da794b6149ea7825a9634acf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad53d21da794b6149ea7825a9634acf02">STM32_ADC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad53d21da794b6149ea7825a9634acf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ec37e29ca93882fe4456620931b11e" id="r_a29ec37e29ca93882fe4456620931b11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29ec37e29ca93882fe4456620931b11e">STM32_ADC_COMPACT_SAMPLES</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a29ec37e29ca93882fe4456620931b11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9" id="r_ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cadd46c1d4b5739f1ef3a623faf196" id="r_a65cadd46c1d4b5739f1ef3a623faf196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba49d4d898766a690874ccc9e072e4e4" id="r_aba49d4d898766a690874ccc9e072e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba49d4d898766a690874ccc9e072e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dec2927b1d6caf366b9c926c064d1a7" id="r_a4dec2927b1d6caf366b9c926c064d1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4dec2927b1d6caf366b9c926c064d1a7">STM32_ADC_ADC4_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a4dec2927b1d6caf366b9c926c064d1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4714636fd4d6e1397bbd93874209a7" id="r_a2c4714636fd4d6e1397bbd93874209a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c4714636fd4d6e1397bbd93874209a7">STM32_ADC_ADC12_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a2c4714636fd4d6e1397bbd93874209a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b37c60fb995e1499b3edd84f3b08d5a" id="r_a0b37c60fb995e1499b3edd84f3b08d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b37c60fb995e1499b3edd84f3b08d5a">STM32_ADC_ADC3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a0b37c60fb995e1499b3edd84f3b08d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9b430d50173a2e633a093bddb293a4" id="r_a4d9b430d50173a2e633a093bddb293a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d9b430d50173a2e633a093bddb293a4">STM32_ADC_ADC4_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a4d9b430d50173a2e633a093bddb293a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465" id="r_a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5f6197c12d2a74a041b54d6e1b80a2" id="r_a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45424a47f5a33df11692d9763b72aa48" id="r_a45424a47f5a33df11692d9763b72aa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a45424a47f5a33df11692d9763b72aa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5416fb952ff7f394f60d8caee1a90f8a" id="r_a5416fb952ff7f394f60d8caee1a90f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5416fb952ff7f394f60d8caee1a90f8a">STM32_ADC_ADC4_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a5416fb952ff7f394f60d8caee1a90f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0968c7cfcac38e436458339dc846291e" id="r_a0968c7cfcac38e436458339dc846291e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0968c7cfcac38e436458339dc846291e">STM32_ADC_ADC12_CLOCK_MODE</a>&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV4</td></tr>
<tr class="separator:a0968c7cfcac38e436458339dc846291e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940cb01fb980a0d71b1d62109b29f75f" id="r_a940cb01fb980a0d71b1d62109b29f75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a940cb01fb980a0d71b1d62109b29f75f">STM32_ADC_ADC345_CLOCK_MODE</a>&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV4</td></tr>
<tr class="separator:a940cb01fb980a0d71b1d62109b29f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49179cfb6d71625aae5f088e5b3642da" id="r_a49179cfb6d71625aae5f088e5b3642da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49179cfb6d71625aae5f088e5b3642da">STM32_ADC_ADC12_PRESC</a>&#160;&#160;&#160;ADC_CCR_PRESC_DIV2</td></tr>
<tr class="separator:a49179cfb6d71625aae5f088e5b3642da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb92a146e5c35853ebef3a4d44ccc41" id="r_aecb92a146e5c35853ebef3a4d44ccc41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecb92a146e5c35853ebef3a4d44ccc41">STM32_ADC_ADC345_PRESC</a>&#160;&#160;&#160;ADC_CCR_PRESC_DIV2</td></tr>
<tr class="separator:aecb92a146e5c35853ebef3a4d44ccc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485bc2ee744fdaef5ce756b2e37e0513" id="r_a485bc2ee744fdaef5ce756b2e37e0513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a485bc2ee744fdaef5ce756b2e37e0513">STM32_CAN_USE_FDCAN1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a485bc2ee744fdaef5ce756b2e37e0513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727ede2f8095445f9f304f7c4ed83099" id="r_a727ede2f8095445f9f304f7c4ed83099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a727ede2f8095445f9f304f7c4ed83099">STM32_CAN_USE_FDCAN2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a727ede2f8095445f9f304f7c4ed83099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39802a3dfeeb4c1a89f56a6037ce4dd2" id="r_a39802a3dfeeb4c1a89f56a6037ce4dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39802a3dfeeb4c1a89f56a6037ce4dd2">STM32_CAN_USE_FDCAN3</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a39802a3dfeeb4c1a89f56a6037ce4dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722" id="r_aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051" id="r_a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9" id="r_a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077e5263d833c9d7da070be8af77f42d" id="r_a077e5263d833c9d7da070be8af77f42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a077e5263d833c9d7da070be8af77f42d">STM32_DAC_USE_DAC2_CH1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a077e5263d833c9d7da070be8af77f42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8e3eec01a813336068eed71ea69304" id="r_a2f8e3eec01a813336068eed71ea69304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f8e3eec01a813336068eed71ea69304">STM32_DAC_USE_DAC3_CH1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2f8e3eec01a813336068eed71ea69304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2dd091bdcc6e8b862c9c4c18c15533" id="r_a9e2dd091bdcc6e8b862c9c4c18c15533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e2dd091bdcc6e8b862c9c4c18c15533">STM32_DAC_USE_DAC3_CH2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9e2dd091bdcc6e8b862c9c4c18c15533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe80190b2d6113143c6428b0d361a008" id="r_abe80190b2d6113143c6428b0d361a008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe80190b2d6113143c6428b0d361a008">STM32_DAC_USE_DAC4_CH1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abe80190b2d6113143c6428b0d361a008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc70ab564efd23fe9bb0faa1c4e2a20" id="r_a0cc70ab564efd23fe9bb0faa1c4e2a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cc70ab564efd23fe9bb0faa1c4e2a20">STM32_DAC_USE_DAC4_CH2</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0cc70ab564efd23fe9bb0faa1c4e2a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318" id="r_a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc" id="r_aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757e813b13d497289293e21be3f1543a" id="r_a757e813b13d497289293e21be3f1543a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a757e813b13d497289293e21be3f1543a">STM32_DAC_DAC2_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a757e813b13d497289293e21be3f1543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c8cdd684f8bb3ac008091cab753864" id="r_a89c8cdd684f8bb3ac008091cab753864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89c8cdd684f8bb3ac008091cab753864">STM32_DAC_DAC3_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a89c8cdd684f8bb3ac008091cab753864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ac81f4949ab9b1cb43b1e9a16c1e32" id="r_a25ac81f4949ab9b1cb43b1e9a16c1e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25ac81f4949ab9b1cb43b1e9a16c1e32">STM32_DAC_DAC3_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a25ac81f4949ab9b1cb43b1e9a16c1e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e8d0c1e94417d8346c4bfb3d63ee0b" id="r_a49e8d0c1e94417d8346c4bfb3d63ee0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49e8d0c1e94417d8346c4bfb3d63ee0b">STM32_DAC_DAC4_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a49e8d0c1e94417d8346c4bfb3d63ee0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7966568babe6dad99825b5005a8e8c1c" id="r_a7966568babe6dad99825b5005a8e8c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7966568babe6dad99825b5005a8e8c1c">STM32_DAC_DAC4_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a7966568babe6dad99825b5005a8e8c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe" id="r_a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821" id="r_af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dda91d3474c982d8441e7b1f6362b6" id="r_a99dda91d3474c982d8441e7b1f6362b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99dda91d3474c982d8441e7b1f6362b6">STM32_DAC_DAC2_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a99dda91d3474c982d8441e7b1f6362b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e961ec5fbf82c88a59848cd117505e" id="r_a75e961ec5fbf82c88a59848cd117505e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75e961ec5fbf82c88a59848cd117505e">STM32_DAC_DAC3_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a75e961ec5fbf82c88a59848cd117505e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158f0a5325e95b37b776fbed7962ef98" id="r_a158f0a5325e95b37b776fbed7962ef98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a158f0a5325e95b37b776fbed7962ef98">STM32_DAC_DAC3_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a158f0a5325e95b37b776fbed7962ef98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1030f5d011d414e30ab44aaee22d157" id="r_ab1030f5d011d414e30ab44aaee22d157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1030f5d011d414e30ab44aaee22d157">STM32_DAC_DAC4_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ab1030f5d011d414e30ab44aaee22d157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11bdd7e8bf8c9a25ff84a1449fd1f28" id="r_aa11bdd7e8bf8c9a25ff84a1449fd1f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa11bdd7e8bf8c9a25ff84a1449fd1f28">STM32_DAC_DAC4_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aa11bdd7e8bf8c9a25ff84a1449fd1f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80" id="r_a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48" id="r_a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5" id="r_ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978ffaebe063c8a9f64525ed2f13bd09" id="r_a978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a978ffaebe063c8a9f64525ed2f13bd09">STM32_I2C_I2C3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f392ae1e653d31a009e08067694b626" id="r_a3f392ae1e653d31a009e08067694b626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f392ae1e653d31a009e08067694b626">STM32_I2C_I2C4_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a3f392ae1e653d31a009e08067694b626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a" id="r_afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02" id="r_a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43838b989448ecf9013b0e07e8bba565" id="r_a43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43838b989448ecf9013b0e07e8bba565">STM32_I2C_I2C3_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6e5217b0e9043cee7e9ba71f61b04c" id="r_a2a6e5217b0e9043cee7e9ba71f61b04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a6e5217b0e9043cee7e9ba71f61b04c">STM32_I2C_I2C4_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a2a6e5217b0e9043cee7e9ba71f61b04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a" id="r_a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(i2cp)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c" id="r_a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0" id="r_a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25" id="r_a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78cc1c7409d2dbb6ebf63da1b2330cf" id="r_ad78cc1c7409d2dbb6ebf63da1b2330cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78cc1c7409d2dbb6ebf63da1b2330cf">STM32_SPI_SPI4_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad78cc1c7409d2dbb6ebf63da1b2330cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49" id="r_a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541" id="r_a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10" id="r_a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2617c2198da4fd10839e0745b85e3905" id="r_a2617c2198da4fd10839e0745b85e3905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2617c2198da4fd10839e0745b85e3905">STM32_SPI_SPI4_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a2617c2198da4fd10839e0745b85e3905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852" id="r_afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(spip)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd" id="r_a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359" id="r_a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951583ab7f5c36eb948ce640f4777b56" id="r_a951583ab7f5c36eb948ce640f4777b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a951583ab7f5c36eb948ce640f4777b56">STM32_TRNG_USE_RNG1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a951583ab7f5c36eb948ce640f4777b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25" id="r_a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1" id="r_a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b" id="r_a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02086c51746a93818f7b50d8d184bdfc" id="r_a02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02086c51746a93818f7b50d8d184bdfc">STM32_UART_UART4_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b30eda5a6f930b068db7bc108e0478d" id="r_a1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b30eda5a6f930b068db7bc108e0478d">STM32_UART_UART5_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569" id="r_a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(uartp)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1f666e68948aec51fec38353e872c4" id="r_a9a1f666e68948aec51fec38353e872c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a1f666e68948aec51fec38353e872c4">STM32_USB_USE_USB1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9a1f666e68948aec51fec38353e872c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f90f2ca5b1d3aab2686d2ad2c02ab3a" id="r_a6f90f2ca5b1d3aab2686d2ad2c02ab3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f90f2ca5b1d3aab2686d2ad2c02ab3a">STM32_USB_LOW_POWER_ON_SUSPEND</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f90f2ca5b1d3aab2686d2ad2c02ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a54e2f2f452568276faa96392039e10" id="r_a5a54e2f2f452568276faa96392039e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a54e2f2f452568276faa96392039e10">STM32_USB_USB1_HP_IRQ_PRIORITY</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a5a54e2f2f452568276faa96392039e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9464b56116f282eee1fb597fe62f9f7c" id="r_a9464b56116f282eee1fb597fe62f9f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9464b56116f282eee1fb597fe62f9f7c">STM32_USB_USB1_LP_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a9464b56116f282eee1fb597fe62f9f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac" id="r_a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0d8281959c0da081d7df2d9df16701" id="r_afc0d8281959c0da081d7df2d9df16701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc0d8281959c0da081d7df2d9df16701">STM32_WSPI_USE_QUADSPI1</a>&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afc0d8281959c0da081d7df2d9df16701"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a28caba99658df35936fe05405590fada" name="a28caba99658df35936fe05405590fada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28caba99658df35936fe05405590fada">&#9670;&#160;</a></span>HAL_LLD_USE_CLOCK_MANAGEMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_LLD_USE_CLOCK_MANAGEMENT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00032">32</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="adf757c2c5b558e53c1e66fccdb29381b" name="adf757c2c5b558e53c1e66fccdb29381b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf757c2c5b558e53c1e66fccdb29381b">&#9670;&#160;</a></span>MCUCONF_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUCONF_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00049">49</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a87f007939b92014d44dca2bc09c1549d" name="a87f007939b92014d44dca2bc09c1549d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f007939b92014d44dca2bc09c1549d">&#9670;&#160;</a></span>STM32_ADC12SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12SEL&#160;&#160;&#160;STM32_ADC12SEL_PLLPCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00128">128</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aac356aa15fd65ab6edab01cb3f104aa2" name="aac356aa15fd65ab6edab01cb3f104aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac356aa15fd65ab6edab01cb3f104aa2">&#9670;&#160;</a></span>STM32_ADC345SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC345SEL&#160;&#160;&#160;STM32_ADC345SEL_PLLPCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00129">129</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0968c7cfcac38e436458339dc846291e" name="a0968c7cfcac38e436458339dc846291e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0968c7cfcac38e436458339dc846291e">&#9670;&#160;</a></span>STM32_ADC_ADC12_CLOCK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC12_CLOCK_MODE&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00194">194</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2c4714636fd4d6e1397bbd93874209a7" name="a2c4714636fd4d6e1397bbd93874209a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4714636fd4d6e1397bbd93874209a7">&#9670;&#160;</a></span>STM32_ADC_ADC12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC12_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00187">187</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a49179cfb6d71625aae5f088e5b3642da" name="a49179cfb6d71625aae5f088e5b3642da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49179cfb6d71625aae5f088e5b3642da">&#9670;&#160;</a></span>STM32_ADC_ADC12_PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC12_PRESC&#160;&#160;&#160;ADC_CCR_PRESC_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00196">196</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a19080c8c395ae24df995fa57a2291465" name="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00190">190</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9" name="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&#9670;&#160;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00183">183</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6d5f6197c12d2a74a041b54d6e1b80a2" name="a6d5f6197c12d2a74a041b54d6e1b80a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5f6197c12d2a74a041b54d6e1b80a2">&#9670;&#160;</a></span>STM32_ADC_ADC2_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00191">191</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a65cadd46c1d4b5739f1ef3a623faf196" name="a65cadd46c1d4b5739f1ef3a623faf196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cadd46c1d4b5739f1ef3a623faf196">&#9670;&#160;</a></span>STM32_ADC_ADC2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00184">184</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a940cb01fb980a0d71b1d62109b29f75f" name="a940cb01fb980a0d71b1d62109b29f75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940cb01fb980a0d71b1d62109b29f75f">&#9670;&#160;</a></span>STM32_ADC_ADC345_CLOCK_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC345_CLOCK_MODE&#160;&#160;&#160;ADC_CCR_CKMODE_AHB_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00195">195</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aecb92a146e5c35853ebef3a4d44ccc41" name="aecb92a146e5c35853ebef3a4d44ccc41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb92a146e5c35853ebef3a4d44ccc41">&#9670;&#160;</a></span>STM32_ADC_ADC345_PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC345_PRESC&#160;&#160;&#160;ADC_CCR_PRESC_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00197">197</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a45424a47f5a33df11692d9763b72aa48" name="a45424a47f5a33df11692d9763b72aa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45424a47f5a33df11692d9763b72aa48">&#9670;&#160;</a></span>STM32_ADC_ADC3_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00192">192</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aba49d4d898766a690874ccc9e072e4e4" name="aba49d4d898766a690874ccc9e072e4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba49d4d898766a690874ccc9e072e4e4">&#9670;&#160;</a></span>STM32_ADC_ADC3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00185">185</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0b37c60fb995e1499b3edd84f3b08d5a" name="a0b37c60fb995e1499b3edd84f3b08d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b37c60fb995e1499b3edd84f3b08d5a">&#9670;&#160;</a></span>STM32_ADC_ADC3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00188">188</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5416fb952ff7f394f60d8caee1a90f8a" name="a5416fb952ff7f394f60d8caee1a90f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5416fb952ff7f394f60d8caee1a90f8a">&#9670;&#160;</a></span>STM32_ADC_ADC4_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC4_DMA_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00193">193</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4dec2927b1d6caf366b9c926c064d1a7" name="a4dec2927b1d6caf366b9c926c064d1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dec2927b1d6caf366b9c926c064d1a7">&#9670;&#160;</a></span>STM32_ADC_ADC4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC4_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00186">186</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4d9b430d50173a2e633a093bddb293a4" name="a4d9b430d50173a2e633a093bddb293a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9b430d50173a2e633a093bddb293a4">&#9670;&#160;</a></span>STM32_ADC_ADC4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC4_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00189">189</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a29ec37e29ca93882fe4456620931b11e" name="a29ec37e29ca93882fe4456620931b11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ec37e29ca93882fe4456620931b11e">&#9670;&#160;</a></span>STM32_ADC_COMPACT_SAMPLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_COMPACT_SAMPLES&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00182">182</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad53d21da794b6149ea7825a9634acf02" name="ad53d21da794b6149ea7825a9634acf02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53d21da794b6149ea7825a9634acf02">&#9670;&#160;</a></span>STM32_ADC_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00181">181</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a485bc2ee744fdaef5ce756b2e37e0513" name="a485bc2ee744fdaef5ce756b2e37e0513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a485bc2ee744fdaef5ce756b2e37e0513">&#9670;&#160;</a></span>STM32_CAN_USE_FDCAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_FDCAN1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00202">202</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a727ede2f8095445f9f304f7c4ed83099" name="a727ede2f8095445f9f304f7c4ed83099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727ede2f8095445f9f304f7c4ed83099">&#9670;&#160;</a></span>STM32_CAN_USE_FDCAN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_FDCAN2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00203">203</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a39802a3dfeeb4c1a89f56a6037ce4dd2" name="a39802a3dfeeb4c1a89f56a6037ce4dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39802a3dfeeb4c1a89f56a6037ce4dd2">&#9670;&#160;</a></span>STM32_CAN_USE_FDCAN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_FDCAN3&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00204">204</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a531bbc40f69b331216640aea87d99b6f" name="a531bbc40f69b331216640aea87d99b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531bbc40f69b331216640aea87d99b6f">&#9670;&#160;</a></span>STM32_CLK48SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CLK48SEL&#160;&#160;&#160;STM32_CLK48SEL_HSI48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00127">127</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe" name="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00224">224</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318" name="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00217">217</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821" name="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00225">225</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc" name="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&#9670;&#160;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00218">218</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a99dda91d3474c982d8441e7b1f6362b6" name="a99dda91d3474c982d8441e7b1f6362b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dda91d3474c982d8441e7b1f6362b6">&#9670;&#160;</a></span>STM32_DAC_DAC2_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC2_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00226">226</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a757e813b13d497289293e21be3f1543a" name="a757e813b13d497289293e21be3f1543a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757e813b13d497289293e21be3f1543a">&#9670;&#160;</a></span>STM32_DAC_DAC2_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC2_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00219">219</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a75e961ec5fbf82c88a59848cd117505e" name="a75e961ec5fbf82c88a59848cd117505e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e961ec5fbf82c88a59848cd117505e">&#9670;&#160;</a></span>STM32_DAC_DAC3_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC3_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00227">227</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a89c8cdd684f8bb3ac008091cab753864" name="a89c8cdd684f8bb3ac008091cab753864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c8cdd684f8bb3ac008091cab753864">&#9670;&#160;</a></span>STM32_DAC_DAC3_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC3_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00220">220</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a158f0a5325e95b37b776fbed7962ef98" name="a158f0a5325e95b37b776fbed7962ef98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158f0a5325e95b37b776fbed7962ef98">&#9670;&#160;</a></span>STM32_DAC_DAC3_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC3_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00228">228</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a25ac81f4949ab9b1cb43b1e9a16c1e32" name="a25ac81f4949ab9b1cb43b1e9a16c1e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ac81f4949ab9b1cb43b1e9a16c1e32">&#9670;&#160;</a></span>STM32_DAC_DAC3_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC3_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00221">221</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab1030f5d011d414e30ab44aaee22d157" name="ab1030f5d011d414e30ab44aaee22d157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1030f5d011d414e30ab44aaee22d157">&#9670;&#160;</a></span>STM32_DAC_DAC4_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC4_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00229">229</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a49e8d0c1e94417d8346c4bfb3d63ee0b" name="a49e8d0c1e94417d8346c4bfb3d63ee0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e8d0c1e94417d8346c4bfb3d63ee0b">&#9670;&#160;</a></span>STM32_DAC_DAC4_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC4_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00222">222</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa11bdd7e8bf8c9a25ff84a1449fd1f28" name="aa11bdd7e8bf8c9a25ff84a1449fd1f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11bdd7e8bf8c9a25ff84a1449fd1f28">&#9670;&#160;</a></span>STM32_DAC_DAC4_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC4_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00230">230</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7966568babe6dad99825b5005a8e8c1c" name="a7966568babe6dad99825b5005a8e8c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7966568babe6dad99825b5005a8e8c1c">&#9670;&#160;</a></span>STM32_DAC_DAC4_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC4_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00223">223</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722" name="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&#9670;&#160;</a></span>STM32_DAC_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00209">209</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051" name="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00210">210</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9" name="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&#9670;&#160;</a></span>STM32_DAC_USE_DAC1_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00211">211</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a077e5263d833c9d7da070be8af77f42d" name="a077e5263d833c9d7da070be8af77f42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077e5263d833c9d7da070be8af77f42d">&#9670;&#160;</a></span>STM32_DAC_USE_DAC2_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC2_CH1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00212">212</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2f8e3eec01a813336068eed71ea69304" name="a2f8e3eec01a813336068eed71ea69304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8e3eec01a813336068eed71ea69304">&#9670;&#160;</a></span>STM32_DAC_USE_DAC3_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC3_CH1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00213">213</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9e2dd091bdcc6e8b862c9c4c18c15533" name="a9e2dd091bdcc6e8b862c9c4c18c15533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2dd091bdcc6e8b862c9c4c18c15533">&#9670;&#160;</a></span>STM32_DAC_USE_DAC3_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC3_CH2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00214">214</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="abe80190b2d6113143c6428b0d361a008" name="abe80190b2d6113143c6428b0d361a008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe80190b2d6113143c6428b0d361a008">&#9670;&#160;</a></span>STM32_DAC_USE_DAC4_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC4_CH1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00215">215</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0cc70ab564efd23fe9bb0faa1c4e2a20" name="a0cc70ab564efd23fe9bb0faa1c4e2a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc70ab564efd23fe9bb0faa1c4e2a20">&#9670;&#160;</a></span>STM32_DAC_USE_DAC4_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC4_CH2&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00216">216</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae1ddcc4f40fd3accfda9304d45b5cd39" name="ae1ddcc4f40fd3accfda9304d45b5cd39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ddcc4f40fd3accfda9304d45b5cd39">&#9670;&#160;</a></span>STM32_FDCANSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_FDCANSEL&#160;&#160;&#160;STM32_FDCANSEL_PLLQCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00126">126</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2" name="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&#9670;&#160;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00103">103</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa" name="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&#160;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00059">59</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a836853cc1768f7cc33df1fefbaabdc1a" name="a836853cc1768f7cc33df1fefbaabdc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836853cc1768f7cc33df1fefbaabdc1a">&#9670;&#160;</a></span>STM32_HSI16_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI16_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00060">60</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2b407efb79856c2a40ea17bb79b50d12" name="a2b407efb79856c2a40ea17bb79b50d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b407efb79856c2a40ea17bb79b50d12">&#9670;&#160;</a></span>STM32_HSI48_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI48_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00094">94</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae65a4622a3bf2b4807b3fcd5c06d3c51" name="ae65a4622a3bf2b4807b3fcd5c06d3c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65a4622a3bf2b4807b3fcd5c06d3c51">&#9670;&#160;</a></span>STM32_I2C1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SEL&#160;&#160;&#160;STM32_I2C1SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00119">119</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a095a0989bba660c1719a339b9c09e25e" name="a095a0989bba660c1719a339b9c09e25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095a0989bba660c1719a339b9c09e25e">&#9670;&#160;</a></span>STM32_I2C2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SEL&#160;&#160;&#160;STM32_I2C2SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00120">120</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8949d18b87dbd8844bbe634ade2fc48d" name="a8949d18b87dbd8844bbe634ade2fc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8949d18b87dbd8844bbe634ade2fc48d">&#9670;&#160;</a></span>STM32_I2C3SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C3SEL&#160;&#160;&#160;STM32_I2C3SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00121">121</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a395a8848a77cd7fa56b8a4b77920e650" name="a395a8848a77cd7fa56b8a4b77920e650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395a8848a77cd7fa56b8a4b77920e650">&#9670;&#160;</a></span>STM32_I2C4SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C4SEL&#160;&#160;&#160;STM32_I2C4SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00122">122</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80" name="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&#9670;&#160;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00235">235</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a" name="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&#9670;&#160;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">i2cp</span></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(i2cp)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00244">244</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a" name="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&#9670;&#160;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00240">240</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48" name="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&#9670;&#160;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00236">236</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6b4a662792401dae73ae072183bd8e02" name="a6b4a662792401dae73ae072183bd8e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4a662792401dae73ae072183bd8e02">&#9670;&#160;</a></span>STM32_I2C_I2C2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00241">241</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ace43c4d497b0be3dbe8c28836fafd0a5" name="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace43c4d497b0be3dbe8c28836fafd0a5">&#9670;&#160;</a></span>STM32_I2C_I2C2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00237">237</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a43838b989448ecf9013b0e07e8bba565" name="a43838b989448ecf9013b0e07e8bba565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43838b989448ecf9013b0e07e8bba565">&#9670;&#160;</a></span>STM32_I2C_I2C3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00242">242</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a978ffaebe063c8a9f64525ed2f13bd09" name="a978ffaebe063c8a9f64525ed2f13bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978ffaebe063c8a9f64525ed2f13bd09">&#9670;&#160;</a></span>STM32_I2C_I2C3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00238">238</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2a6e5217b0e9043cee7e9ba71f61b04c" name="a2a6e5217b0e9043cee7e9ba71f61b04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6e5217b0e9043cee7e9ba71f61b04c">&#9670;&#160;</a></span>STM32_I2C_I2C4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C4_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00243">243</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3f392ae1e653d31a009e08067694b626" name="a3f392ae1e653d31a009e08067694b626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f392ae1e653d31a009e08067694b626">&#9670;&#160;</a></span>STM32_I2C_I2C4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C4_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00239">239</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad560de704ee07f236d9d4a7e35e8a1d6" name="ad560de704ee07f236d9d4a7e35e8a1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad560de704ee07f236d9d4a7e35e8a1d6">&#9670;&#160;</a></span>STM32_I2S23SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S23SEL&#160;&#160;&#160;STM32_I2S23SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00125">125</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a41843060367f2e2b20468f1a5769948b" name="a41843060367f2e2b20468f1a5769948b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41843060367f2e2b20468f1a5769948b">&#9670;&#160;</a></span>STM32_IRQ_EXTI0_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI0_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00136">136</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2f21ba8c5368006a26a3e5e1d7e60fdb" name="a2f21ba8c5368006a26a3e5e1d7e60fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f21ba8c5368006a26a3e5e1d7e60fdb">&#9670;&#160;</a></span>STM32_IRQ_EXTI10_15_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI10_15_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00142">142</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="afa6e963f2c45826abb8a4fa81b4a5fe4" name="afa6e963f2c45826abb8a4fa81b4a5fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6e963f2c45826abb8a4fa81b4a5fe4">&#9670;&#160;</a></span>STM32_IRQ_EXTI164041_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI164041_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00143">143</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9d2286ff5fc5fdf03b469795a704619e" name="a9d2286ff5fc5fdf03b469795a704619e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2286ff5fc5fdf03b469795a704619e">&#9670;&#160;</a></span>STM32_IRQ_EXTI17_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI17_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00144">144</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a15b7522f34798df184f9e8d5024881df" name="a15b7522f34798df184f9e8d5024881df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b7522f34798df184f9e8d5024881df">&#9670;&#160;</a></span>STM32_IRQ_EXTI18_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI18_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00145">145</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2c23ca2f86fdf0dee176c1f762d2b2dc" name="a2c23ca2f86fdf0dee176c1f762d2b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c23ca2f86fdf0dee176c1f762d2b2dc">&#9670;&#160;</a></span>STM32_IRQ_EXTI19_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI19_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00146">146</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f5e4469d6bb2263c760f685f9ce86ef" name="a6f5e4469d6bb2263c760f685f9ce86ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5e4469d6bb2263c760f685f9ce86ef">&#9670;&#160;</a></span>STM32_IRQ_EXTI1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI1_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00137">137</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d47540519839760fa98c1b07e38a15e" name="a3d47540519839760fa98c1b07e38a15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d47540519839760fa98c1b07e38a15e">&#9670;&#160;</a></span>STM32_IRQ_EXTI20_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI20_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00147">147</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a431d0c8aa33be8e252800c3846db8c02" name="a431d0c8aa33be8e252800c3846db8c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a431d0c8aa33be8e252800c3846db8c02">&#9670;&#160;</a></span>STM32_IRQ_EXTI212229_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI212229_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00148">148</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae4ffb9c3ba8d88b6367b675054e3c710" name="ae4ffb9c3ba8d88b6367b675054e3c710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ffb9c3ba8d88b6367b675054e3c710">&#9670;&#160;</a></span>STM32_IRQ_EXTI2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI2_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00138">138</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a61f02098009875b92e3a2004fb52e4eb" name="a61f02098009875b92e3a2004fb52e4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f02098009875b92e3a2004fb52e4eb">&#9670;&#160;</a></span>STM32_IRQ_EXTI30_32_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI30_32_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00149">149</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a920839b55017223337df25a9e51bfae1" name="a920839b55017223337df25a9e51bfae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920839b55017223337df25a9e51bfae1">&#9670;&#160;</a></span>STM32_IRQ_EXTI33_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI33_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00150">150</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a38fe6fb696c105d6e048bde844db0224" name="a38fe6fb696c105d6e048bde844db0224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fe6fb696c105d6e048bde844db0224">&#9670;&#160;</a></span>STM32_IRQ_EXTI3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI3_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00139">139</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a366b4f70dd30f409ad8c14e609e4bbaa" name="a366b4f70dd30f409ad8c14e609e4bbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366b4f70dd30f409ad8c14e609e4bbaa">&#9670;&#160;</a></span>STM32_IRQ_EXTI4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI4_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00140">140</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a129d06108ea8829ba174e33ff73e7e67" name="a129d06108ea8829ba174e33ff73e7e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129d06108ea8829ba174e33ff73e7e67">&#9670;&#160;</a></span>STM32_IRQ_EXTI5_9_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI5_9_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00141">141</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae8f1489003903ab095a2f04fee8b7596" name="ae8f1489003903ab095a2f04fee8b7596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f1489003903ab095a2f04fee8b7596">&#9670;&#160;</a></span>STM32_IRQ_FDCAN1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_FDCAN1_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00152">152</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0ae6e0f391b2ec96a88ce5db8a0f2624" name="a0ae6e0f391b2ec96a88ce5db8a0f2624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae6e0f391b2ec96a88ce5db8a0f2624">&#9670;&#160;</a></span>STM32_IRQ_FDCAN2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_FDCAN2_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00153">153</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="adc54cb34c8cde72b2ab0ca3dbccc3f7e" name="adc54cb34c8cde72b2ab0ca3dbccc3f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc54cb34c8cde72b2ab0ca3dbccc3f7e">&#9670;&#160;</a></span>STM32_IRQ_FDCAN3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_FDCAN3_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00154">154</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab1e4aab2dc3273bfb1e041482265e2ce" name="ab1e4aab2dc3273bfb1e041482265e2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e4aab2dc3273bfb1e041482265e2ce">&#9670;&#160;</a></span>STM32_IRQ_LPUART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_LPUART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00176">176</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a59c90659bcbc891271379b8d04decda6" name="a59c90659bcbc891271379b8d04decda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c90659bcbc891271379b8d04decda6">&#9670;&#160;</a></span>STM32_IRQ_TIM1_BRK_TIM15_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_BRK_TIM15_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00156">156</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="adfdd029a5a6ccdf27dbb44496687794a" name="adfdd029a5a6ccdf27dbb44496687794a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdd029a5a6ccdf27dbb44496687794a">&#9670;&#160;</a></span>STM32_IRQ_TIM1_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00159">159</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a61a04a9267f32f415ff411cfc5e61e69" name="a61a04a9267f32f415ff411cfc5e61e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a04a9267f32f415ff411cfc5e61e69">&#9670;&#160;</a></span>STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00158">158</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02be3dc6e21cd4ef8f3b747fbddbeaf4" name="a02be3dc6e21cd4ef8f3b747fbddbeaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02be3dc6e21cd4ef8f3b747fbddbeaf4">&#9670;&#160;</a></span>STM32_IRQ_TIM1_UP_TIM16_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM1_UP_TIM16_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00157">157</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a29f063754349e62b8c127676421ca6f2" name="a29f063754349e62b8c127676421ca6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f063754349e62b8c127676421ca6f2">&#9670;&#160;</a></span>STM32_IRQ_TIM20_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM20_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00169">169</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="afa422abbcc472a4070a7854aeb3b3062" name="afa422abbcc472a4070a7854aeb3b3062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa422abbcc472a4070a7854aeb3b3062">&#9670;&#160;</a></span>STM32_IRQ_TIM20_UP_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM20_UP_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00168">168</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a73a198b443047d1c7f0c8a63814f10b4" name="a73a198b443047d1c7f0c8a63814f10b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a198b443047d1c7f0c8a63814f10b4">&#9670;&#160;</a></span>STM32_IRQ_TIM2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM2_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00160">160</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a82f843d7cc191d089060ce8c9cf2a36b" name="a82f843d7cc191d089060ce8c9cf2a36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f843d7cc191d089060ce8c9cf2a36b">&#9670;&#160;</a></span>STM32_IRQ_TIM3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM3_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00161">161</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7aa7622cf407262b87afcc9b100945d1" name="a7aa7622cf407262b87afcc9b100945d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa7622cf407262b87afcc9b100945d1">&#9670;&#160;</a></span>STM32_IRQ_TIM4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM4_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00162">162</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22ba904a80d78b89d77e6b637018dd43" name="a22ba904a80d78b89d77e6b637018dd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ba904a80d78b89d77e6b637018dd43">&#9670;&#160;</a></span>STM32_IRQ_TIM5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM5_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00163">163</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a82292d66a44fde79e42fa1415e8970d8" name="a82292d66a44fde79e42fa1415e8970d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82292d66a44fde79e42fa1415e8970d8">&#9670;&#160;</a></span>STM32_IRQ_TIM6_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM6_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00164">164</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7830a1ded607a7eca54d6d83e544bd0" name="ac7830a1ded607a7eca54d6d83e544bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7830a1ded607a7eca54d6d83e544bd0">&#9670;&#160;</a></span>STM32_IRQ_TIM7_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM7_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00165">165</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="af1ebeaa7aa7da2abc838900d137f12f0" name="af1ebeaa7aa7da2abc838900d137f12f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ebeaa7aa7da2abc838900d137f12f0">&#9670;&#160;</a></span>STM32_IRQ_TIM8_CC_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM8_CC_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00167">167</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ae46570769ea56dbea58711dabf732663" name="ae46570769ea56dbea58711dabf732663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae46570769ea56dbea58711dabf732663">&#9670;&#160;</a></span>STM32_IRQ_TIM8_UP_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_TIM8_UP_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00166">166</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a605afb3e9eeac151150a9ebcab9400e6" name="a605afb3e9eeac151150a9ebcab9400e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605afb3e9eeac151150a9ebcab9400e6">&#9670;&#160;</a></span>STM32_IRQ_UART4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00174">174</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7822898d25e5d7f57e19db582c2291e" name="ac7822898d25e5d7f57e19db582c2291e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7822898d25e5d7f57e19db582c2291e">&#9670;&#160;</a></span>STM32_IRQ_UART5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_UART5_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00175">175</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="af3d2dbb7435d0de2baadcd664c05f831" name="af3d2dbb7435d0de2baadcd664c05f831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d2dbb7435d0de2baadcd664c05f831">&#9670;&#160;</a></span>STM32_IRQ_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00171">171</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1cf63803378ecbffbc065ca679d14241" name="a1cf63803378ecbffbc065ca679d14241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf63803378ecbffbc065ca679d14241">&#9670;&#160;</a></span>STM32_IRQ_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00172">172</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2e86000358460638b91377b49baf2a58" name="a2e86000358460638b91377b49baf2a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e86000358460638b91377b49baf2a58">&#9670;&#160;</a></span>STM32_IRQ_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00173">173</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4f813225df0ad5553219db6d5d9694da" name="a4f813225df0ad5553219db6d5d9694da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f813225df0ad5553219db6d5d9694da">&#9670;&#160;</a></span>STM32_LPTIM1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LPTIM1SEL&#160;&#160;&#160;STM32_LPTIM1SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00123">123</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a902ead65bde4234b74ce3bda601a7838" name="a902ead65bde4234b74ce3bda601a7838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902ead65bde4234b74ce3bda601a7838">&#9670;&#160;</a></span>STM32_LPUART1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LPUART1SEL&#160;&#160;&#160;STM32_LPUART1SEL_PCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00118">118</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9590adca1520a56236d6c5f124e59d1c" name="a9590adca1520a56236d6c5f124e59d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9590adca1520a56236d6c5f124e59d1c">&#9670;&#160;</a></span>STM32_LSCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSCOSEL&#160;&#160;&#160;STM32_LSCOSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00108">108</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa" name="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&#9670;&#160;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00096">96</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9498f8f4ae2badbe39c078555ca9c793" name="a9498f8f4ae2badbe39c078555ca9c793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9498f8f4ae2badbe39c078555ca9c793">&#9670;&#160;</a></span>STM32_LSECLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK&#160;&#160;&#160;32768U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00022">22</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a744a10171d8d258a2459deafb6d08ce2" name="a744a10171d8d258a2459deafb6d08ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744a10171d8d258a2459deafb6d08ce2">&#9670;&#160;</a></span>STM32_LSEDRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSEDRV&#160;&#160;&#160;(3U &lt;&lt; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00025">25</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370" name="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&#9670;&#160;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00095">95</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8978a3e3bf32e3d5dd21b09081797bbb" name="a8978a3e3bf32e3d5dd21b09081797bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8978a3e3bf32e3d5dd21b09081797bbb">&#9670;&#160;</a></span>STM32_MCOPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOPRE&#160;&#160;&#160;STM32_MCOPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00107">107</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab395c2abfb2e6fd501ce4529bf09a05f" name="ab395c2abfb2e6fd501ce4529bf09a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab395c2abfb2e6fd501ce4529bf09a05f">&#9670;&#160;</a></span>STM32_MCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;STM32_MCOSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00106">106</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d" name="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&#9670;&#160;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00089">89</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="acba56aaa8c0bd717ad217771ee8300c2" name="acba56aaa8c0bd717ad217771ee8300c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba56aaa8c0bd717ad217771ee8300c2">&#9670;&#160;</a></span>STM32_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00061">61</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a42a8bb439be9c6c643c7ab48f02ee662" name="a42a8bb439be9c6c643c7ab48f02ee662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8bb439be9c6c643c7ab48f02ee662">&#9670;&#160;</a></span>STM32_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN_VALUE&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00098">98</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0a2a10496ad437bb1bf6bf23892148e4" name="a0a2a10496ad437bb1bf6bf23892148e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2a10496ad437bb1bf6bf23892148e4">&#9670;&#160;</a></span>STM32_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00100">100</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a658d935fd8ae32b0d8e053c953eae208" name="a658d935fd8ae32b0d8e053c953eae208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658d935fd8ae32b0d8e053c953eae208">&#9670;&#160;</a></span>STM32_PLLPDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLPDIV_VALUE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00099">99</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="adc27d1e2fcdedcb56fc15a41e5f43d91" name="adc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc27d1e2fcdedcb56fc15a41e5f43d91">&#9670;&#160;</a></span>STM32_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ_VALUE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00101">101</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aba0071e12e227b374d3ccae28c67269f" name="aba0071e12e227b374d3ccae28c67269f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0071e12e227b374d3ccae28c67269f">&#9670;&#160;</a></span>STM32_PLLR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLR_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00102">102</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32" name="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&#9670;&#160;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSI16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00062">62</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5f9c3734d5d06c9ccd5214af5c78c4f8" name="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">&#9670;&#160;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00104">104</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3670f3886d02bb3010016bbf0db0db83" name="a3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3670f3886d02bb3010016bbf0db0db83">&#9670;&#160;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00105">105</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="aa16cf87c3dfc59ef20bfeb5c7cd7ab6e" name="aa16cf87c3dfc59ef20bfeb5c7cd7ab6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16cf87c3dfc59ef20bfeb5c7cd7ab6e">&#9670;&#160;</a></span>STM32_PWR_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWR_CR2&#160;&#160;&#160;(PWR_CR2_PLS_LEV0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00091">91</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6a9ba6e8edf605127711d6ca603f56b4" name="a6a9ba6e8edf605127711d6ca603f56b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9ba6e8edf605127711d6ca603f56b4">&#9670;&#160;</a></span>STM32_PWR_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWR_CR3&#160;&#160;&#160;(PWR_CR3_EIWF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00092">92</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0b899a15fb75d1ea8c043c2c6a3b644f" name="a0b899a15fb75d1ea8c043c2c6a3b644f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b899a15fb75d1ea8c043c2c6a3b644f">&#9670;&#160;</a></span>STM32_PWR_CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWR_CR4&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00093">93</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a04fb470614413a2fe7db0e814faa8a2b" name="a04fb470614413a2fe7db0e814faa8a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fb470614413a2fe7db0e814faa8a2b">&#9670;&#160;</a></span>STM32_QSPISEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_QSPISEL&#160;&#160;&#160;STM32_QSPISEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00130">130</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca" name="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&#9670;&#160;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_NOCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00131">131</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a7fafd3288056818d61ea1f1bcade3e76" name="a7fafd3288056818d61ea1f1bcade3e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fafd3288056818d61ea1f1bcade3e76">&#9670;&#160;</a></span>STM32_SAI1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SAI1SEL&#160;&#160;&#160;STM32_SAI1SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00124">124</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852" name="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&#9670;&#160;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">spip</span></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(spip)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00257">257</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c" name="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&#9670;&#160;</a></span>STM32_SPI_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00249">249</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49" name="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&#9670;&#160;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00253">253</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a90bd623120d1e54038094fba54ba05c0" name="a90bd623120d1e54038094fba54ba05c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bd623120d1e54038094fba54ba05c0">&#9670;&#160;</a></span>STM32_SPI_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00250">250</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a47d90eaca23f3eea99d74d1bb3539541" name="a47d90eaca23f3eea99d74d1bb3539541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d90eaca23f3eea99d74d1bb3539541">&#9670;&#160;</a></span>STM32_SPI_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00254">254</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0330335b8223bb2fd7b30a8bf6748a25" name="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330335b8223bb2fd7b30a8bf6748a25">&#9670;&#160;</a></span>STM32_SPI_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00251">251</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a311306228435a4ddb879e8f0d80e3c10" name="a311306228435a4ddb879e8f0d80e3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311306228435a4ddb879e8f0d80e3c10">&#9670;&#160;</a></span>STM32_SPI_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00255">255</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad78cc1c7409d2dbb6ebf63da1b2330cf" name="ad78cc1c7409d2dbb6ebf63da1b2330cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78cc1c7409d2dbb6ebf63da1b2330cf">&#9670;&#160;</a></span>STM32_SPI_SPI4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI4_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00252">252</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a2617c2198da4fd10839e0745b85e3905" name="a2617c2198da4fd10839e0745b85e3905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2617c2198da4fd10839e0745b85e3905">&#9670;&#160;</a></span>STM32_SPI_SPI4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI4_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00256">256</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd" name="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&#9670;&#160;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00262">262</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359" name="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&#9670;&#160;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00265">265</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f" name="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&#160;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLLRCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00097">97</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a951583ab7f5c36eb948ce640f4777b56" name="a951583ab7f5c36eb948ce640f4777b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951583ab7f5c36eb948ce640f4777b56">&#9670;&#160;</a></span>STM32_TRNG_USE_RNG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TRNG_USE_RNG1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00271">271</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6c796c55e8372456e4079f57656ee22c" name="a6c796c55e8372456e4079f57656ee22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c796c55e8372456e4079f57656ee22c">&#9670;&#160;</a></span>STM32_UART4SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SEL&#160;&#160;&#160;STM32_UART4SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00116">116</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5dc72655b1e7f66b9e8e4b830724f935" name="a5dc72655b1e7f66b9e8e4b830724f935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc72655b1e7f66b9e8e4b830724f935">&#9670;&#160;</a></span>STM32_UART5SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SEL&#160;&#160;&#160;STM32_UART5SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00117">117</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569" name="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&#9670;&#160;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">uartp</span></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="mcuconf_8h.html#a5e499784daef637429105bec90430354">STM32_DMA_ERROR_HOOK</a>(uartp)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00281">281</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02086c51746a93818f7b50d8d184bdfc" name="a02086c51746a93818f7b50d8d184bdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02086c51746a93818f7b50d8d184bdfc">&#9670;&#160;</a></span>STM32_UART_UART4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00279">279</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b30eda5a6f930b068db7bc108e0478d" name="a1b30eda5a6f930b068db7bc108e0478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b30eda5a6f930b068db7bc108e0478d">&#9670;&#160;</a></span>STM32_UART_UART5_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00280">280</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25" name="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&#9670;&#160;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00276">276</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1" name="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&#9670;&#160;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00277">277</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a4f49346cf0c36ac85466517ceff6299b" name="a4f49346cf0c36ac85466517ceff6299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f49346cf0c36ac85466517ceff6299b">&#9670;&#160;</a></span>STM32_UART_USART3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00278">278</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a88ed161000188baad76db684cf751f17" name="a88ed161000188baad76db684cf751f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ed161000188baad76db684cf751f17">&#9670;&#160;</a></span>STM32_USART1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SEL&#160;&#160;&#160;STM32_USART1SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00113">113</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ac61edaa8b7ad1604d18591de6c66a744" name="ac61edaa8b7ad1604d18591de6c66a744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61edaa8b7ad1604d18591de6c66a744">&#9670;&#160;</a></span>STM32_USART2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SEL&#160;&#160;&#160;STM32_USART2SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00114">114</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a42b7db6a710541cd0e38fca6537b1546" name="a42b7db6a710541cd0e38fca6537b1546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b7db6a710541cd0e38fca6537b1546">&#9670;&#160;</a></span>STM32_USART3SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SEL&#160;&#160;&#160;STM32_USART3SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00115">115</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f90f2ca5b1d3aab2686d2ad2c02ab3a" name="a6f90f2ca5b1d3aab2686d2ad2c02ab3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f90f2ca5b1d3aab2686d2ad2c02ab3a">&#9670;&#160;</a></span>STM32_USB_LOW_POWER_ON_SUSPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_LOW_POWER_ON_SUSPEND&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00287">287</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a5a54e2f2f452568276faa96392039e10" name="a5a54e2f2f452568276faa96392039e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a54e2f2f452568276faa96392039e10">&#9670;&#160;</a></span>STM32_USB_USB1_HP_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USB1_HP_IRQ_PRIORITY&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00288">288</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9464b56116f282eee1fb597fe62f9f7c" name="a9464b56116f282eee1fb597fe62f9f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9464b56116f282eee1fb597fe62f9f7c">&#9670;&#160;</a></span>STM32_USB_USB1_LP_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USB1_LP_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00289">289</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a9a1f666e68948aec51fec38353e872c4" name="a9a1f666e68948aec51fec38353e872c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1f666e68948aec51fec38353e872c4">&#9670;&#160;</a></span>STM32_USB_USE_USB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_USB1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00286">286</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a0d44a6897e33506c2063e4acd4f03c40" name="a0d44a6897e33506c2063e4acd4f03c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d44a6897e33506c2063e4acd4f03c40">&#9670;&#160;</a></span>STM32_VOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_VOS&#160;&#160;&#160;STM32_VOS_RANGE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00090">90</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac" name="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&#9670;&#160;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00294">294</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="afc0d8281959c0da081d7df2d9df16701" name="afc0d8281959c0da081d7df2d9df16701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0d8281959c0da081d7df2d9df16701">&#9670;&#160;</a></span>STM32_WSPI_USE_QUADSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WSPI_USE_QUADSPI1&#160;&#160;&#160;<a class="el" href="group__config.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00299">299</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a669837fb7816f8f8e549f634f0c24937" name="a669837fb7816f8f8e549f634f0c24937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669837fb7816f8f8e549f634f0c24937">&#9670;&#160;</a></span>STM32G473_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32G473_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00052">52</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ad97e9f7aa86b9e56df3ec3d3a1c9f52c" name="ad97e9f7aa86b9e56df3ec3d3a1c9f52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97e9f7aa86b9e56df3ec3d3a1c9f52c">&#9670;&#160;</a></span>STM32G474_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32G474_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00054">54</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="a08cda6af0d8d07c4e43d832e500dc0e1" name="a08cda6af0d8d07c4e43d832e500dc0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cda6af0d8d07c4e43d832e500dc0e1">&#9670;&#160;</a></span>STM32G483_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32G483_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00053">53</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="ab0385491fbb1fead3535d0db1d904bd2" name="ab0385491fbb1fead3535d0db1d904bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0385491fbb1fead3535d0db1d904bd2">&#9670;&#160;</a></span>STM32G484_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32G484_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00055">55</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
<a id="acedef1f378d27e0bc4313f44df80d660" name="acedef1f378d27e0bc4313f44df80d660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedef1f378d27e0bc4313f44df80d660">&#9670;&#160;</a></span>STM32G4xx_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32G4xx_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32g4__mcuconf_8h_source.html#l00051">51</a> of file <a class="el" href="stm32g4__mcuconf_8h_source.html">stm32g4_mcuconf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 22 2024 16:14:16 for APM:Libraries by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
