Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 29 21:34:38 2022
| Host         : LAPTOP-S64ENB4O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SerialControl_Basys3_timing_summary_routed.rpt -pb SerialControl_Basys3_timing_summary_routed.pb -rpx SerialControl_Basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : SerialControl_Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/INPUT_RECEIVER/dataReady_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/currentState_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/currentState_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/currentState_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/currentState_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/ledMode_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SYSTEM_WORKINGS/ledMode_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.141        0.000                      0                   77        0.189        0.000                      0                   77        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.141        0.000                      0                   77        0.189        0.000                      0                   77        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/digitTwoBits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/leds_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.732ns (21.436%)  route 2.683ns (78.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.619     5.140    SYSTEM_WORKINGS/CLK
    SLICE_X61Y26         FDCE                                         r  SYSTEM_WORKINGS/digitTwoBits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  SYSTEM_WORKINGS/digitTwoBits_reg[3]/Q
                         net (fo=5, routed)           0.836     6.432    SYSTEM_WORKINGS/digitTwoBits[3]
    SLICE_X61Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.556 f  SYSTEM_WORKINGS/leds[7]_i_2/O
                         net (fo=4, routed)           1.166     7.722    SYSTEM_WORKINGS/leds[7]_i_2_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.152     7.874 r  SYSTEM_WORKINGS/leds[7]_i_1/O
                         net (fo=1, routed)           0.681     8.555    SYSTEM_WORKINGS/leds[7]_i_1_n_0
    SLICE_X60Y19         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    SYSTEM_WORKINGS/CLK
    SLICE_X60Y19         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDCE (Setup_fdce_C_CE)      -0.377    14.696    SYSTEM_WORKINGS/leds_reg[7]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/digitOneBits_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/leds_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.726ns (21.481%)  route 2.654ns (78.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.141    SYSTEM_WORKINGS/CLK
    SLICE_X62Y26         FDCE                                         r  SYSTEM_WORKINGS/digitOneBits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SYSTEM_WORKINGS/digitOneBits_reg[2]/Q
                         net (fo=5, routed)           1.076     6.673    SYSTEM_WORKINGS/digitOneBits[2]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.797 f  SYSTEM_WORKINGS/leds[11]_i_2/O
                         net (fo=4, routed)           1.100     7.897    SYSTEM_WORKINGS/leds[11]_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.146     8.043 r  SYSTEM_WORKINGS/leds[9]_i_1/O
                         net (fo=1, routed)           0.478     8.521    SYSTEM_WORKINGS/leds[9]_i_1_n_0
    SLICE_X65Y30         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    SYSTEM_WORKINGS/CLK
    SLICE_X65Y30         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDCE (Setup_fdce_C_CE)      -0.409    14.679    SYSTEM_WORKINGS/leds_reg[9]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.867ns (51.365%)  route 1.768ns (48.635%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X63Y24         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.965     6.560    SYSTEM_WORKINGS/DISPLAY_DRIVER/count[1]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.197 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.206    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.440    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.679 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__2/O[2]
                         net (fo=1, routed)           0.794     8.473    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__2_n_5
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.301     8.774 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.774    SYSTEM_WORKINGS/DISPLAY_DRIVER/count_0[15]
    SLICE_X63Y27         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.846    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X63Y27         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[15]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.029    15.100    SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/digitOneBits_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/leds_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.141    SYSTEM_WORKINGS/CLK
    SLICE_X62Y26         FDCE                                         r  SYSTEM_WORKINGS/digitOneBits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SYSTEM_WORKINGS/digitOneBits_reg[2]/Q
                         net (fo=5, routed)           1.076     6.673    SYSTEM_WORKINGS/digitOneBits[2]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.797 f  SYSTEM_WORKINGS/leds[11]_i_2/O
                         net (fo=4, routed)           1.100     7.897    SYSTEM_WORKINGS/leds[11]_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.021 r  SYSTEM_WORKINGS/leds[11]_i_1/O
                         net (fo=1, routed)           0.521     8.542    SYSTEM_WORKINGS/leds[11]_i_1_n_0
    SLICE_X64Y29         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    SYSTEM_WORKINGS/CLK
    SLICE_X64Y29         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    14.919    SYSTEM_WORKINGS/leds_reg[11]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 1.841ns (51.870%)  route 1.708ns (48.130%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X63Y24         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.965     6.560    SYSTEM_WORKINGS/DISPLAY_DRIVER/count[1]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.197 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.206    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.440    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.659 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__2/O[0]
                         net (fo=1, routed)           0.734     8.394    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__2_n_7
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.295     8.689 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count[13]_i_1/O
                         net (fo=1, routed)           0.000     8.689    SYSTEM_WORKINGS/DISPLAY_DRIVER/count_0[13]
    SLICE_X65Y27         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.846    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X65Y27         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.029    15.100    SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.956ns (55.769%)  route 1.551ns (44.231%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X63Y24         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.965     6.560    SYSTEM_WORKINGS/DISPLAY_DRIVER/count[1]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.197 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.206    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.440    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.763 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__2/O[1]
                         net (fo=1, routed)           0.577     8.341    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__2_n_6
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.306     8.647 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.647    SYSTEM_WORKINGS/DISPLAY_DRIVER/count_0[14]
    SLICE_X65Y27         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.846    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X65Y27         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[14]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.832ns (52.877%)  route 1.633ns (47.123%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X63Y24         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/Q
                         net (fo=2, routed)           0.965     6.560    SYSTEM_WORKINGS/DISPLAY_DRIVER/count[1]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.197 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.206    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.323    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.638 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.297    SYSTEM_WORKINGS/DISPLAY_DRIVER/count0_carry__1_n_4
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.307     8.604 r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.604    SYSTEM_WORKINGS/DISPLAY_DRIVER/count_0[12]
    SLICE_X65Y26         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.845    SYSTEM_WORKINGS/DISPLAY_DRIVER/CLK
    SLICE_X65Y26         FDCE                                         r  SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/digitOneBits_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/leds_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.732ns (24.082%)  route 2.308ns (75.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.141    SYSTEM_WORKINGS/CLK
    SLICE_X62Y26         FDCE                                         r  SYSTEM_WORKINGS/digitOneBits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SYSTEM_WORKINGS/digitOneBits_reg[2]/Q
                         net (fo=5, routed)           0.849     6.447    SYSTEM_WORKINGS/digitOneBits[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.571 f  SYSTEM_WORKINGS/leds[3]_i_2/O
                         net (fo=4, routed)           0.983     7.553    SYSTEM_WORKINGS/leds[3]_i_2_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.152     7.705 r  SYSTEM_WORKINGS/leds[2]_i_1/O
                         net (fo=1, routed)           0.475     8.181    SYSTEM_WORKINGS/leds[2]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506    14.847    SYSTEM_WORKINGS/CLK
    SLICE_X60Y21         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Setup_fdce_C_CE)      -0.371    14.701    SYSTEM_WORKINGS/leds_reg[2]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/digitTwoBits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/leds_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.734ns (24.250%)  route 2.293ns (75.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.619     5.140    SYSTEM_WORKINGS/CLK
    SLICE_X61Y26         FDCE                                         r  SYSTEM_WORKINGS/digitTwoBits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  SYSTEM_WORKINGS/digitTwoBits_reg[3]/Q
                         net (fo=5, routed)           0.836     6.432    SYSTEM_WORKINGS/digitTwoBits[3]
    SLICE_X61Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.556 f  SYSTEM_WORKINGS/leds[7]_i_2/O
                         net (fo=4, routed)           0.977     7.534    SYSTEM_WORKINGS/leds[7]_i_2_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I0_O)        0.154     7.688 r  SYSTEM_WORKINGS/leds[6]_i_1/O
                         net (fo=1, routed)           0.479     8.167    SYSTEM_WORKINGS/leds[6]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    SYSTEM_WORKINGS/CLK
    SLICE_X60Y20         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Setup_fdce_C_CE)      -0.372    14.701    SYSTEM_WORKINGS/leds_reg[6]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 SYSTEM_WORKINGS/digitOneBits_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/leds_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.732ns (24.606%)  route 2.243ns (75.394%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.141    SYSTEM_WORKINGS/CLK
    SLICE_X62Y26         FDCE                                         r  SYSTEM_WORKINGS/digitOneBits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  SYSTEM_WORKINGS/digitOneBits_reg[2]/Q
                         net (fo=5, routed)           0.849     6.447    SYSTEM_WORKINGS/digitOneBits[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.571 f  SYSTEM_WORKINGS/leds[3]_i_2/O
                         net (fo=4, routed)           1.007     7.577    SYSTEM_WORKINGS/leds[3]_i_2_n_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.152     7.729 r  SYSTEM_WORKINGS/leds[3]_i_1/O
                         net (fo=1, routed)           0.387     8.116    SYSTEM_WORKINGS/leds[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.845    SYSTEM_WORKINGS/CLK
    SLICE_X62Y23         FDCE                                         r  SYSTEM_WORKINGS/leds_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDCE (Setup_fdce_C_CE)      -0.413    14.657    SYSTEM_WORKINGS/leds_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  6.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/digitFourBits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.597%)  route 0.122ns (46.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X59Y27         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/Q
                         net (fo=5, routed)           0.122     1.730    SYSTEM_WORKINGS/modeAndNum[2]
    SLICE_X60Y26         FDCE                                         r  SYSTEM_WORKINGS/digitFourBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     1.976    SYSTEM_WORKINGS/CLK
    SLICE_X60Y26         FDCE                                         r  SYSTEM_WORKINGS/digitFourBits_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.063     1.541    SYSTEM_WORKINGS/digitFourBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/digitThreeBits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.167%)  route 0.178ns (55.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X59Y27         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[2]/Q
                         net (fo=5, routed)           0.178     1.786    SYSTEM_WORKINGS/modeAndNum[2]
    SLICE_X62Y25         FDCE                                         r  SYSTEM_WORKINGS/digitThreeBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     1.977    SYSTEM_WORKINGS/CLK
    SLICE_X62Y25         FDCE                                         r  SYSTEM_WORKINGS/digitThreeBits_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.070     1.569    SYSTEM_WORKINGS/digitThreeBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/digitOneBits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.786%)  route 0.189ns (57.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y28         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[3]/Q
                         net (fo=9, routed)           0.189     1.797    SYSTEM_WORKINGS/modeAndNum[3]
    SLICE_X62Y26         FDCE                                         r  SYSTEM_WORKINGS/digitOneBits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     1.978    SYSTEM_WORKINGS/CLK
    SLICE_X62Y26         FDCE                                         r  SYSTEM_WORKINGS/digitOneBits_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.072     1.572    SYSTEM_WORKINGS/digitOneBits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.646%)  route 0.154ns (45.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X61Y27         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[2]/Q
                         net (fo=12, routed)          0.154     1.762    SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg_n_0_[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount[0]_i_1_n_0
    SLICE_X58Y27         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     1.978    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y27         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.091     1.571    SYSTEM_WORKINGS/INPUT_RECEIVER/RX_CONTROL.bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.576%)  route 0.104ns (31.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y30         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/Q
                         net (fo=5, routed)           0.104     1.701    SYSTEM_WORKINGS/INPUT_RECEIVER/sampleCount[1]
    SLICE_X58Y30         LUT6 (Prop_lut6_I4_O)        0.099     1.800 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[3]_i_1_n_0
    SLICE_X58Y30         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y30         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y30         FDCE (Hold_fdce_C_D)         0.092     1.561    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/Q
                         net (fo=4, routed)           0.159     1.768    SYSTEM_WORKINGS/INPUT_RECEIVER/sampleCount[7]
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.813    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[9]_i_1_n_0
    SLICE_X59Y29         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X59Y29         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[9]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.092     1.573    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.370%)  route 0.105ns (31.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y30         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/Q
                         net (fo=5, routed)           0.105     1.702    SYSTEM_WORKINGS/INPUT_RECEIVER/sampleCount[1]
    SLICE_X58Y30         LUT6 (Prop_lut6_I4_O)        0.099     1.801 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    SYSTEM_WORKINGS/INPUT_RECEIVER/p_0_in[2]
    SLICE_X58Y30         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y30         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y30         FDCE (Hold_fdce_C_D)         0.091     1.560    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X59Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[4]/Q
                         net (fo=5, routed)           0.168     1.777    SYSTEM_WORKINGS/INPUT_RECEIVER/sampleCount[4]
    SLICE_X59Y29         LUT4 (Prop_lut4_I1_O)        0.042     1.819 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    SYSTEM_WORKINGS/INPUT_RECEIVER/p_0_in[5]
    SLICE_X59Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X59Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDPE (Hold_fdpe_C_D)         0.107     1.575    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.823%)  route 0.153ns (45.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/Q
                         net (fo=4, routed)           0.153     1.762    SYSTEM_WORKINGS/INPUT_RECEIVER/sampleCount[7]
    SLICE_X58Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.807 r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.807    SYSTEM_WORKINGS/INPUT_RECEIVER/p_0_in[7]
    SLICE_X58Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y29         FDPE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y29         FDPE (Hold_fdpe_C_D)         0.092     1.560    SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYSTEM_WORKINGS/digitTwoBits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.361%)  route 0.192ns (57.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.465    SYSTEM_WORKINGS/INPUT_RECEIVER/CLK
    SLICE_X58Y26         FDCE                                         r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  SYSTEM_WORKINGS/INPUT_RECEIVER/dataOut_reg[0]/Q
                         net (fo=8, routed)           0.192     1.798    SYSTEM_WORKINGS/modeAndNum[0]
    SLICE_X61Y26         FDCE                                         r  SYSTEM_WORKINGS/digitTwoBits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     1.976    SYSTEM_WORKINGS/CLK
    SLICE_X61Y26         FDCE                                         r  SYSTEM_WORKINGS/digitTwoBits_reg[0]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.070     1.548    SYSTEM_WORKINGS/digitTwoBits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   SYSTEM_WORKINGS/INPUT_RECEIVER/SAMPLER.sampleCount_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   SYSTEM_WORKINGS/DISPLAY_DRIVER/SCAN_RATE.count_reg[2]/C



