<profile>

<section name = "Vitis HLS Report for 'axil_macc'" level="0">
<item name = "Date">Tue Mar  5 14:27:53 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">axiLite_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.885 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 110, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 188, 316, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 33, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS1_s_axi_U">BUS1_s_axi, 0, 0, 188, 296, 0</column>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_83_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln14_fu_73_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="c">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="regc">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS1_AWVALID">in, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_AWREADY">out, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_AWADDR">in, 6, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_WVALID">in, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_WREADY">out, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_WDATA">in, 32, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_WSTRB">in, 4, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_ARVALID">in, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_ARREADY">out, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_ARADDR">in, 6, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_RVALID">out, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_RREADY">in, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_RDATA">out, 32, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_RRESP">out, 2, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_BVALID">out, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_BREADY">in, 1, s_axi, BUS1, pointer</column>
<column name="s_axi_BUS1_BRESP">out, 2, s_axi, BUS1, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, axil_macc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axil_macc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, axil_macc, return value</column>
</table>
</item>
</section>
</profile>
