{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567756057841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567756057842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 15:47:37 2019 " "Processing started: Fri Sep 06 15:47:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567756057842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567756057842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_scan -c key_scan " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_scan -c key_scan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567756057842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567756058251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7.v(72) " "Verilog HDL information at seg7.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "../../seg_driver/src/seg7.v" "" { Text "D:/FPGA/seg_driver/src/seg7.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1567756058295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/seg_driver/src/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/seg_driver/src/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../../seg_driver/src/seg7.v" "" { Text "D:/FPGA/seg_driver/src/seg7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567756058297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567756058297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/seg_driver/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/seg_driver/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../../seg_driver/src/seg_driver.v" "" { Text "D:/FPGA/seg_driver/src/seg_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567756058300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567756058300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/seg_driver/src/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/seg_driver/src/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../../seg_driver/src/freq.v" "" { Text "D:/FPGA/seg_driver/src/freq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567756058304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567756058304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/key_scan/src/key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/key_scan/src/key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "../src/key_scan.v" "" { Text "D:/FPGA/key_scan/src/key_scan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567756058311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567756058311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/key_scan/sim/key_scan_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/key_scan/sim/key_scan_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan_tb " "Found entity 1: key_scan_tb" {  } { { "../sim/key_scan_tb.v" "" { Text "D:/FPGA/key_scan/sim/key_scan_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567756058318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567756058318 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "row seg_driver.v(6) " "Verilog HDL Module Declaration error at seg_driver.v(6): top module port \"row\" is not found in the port list" {  } { { "../../seg_driver/src/seg_driver.v" "" { Text "D:/FPGA/seg_driver/src/seg_driver.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1567756058319 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "col seg_driver.v(10) " "Verilog HDL Module Declaration error at seg_driver.v(10): top module port \"col\" is not found in the port list" {  } { { "../../seg_driver/src/seg_driver.v" "" { Text "D:/FPGA/seg_driver/src/seg_driver.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1567756058319 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "flag seg_driver.v(11) " "Verilog HDL Module Declaration error at seg_driver.v(11): top module port \"flag\" is not found in the port list" {  } { { "../../seg_driver/src/seg_driver.v" "" { Text "D:/FPGA/seg_driver/src/seg_driver.v" 11 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1567756058319 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "data seg_driver.v(12) " "Verilog HDL Module Declaration error at seg_driver.v(12): top module port \"data\" is not found in the port list" {  } { { "../../seg_driver/src/seg_driver.v" "" { Text "D:/FPGA/seg_driver/src/seg_driver.v" 12 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1567756058319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/key_scan/prj/output_files/key_scan.map.smsg " "Generated suppressed messages file D:/FPGA/key_scan/prj/output_files/key_scan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567756058371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567756058505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 06 15:47:38 2019 " "Processing ended: Fri Sep 06 15:47:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567756058505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567756058505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567756058505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567756058505 ""}
