Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov  6 11:20:01 2018
| Host         : DESKTOP-GI6NB51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.653        0.000                      0                 5971        0.030        0.000                      0                 5971        4.020        0.000                       0                  2226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.653        0.000                      0                 5971        0.030        0.000                      0                 5971        4.020        0.000                       0                  2226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 4.448ns (54.820%)  route 3.666ns (45.180%))
  Logic Levels:           20  (CARRY4=16 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.726    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.174 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.174    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[111]
    SLICE_X14Y35         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.062    12.827    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 4.337ns (54.194%)  route 3.666ns (45.806%))
  Logic Levels:           20  (CARRY4=16 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.726    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.063 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.063    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[110]
    SLICE_X14Y35         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.496    12.688    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.062    12.827    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 4.334ns (54.176%)  route 3.666ns (45.824%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.726    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.060 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.060    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[107]
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.495    12.688    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 4.313ns (54.056%)  route 3.666ns (45.944%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.726    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.039 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.039    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[109]
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.495    12.688    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 4.239ns (53.626%)  route 3.666ns (46.374%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.726    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.965 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.965    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[108]
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.495    12.688    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 4.223ns (53.532%)  route 3.666ns (46.468%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.726 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.726    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.949 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.949    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[106]
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.495    12.688    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y34         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 4.220ns (53.514%)  route 3.666ns (46.486%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.946 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.946    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[103]
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.494    12.686    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.062    12.825    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 4.199ns (53.390%)  route 3.666ns (46.610%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.925 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.925    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[105]
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.494    12.686    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.062    12.825    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 4.125ns (52.947%)  route 3.666ns (47.053%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.851 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.851    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[104]
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.494    12.686    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.062    12.825    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 4.109ns (52.850%)  route 3.666ns (47.150%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.753     3.061    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.495 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4/P[1]
                         net (fo=3, routed)           1.241     4.735    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__4_n_104
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.149     4.884 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10/O
                         net (fo=2, routed)           0.594     5.478    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_10_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     5.810 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14/O
                         net (fo=1, routed)           0.000     5.810    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.342 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.342    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.456 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.456    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.570 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.570    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.684 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.684    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.798 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.009     6.807    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.921    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.149    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.263    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.377    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.491    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_10_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.719 f  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5/CO[2]
                         net (fo=33, routed)          1.174     8.893    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_5_n_1
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.343     9.236 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2/O
                         net (fo=2, routed)           0.648     9.884    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_2_n_0
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.327    10.211 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6/O
                         net (fo=1, routed)           0.000    10.211    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[101]_i_6_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.612 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.612    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.835 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.835    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[102]
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.494    12.686    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/C
                         clock pessimism              0.230    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.062    12.825    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  1.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.693%)  route 0.166ns (42.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.166     1.218    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.316 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/switches/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.576%)  route 0.180ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.559     0.900    design_1_i/switches/U0/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  design_1_i/switches/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/switches/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.180     1.207    design_1_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[28][0]
    SLICE_X20Y40         FDRE                                         r  design_1_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.829     1.199    design_1_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y40         FDRE                                         r  design_1_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.006     1.171    design_1_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.195%)  route 0.217ns (53.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.217     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.327 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[39]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[39]
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3_0/U0/p_Val2_s_reg_104_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.652%)  route 0.250ns (57.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.552     0.893    design_1_i/neuronInitAndCompute3_0/U0/ap_clk
    SLICE_X23Y30         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/p_Val2_s_reg_104_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/neuronInitAndCompute3_0/U0/p_Val2_s_reg_104_reg[35]/Q
                         net (fo=3, routed)           0.250     1.284    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/p_Val2_s_reg_104_reg[63]_0[35]
    SLICE_X20Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V[35]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V[35]_i_1_n_0
    SLICE_X20Y27         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.817     1.187    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/ap_clk
    SLICE_X20Y27         FDRE                                         r  design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[35]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X20Y27         FDRE (Hold_fdre_C_D)         0.121     1.274    design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.815%)  route 0.202ns (47.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.202     1.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.098     1.353 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[8]
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.243     1.305    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.243     1.305    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.263%)  route 0.235ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.235     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][22]
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.023     1.217    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_1_reg_287_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.351ns (72.943%)  route 0.130ns (27.057%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.564     0.905    design_1_i/neuronInitAndCompute3HardCoded_0/U0/ap_clk
    SLICE_X14Y48         FDRE                                         r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_1_reg_287_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_1_reg_287_reg[94]/Q
                         net (fo=2, routed)           0.130     1.175    design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_1_reg_287[94]
    SLICE_X16Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.292 r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.292    design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[46]_i_1_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.332 r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.333    design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[50]_i_1_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.386 r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[54]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.386    design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_2_fu_206_p2[99]
    SLICE_X16Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3HardCoded_0/U0/ap_clk
    SLICE_X16Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[51]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.134     1.306    design_1_i/neuronInitAndCompute3HardCoded_0/U0/p_Val2_s_reg_101_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/neuronInitAndCompute3HardCoded_0/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/neuronInitAndCompute3HardCoded_0/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/neuronInitAndCompute3HardCoded_0/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/neuronInitAndCompute3HardCoded_0/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/neuronInitAndCompute3_0/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/gen_write[1].mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y36  design_1_i/neuronInitAndCompute3HardCoded_0/U0/ap_enable_reg_pp0_iter4_reg_srl3___ap_enable_reg_pp0_iter4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y36  design_1_i/neuronInitAndCompute3HardCoded_0/U0/ap_reg_pp0_iter4_exitcond_reg_247_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y44   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



