
Practica 2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001130  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080012dc  080012dc  000112dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012f4  080012f4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080012f4  080012f4  000112f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080012fc  080012fc  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012fc  080012fc  000112fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001300  08001300  00011300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08001304  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          00000020  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000003c  2000003c  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00005291  00000000  00000000  0002008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000134d  00000000  00000000  00025320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 0000102b  00000000  00000000  0002666d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000478  00000000  00000000  00027698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000385  00000000  00000000  00027b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00024af5  00000000  00000000  00027e95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00007d35  00000000  00000000  0004c98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000e0c0b  00000000  00000000  000546bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000009e4  00000000  00000000  001352cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005f  00000000  00000000  00135cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000001c 	.word	0x2000001c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080012c4 	.word	0x080012c4

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000020 	.word	0x20000020
 80001e8:	080012c4 	.word	0x080012c4

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b970 	b.w	80004e4 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9e08      	ldr	r6, [sp, #32]
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	460f      	mov	r7, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4694      	mov	ip, r2
 8000230:	d965      	bls.n	80002fe <__udivmoddi4+0xe2>
 8000232:	fab2 f382 	clz	r3, r2
 8000236:	b143      	cbz	r3, 800024a <__udivmoddi4+0x2e>
 8000238:	fa02 fc03 	lsl.w	ip, r2, r3
 800023c:	f1c3 0220 	rsb	r2, r3, #32
 8000240:	409f      	lsls	r7, r3
 8000242:	fa20 f202 	lsr.w	r2, r0, r2
 8000246:	4317      	orrs	r7, r2
 8000248:	409c      	lsls	r4, r3
 800024a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800024e:	fa1f f58c 	uxth.w	r5, ip
 8000252:	fbb7 f1fe 	udiv	r1, r7, lr
 8000256:	0c22      	lsrs	r2, r4, #16
 8000258:	fb0e 7711 	mls	r7, lr, r1, r7
 800025c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000260:	fb01 f005 	mul.w	r0, r1, r5
 8000264:	4290      	cmp	r0, r2
 8000266:	d90a      	bls.n	800027e <__udivmoddi4+0x62>
 8000268:	eb1c 0202 	adds.w	r2, ip, r2
 800026c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000270:	f080 811c 	bcs.w	80004ac <__udivmoddi4+0x290>
 8000274:	4290      	cmp	r0, r2
 8000276:	f240 8119 	bls.w	80004ac <__udivmoddi4+0x290>
 800027a:	3902      	subs	r1, #2
 800027c:	4462      	add	r2, ip
 800027e:	1a12      	subs	r2, r2, r0
 8000280:	b2a4      	uxth	r4, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800028e:	fb00 f505 	mul.w	r5, r0, r5
 8000292:	42a5      	cmp	r5, r4
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x90>
 8000296:	eb1c 0404 	adds.w	r4, ip, r4
 800029a:	f100 32ff 	add.w	r2, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x294>
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x294>
 80002a8:	4464      	add	r4, ip
 80002aa:	3802      	subs	r0, #2
 80002ac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b0:	1b64      	subs	r4, r4, r5
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11e      	cbz	r6, 80002be <__udivmoddi4+0xa2>
 80002b6:	40dc      	lsrs	r4, r3
 80002b8:	2300      	movs	r3, #0
 80002ba:	e9c6 4300 	strd	r4, r3, [r6]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0xbc>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80ed 	beq.w	80004a6 <__udivmoddi4+0x28a>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e9c6 0500 	strd	r0, r5, [r6]
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	d149      	bne.n	8000374 <__udivmoddi4+0x158>
 80002e0:	42ab      	cmp	r3, r5
 80002e2:	d302      	bcc.n	80002ea <__udivmoddi4+0xce>
 80002e4:	4282      	cmp	r2, r0
 80002e6:	f200 80f8 	bhi.w	80004da <__udivmoddi4+0x2be>
 80002ea:	1a84      	subs	r4, r0, r2
 80002ec:	eb65 0203 	sbc.w	r2, r5, r3
 80002f0:	2001      	movs	r0, #1
 80002f2:	4617      	mov	r7, r2
 80002f4:	2e00      	cmp	r6, #0
 80002f6:	d0e2      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f8:	e9c6 4700 	strd	r4, r7, [r6]
 80002fc:	e7df      	b.n	80002be <__udivmoddi4+0xa2>
 80002fe:	b902      	cbnz	r2, 8000302 <__udivmoddi4+0xe6>
 8000300:	deff      	udf	#255	; 0xff
 8000302:	fab2 f382 	clz	r3, r2
 8000306:	2b00      	cmp	r3, #0
 8000308:	f040 8090 	bne.w	800042c <__udivmoddi4+0x210>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f fe8c 	uxth.w	lr, ip
 8000316:	2101      	movs	r1, #1
 8000318:	fbb2 f5f7 	udiv	r5, r2, r7
 800031c:	fb07 2015 	mls	r0, r7, r5, r2
 8000320:	0c22      	lsrs	r2, r4, #16
 8000322:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000326:	fb0e f005 	mul.w	r0, lr, r5
 800032a:	4290      	cmp	r0, r2
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x124>
 800032e:	eb1c 0202 	adds.w	r2, ip, r2
 8000332:	f105 38ff 	add.w	r8, r5, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x122>
 8000338:	4290      	cmp	r0, r2
 800033a:	f200 80cb 	bhi.w	80004d4 <__udivmoddi4+0x2b8>
 800033e:	4645      	mov	r5, r8
 8000340:	1a12      	subs	r2, r2, r0
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb2 f0f7 	udiv	r0, r2, r7
 8000348:	fb07 2210 	mls	r2, r7, r0, r2
 800034c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000350:	fb0e fe00 	mul.w	lr, lr, r0
 8000354:	45a6      	cmp	lr, r4
 8000356:	d908      	bls.n	800036a <__udivmoddi4+0x14e>
 8000358:	eb1c 0404 	adds.w	r4, ip, r4
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	d202      	bcs.n	8000368 <__udivmoddi4+0x14c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f200 80bb 	bhi.w	80004de <__udivmoddi4+0x2c2>
 8000368:	4610      	mov	r0, r2
 800036a:	eba4 040e 	sub.w	r4, r4, lr
 800036e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000372:	e79f      	b.n	80002b4 <__udivmoddi4+0x98>
 8000374:	f1c1 0720 	rsb	r7, r1, #32
 8000378:	408b      	lsls	r3, r1
 800037a:	fa22 fc07 	lsr.w	ip, r2, r7
 800037e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000382:	fa05 f401 	lsl.w	r4, r5, r1
 8000386:	fa20 f307 	lsr.w	r3, r0, r7
 800038a:	40fd      	lsrs	r5, r7
 800038c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000390:	4323      	orrs	r3, r4
 8000392:	fbb5 f8f9 	udiv	r8, r5, r9
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	fb09 5518 	mls	r5, r9, r8, r5
 800039e:	0c1c      	lsrs	r4, r3, #16
 80003a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003a4:	fb08 f50e 	mul.w	r5, r8, lr
 80003a8:	42a5      	cmp	r5, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	fa00 f001 	lsl.w	r0, r0, r1
 80003b2:	d90b      	bls.n	80003cc <__udivmoddi4+0x1b0>
 80003b4:	eb1c 0404 	adds.w	r4, ip, r4
 80003b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003bc:	f080 8088 	bcs.w	80004d0 <__udivmoddi4+0x2b4>
 80003c0:	42a5      	cmp	r5, r4
 80003c2:	f240 8085 	bls.w	80004d0 <__udivmoddi4+0x2b4>
 80003c6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ca:	4464      	add	r4, ip
 80003cc:	1b64      	subs	r4, r4, r5
 80003ce:	b29d      	uxth	r5, r3
 80003d0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d4:	fb09 4413 	mls	r4, r9, r3, r4
 80003d8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003dc:	fb03 fe0e 	mul.w	lr, r3, lr
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x1da>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003ec:	d26c      	bcs.n	80004c8 <__udivmoddi4+0x2ac>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	d96a      	bls.n	80004c8 <__udivmoddi4+0x2ac>
 80003f2:	3b02      	subs	r3, #2
 80003f4:	4464      	add	r4, ip
 80003f6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003fa:	fba3 9502 	umull	r9, r5, r3, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	42ac      	cmp	r4, r5
 8000404:	46c8      	mov	r8, r9
 8000406:	46ae      	mov	lr, r5
 8000408:	d356      	bcc.n	80004b8 <__udivmoddi4+0x29c>
 800040a:	d053      	beq.n	80004b4 <__udivmoddi4+0x298>
 800040c:	b156      	cbz	r6, 8000424 <__udivmoddi4+0x208>
 800040e:	ebb0 0208 	subs.w	r2, r0, r8
 8000412:	eb64 040e 	sbc.w	r4, r4, lr
 8000416:	fa04 f707 	lsl.w	r7, r4, r7
 800041a:	40ca      	lsrs	r2, r1
 800041c:	40cc      	lsrs	r4, r1
 800041e:	4317      	orrs	r7, r2
 8000420:	e9c6 7400 	strd	r7, r4, [r6]
 8000424:	4618      	mov	r0, r3
 8000426:	2100      	movs	r1, #0
 8000428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042c:	f1c3 0120 	rsb	r1, r3, #32
 8000430:	fa02 fc03 	lsl.w	ip, r2, r3
 8000434:	fa20 f201 	lsr.w	r2, r0, r1
 8000438:	fa25 f101 	lsr.w	r1, r5, r1
 800043c:	409d      	lsls	r5, r3
 800043e:	432a      	orrs	r2, r5
 8000440:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000444:	fa1f fe8c 	uxth.w	lr, ip
 8000448:	fbb1 f0f7 	udiv	r0, r1, r7
 800044c:	fb07 1510 	mls	r5, r7, r0, r1
 8000450:	0c11      	lsrs	r1, r2, #16
 8000452:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000456:	fb00 f50e 	mul.w	r5, r0, lr
 800045a:	428d      	cmp	r5, r1
 800045c:	fa04 f403 	lsl.w	r4, r4, r3
 8000460:	d908      	bls.n	8000474 <__udivmoddi4+0x258>
 8000462:	eb1c 0101 	adds.w	r1, ip, r1
 8000466:	f100 38ff 	add.w	r8, r0, #4294967295
 800046a:	d22f      	bcs.n	80004cc <__udivmoddi4+0x2b0>
 800046c:	428d      	cmp	r5, r1
 800046e:	d92d      	bls.n	80004cc <__udivmoddi4+0x2b0>
 8000470:	3802      	subs	r0, #2
 8000472:	4461      	add	r1, ip
 8000474:	1b49      	subs	r1, r1, r5
 8000476:	b292      	uxth	r2, r2
 8000478:	fbb1 f5f7 	udiv	r5, r1, r7
 800047c:	fb07 1115 	mls	r1, r7, r5, r1
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	fb05 f10e 	mul.w	r1, r5, lr
 8000488:	4291      	cmp	r1, r2
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x282>
 800048c:	eb1c 0202 	adds.w	r2, ip, r2
 8000490:	f105 38ff 	add.w	r8, r5, #4294967295
 8000494:	d216      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000496:	4291      	cmp	r1, r2
 8000498:	d914      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 800049a:	3d02      	subs	r5, #2
 800049c:	4462      	add	r2, ip
 800049e:	1a52      	subs	r2, r2, r1
 80004a0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004a4:	e738      	b.n	8000318 <__udivmoddi4+0xfc>
 80004a6:	4631      	mov	r1, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e708      	b.n	80002be <__udivmoddi4+0xa2>
 80004ac:	4639      	mov	r1, r7
 80004ae:	e6e6      	b.n	800027e <__udivmoddi4+0x62>
 80004b0:	4610      	mov	r0, r2
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x90>
 80004b4:	4548      	cmp	r0, r9
 80004b6:	d2a9      	bcs.n	800040c <__udivmoddi4+0x1f0>
 80004b8:	ebb9 0802 	subs.w	r8, r9, r2
 80004bc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004c0:	3b01      	subs	r3, #1
 80004c2:	e7a3      	b.n	800040c <__udivmoddi4+0x1f0>
 80004c4:	4645      	mov	r5, r8
 80004c6:	e7ea      	b.n	800049e <__udivmoddi4+0x282>
 80004c8:	462b      	mov	r3, r5
 80004ca:	e794      	b.n	80003f6 <__udivmoddi4+0x1da>
 80004cc:	4640      	mov	r0, r8
 80004ce:	e7d1      	b.n	8000474 <__udivmoddi4+0x258>
 80004d0:	46d0      	mov	r8, sl
 80004d2:	e77b      	b.n	80003cc <__udivmoddi4+0x1b0>
 80004d4:	3d02      	subs	r5, #2
 80004d6:	4462      	add	r2, ip
 80004d8:	e732      	b.n	8000340 <__udivmoddi4+0x124>
 80004da:	4608      	mov	r0, r1
 80004dc:	e70a      	b.n	80002f4 <__udivmoddi4+0xd8>
 80004de:	4464      	add	r4, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e742      	b.n	800036a <__udivmoddi4+0x14e>

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80004ec:	4604      	mov	r4, r0
 80004ee:	bb18      	cbnz	r0, 8000538 <BSP_LED_Init+0x50>
 80004f0:	2300      	movs	r3, #0
 80004f2:	9301      	str	r3, [sp, #4]
 80004f4:	4b17      	ldr	r3, [pc, #92]	; (8000554 <BSP_LED_Init+0x6c>)
 80004f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004f8:	f042 0202 	orr.w	r2, r2, #2
 80004fc:	631a      	str	r2, [r3, #48]	; 0x30
 80004fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000500:	f003 0302 	and.w	r3, r3, #2
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	9b01      	ldr	r3, [sp, #4]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000508:	4b13      	ldr	r3, [pc, #76]	; (8000558 <BSP_LED_Init+0x70>)
 800050a:	f833 6014 	ldrh.w	r6, [r3, r4, lsl #1]
 800050e:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000510:	2301      	movs	r3, #1
 8000512:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000514:	2700      	movs	r7, #0
 8000516:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000518:	2302      	movs	r3, #2
 800051a:	9306      	str	r3, [sp, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800051c:	4d0f      	ldr	r5, [pc, #60]	; (800055c <BSP_LED_Init+0x74>)
 800051e:	a903      	add	r1, sp, #12
 8000520:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000524:	f000 f972 	bl	800080c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000528:	463a      	mov	r2, r7
 800052a:	4631      	mov	r1, r6
 800052c:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8000530:	f000 fa77 	bl	8000a22 <HAL_GPIO_WritePin>
}
 8000534:	b009      	add	sp, #36	; 0x24
 8000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 8000538:	2300      	movs	r3, #0
 800053a:	9302      	str	r3, [sp, #8]
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <BSP_LED_Init+0x6c>)
 800053e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000540:	f042 0202 	orr.w	r2, r2, #2
 8000544:	631a      	str	r2, [r3, #48]	; 0x30
 8000546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000548:	f003 0302 	and.w	r3, r3, #2
 800054c:	9302      	str	r3, [sp, #8]
 800054e:	9b02      	ldr	r3, [sp, #8]
 8000550:	e7da      	b.n	8000508 <BSP_LED_Init+0x20>
 8000552:	bf00      	nop
 8000554:	40023800 	.word	0x40023800
 8000558:	080012dc 	.word	0x080012dc
 800055c:	20000004 	.word	0x20000004

08000560 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000560:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000562:	2201      	movs	r2, #1
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <BSP_LED_On+0x18>)
 8000566:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 800056a:	4b04      	ldr	r3, [pc, #16]	; (800057c <BSP_LED_On+0x1c>)
 800056c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000570:	f000 fa57 	bl	8000a22 <HAL_GPIO_WritePin>
}
 8000574:	bd08      	pop	{r3, pc}
 8000576:	bf00      	nop
 8000578:	080012dc 	.word	0x080012dc
 800057c:	20000004 	.word	0x20000004

08000580 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000580:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000582:	4b04      	ldr	r3, [pc, #16]	; (8000594 <BSP_LED_Toggle+0x14>)
 8000584:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 8000588:	4b03      	ldr	r3, [pc, #12]	; (8000598 <BSP_LED_Toggle+0x18>)
 800058a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800058e:	f000 fa4e 	bl	8000a2e <HAL_GPIO_TogglePin>
}
 8000592:	bd08      	pop	{r3, pc}
 8000594:	080012dc 	.word	0x080012dc
 8000598:	20000004 	.word	0x20000004

0800059c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	b087      	sub	sp, #28
 80005a0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80005a2:	2300      	movs	r3, #0
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	4b1b      	ldr	r3, [pc, #108]	; (8000614 <BSP_PB_Init+0x78>)
 80005a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005aa:	f042 0204 	orr.w	r2, r2, #4
 80005ae:	631a      	str	r2, [r3, #48]	; 0x30
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	f003 0304 	and.w	r3, r3, #4
 80005b6:	9300      	str	r3, [sp, #0]
 80005b8:	9b00      	ldr	r3, [sp, #0]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80005ba:	460d      	mov	r5, r1
 80005bc:	b119      	cbz	r1, 80005c6 <BSP_PB_Init+0x2a>
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80005be:	2d01      	cmp	r5, #1
 80005c0:	d010      	beq.n	80005e4 <BSP_PB_Init+0x48>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 80005c2:	b007      	add	sp, #28
 80005c4:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80005c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005ca:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005cc:	2300      	movs	r3, #0
 80005ce:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005d0:	2302      	movs	r3, #2
 80005d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80005d4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80005d6:	a901      	add	r1, sp, #4
 80005d8:	4b0f      	ldr	r3, [pc, #60]	; (8000618 <BSP_PB_Init+0x7c>)
 80005da:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80005de:	f000 f915 	bl	800080c <HAL_GPIO_Init>
 80005e2:	e7ec      	b.n	80005be <BSP_PB_Init+0x22>
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80005e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005e8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	2500      	movs	r5, #0
 80005ec:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 80005ee:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80005f2:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80005f4:	a901      	add	r1, sp, #4
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <BSP_PB_Init+0x7c>)
 80005f8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80005fc:	f000 f906 	bl	800080c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000600:	462a      	mov	r2, r5
 8000602:	210f      	movs	r1, #15
 8000604:	2028      	movs	r0, #40	; 0x28
 8000606:	f000 f8a7 	bl	8000758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800060a:	2028      	movs	r0, #40	; 0x28
 800060c:	f000 f8dc 	bl	80007c8 <HAL_NVIC_EnableIRQ>
}
 8000610:	e7d7      	b.n	80005c2 <BSP_PB_Init+0x26>
 8000612:	bf00      	nop
 8000614:	40023800 	.word	0x40023800
 8000618:	20000000 	.word	0x20000000

0800061c <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800061c:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800061e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000622:	4b03      	ldr	r3, [pc, #12]	; (8000630 <BSP_PB_GetState+0x14>)
 8000624:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8000628:	f000 f9f4 	bl	8000a14 <HAL_GPIO_ReadPin>
}
 800062c:	bd08      	pop	{r3, pc}
 800062e:	bf00      	nop
 8000630:	20000000 	.word	0x20000000

08000634 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000634:	490f      	ldr	r1, [pc, #60]	; (8000674 <SystemInit+0x40>)
 8000636:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800063a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800063e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000642:	4b0d      	ldr	r3, [pc, #52]	; (8000678 <SystemInit+0x44>)
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	f042 0201 	orr.w	r2, r2, #1
 800064a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	2000      	movs	r0, #0
 800064e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000656:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800065a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <SystemInit+0x48>)
 800065e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000666:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000668:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800066a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800066e:	608b      	str	r3, [r1, #8]
#endif
}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	e000ed00 	.word	0xe000ed00
 8000678:	40023800 	.word	0x40023800
 800067c:	24003010 	.word	0x24003010

08000680 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8000680:	4770      	bx	lr

08000682 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000682:	e7fe      	b.n	8000682 <HardFault_Handler>

08000684 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000684:	e7fe      	b.n	8000684 <MemManage_Handler>

08000686 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000686:	e7fe      	b.n	8000686 <BusFault_Handler>

08000688 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000688:	e7fe      	b.n	8000688 <UsageFault_Handler>

0800068a <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 800068a:	4770      	bx	lr

0800068c <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 800068c:	4770      	bx	lr

0800068e <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 800068e:	4770      	bx	lr

08000690 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000690:	b508      	push	{r3, lr}
    HAL_IncTick();
 8000692:	f000 f83d 	bl	8000710 <HAL_IncTick>
}
 8000696:	bd08      	pop	{r3, pc}

08000698 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000698:	b510      	push	{r4, lr}
 800069a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800069c:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <HAL_InitTick+0x40>)
 800069e:	781a      	ldrb	r2, [r3, #0]
 80006a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80006a8:	4a0c      	ldr	r2, [pc, #48]	; (80006dc <HAL_InitTick+0x44>)
 80006aa:	6810      	ldr	r0, [r2, #0]
 80006ac:	fbb0 f0f3 	udiv	r0, r0, r3
 80006b0:	f000 f898 	bl	80007e4 <HAL_SYSTICK_Config>
 80006b4:	b968      	cbnz	r0, 80006d2 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006b6:	2c0f      	cmp	r4, #15
 80006b8:	d901      	bls.n	80006be <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80006ba:	2001      	movs	r0, #1
 80006bc:	e00a      	b.n	80006d4 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006be:	2200      	movs	r2, #0
 80006c0:	4621      	mov	r1, r4
 80006c2:	f04f 30ff 	mov.w	r0, #4294967295
 80006c6:	f000 f847 	bl	8000758 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006ca:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <HAL_InitTick+0x48>)
 80006cc:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80006ce:	2000      	movs	r0, #0
 80006d0:	e000      	b.n	80006d4 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80006d2:	2001      	movs	r0, #1
}
 80006d4:	bd10      	pop	{r4, pc}
 80006d6:	bf00      	nop
 80006d8:	20000014 	.word	0x20000014
 80006dc:	20000010 	.word	0x20000010
 80006e0:	20000018 	.word	0x20000018

080006e4 <HAL_Init>:
{
 80006e4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <HAL_Init+0x28>)
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80006ee:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80006f6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f8:	2003      	movs	r0, #3
 80006fa:	f000 f81b 	bl	8000734 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80006fe:	200f      	movs	r0, #15
 8000700:	f7ff ffca 	bl	8000698 <HAL_InitTick>
  HAL_MspInit();
 8000704:	f000 f99c 	bl	8000a40 <HAL_MspInit>
}
 8000708:	2000      	movs	r0, #0
 800070a:	bd08      	pop	{r3, pc}
 800070c:	40023c00 	.word	0x40023c00

08000710 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000710:	4a03      	ldr	r2, [pc, #12]	; (8000720 <HAL_IncTick+0x10>)
 8000712:	6811      	ldr	r1, [r2, #0]
 8000714:	4b03      	ldr	r3, [pc, #12]	; (8000724 <HAL_IncTick+0x14>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	440b      	add	r3, r1
 800071a:	6013      	str	r3, [r2, #0]
}
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	20000038 	.word	0x20000038
 8000724:	20000014 	.word	0x20000014

08000728 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000728:	4b01      	ldr	r3, [pc, #4]	; (8000730 <HAL_GetTick+0x8>)
 800072a:	6818      	ldr	r0, [r3, #0]
}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	20000038 	.word	0x20000038

08000734 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000734:	4a07      	ldr	r2, [pc, #28]	; (8000754 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000736:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000738:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800073c:	041b      	lsls	r3, r3, #16
 800073e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000740:	0200      	lsls	r0, r0, #8
 8000742:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000746:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000748:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800074c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000750:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000752:	4770      	bx	lr
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000758:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800075a:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <HAL_NVIC_SetPriority+0x68>)
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000762:	f1c3 0c07 	rsb	ip, r3, #7
 8000766:	f1bc 0f04 	cmp.w	ip, #4
 800076a:	bf28      	it	cs
 800076c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000770:	f103 0e04 	add.w	lr, r3, #4
 8000774:	f1be 0f06 	cmp.w	lr, #6
 8000778:	d918      	bls.n	80007ac <HAL_NVIC_SetPriority+0x54>
 800077a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	f04f 3eff 	mov.w	lr, #4294967295
 8000780:	fa0e fc0c 	lsl.w	ip, lr, ip
 8000784:	ea21 010c 	bic.w	r1, r1, ip
 8000788:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800078a:	fa0e fe03 	lsl.w	lr, lr, r3
 800078e:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000792:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8000794:	2800      	cmp	r0, #0
 8000796:	db0b      	blt.n	80007b0 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	0112      	lsls	r2, r2, #4
 800079a:	b2d2      	uxtb	r2, r2
 800079c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80007a0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80007a4:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80007a8:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ac:	2300      	movs	r3, #0
 80007ae:	e7e5      	b.n	800077c <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b0:	f000 000f 	and.w	r0, r0, #15
 80007b4:	0112      	lsls	r2, r2, #4
 80007b6:	b2d2      	uxtb	r2, r2
 80007b8:	4b02      	ldr	r3, [pc, #8]	; (80007c4 <HAL_NVIC_SetPriority+0x6c>)
 80007ba:	541a      	strb	r2, [r3, r0]
 80007bc:	e7f4      	b.n	80007a8 <HAL_NVIC_SetPriority+0x50>
 80007be:	bf00      	nop
 80007c0:	e000ed00 	.word	0xe000ed00
 80007c4:	e000ed14 	.word	0xe000ed14

080007c8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80007c8:	2800      	cmp	r0, #0
 80007ca:	db07      	blt.n	80007dc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007cc:	f000 021f 	and.w	r2, r0, #31
 80007d0:	0940      	lsrs	r0, r0, #5
 80007d2:	2301      	movs	r3, #1
 80007d4:	4093      	lsls	r3, r2
 80007d6:	4a02      	ldr	r2, [pc, #8]	; (80007e0 <HAL_NVIC_EnableIRQ+0x18>)
 80007d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	e000e100 	.word	0xe000e100

080007e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e4:	3801      	subs	r0, #1
 80007e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80007ea:	d20b      	bcs.n	8000804 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ec:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80007f0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f2:	4a05      	ldr	r2, [pc, #20]	; (8000808 <HAL_SYSTICK_Config+0x24>)
 80007f4:	21f0      	movs	r1, #240	; 0xf0
 80007f6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007fa:	2000      	movs	r0, #0
 80007fc:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007fe:	2207      	movs	r2, #7
 8000800:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000802:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000804:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000806:	4770      	bx	lr
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800080c:	2300      	movs	r3, #0
 800080e:	2b0f      	cmp	r3, #15
 8000810:	f200 80f6 	bhi.w	8000a00 <HAL_GPIO_Init+0x1f4>
{
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	e066      	b.n	80008e8 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800081a:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800081c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000820:	2403      	movs	r4, #3
 8000822:	fa04 f40e 	lsl.w	r4, r4, lr
 8000826:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800082a:	68cc      	ldr	r4, [r1, #12]
 800082c:	fa04 f40e 	lsl.w	r4, r4, lr
 8000830:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000832:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000834:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000836:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800083a:	684a      	ldr	r2, [r1, #4]
 800083c:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000840:	409a      	lsls	r2, r3
 8000842:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000844:	6042      	str	r2, [r0, #4]
 8000846:	e05d      	b.n	8000904 <HAL_GPIO_Init+0xf8>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000848:	08dc      	lsrs	r4, r3, #3
 800084a:	3408      	adds	r4, #8
 800084c:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000850:	f003 0507 	and.w	r5, r3, #7
 8000854:	00ad      	lsls	r5, r5, #2
 8000856:	f04f 0e0f 	mov.w	lr, #15
 800085a:	fa0e fe05 	lsl.w	lr, lr, r5
 800085e:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000862:	690a      	ldr	r2, [r1, #16]
 8000864:	40aa      	lsls	r2, r5
 8000866:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 800086a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800086e:	e05d      	b.n	800092c <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000870:	2209      	movs	r2, #9
 8000872:	e000      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 8000874:	2200      	movs	r2, #0
 8000876:	fa02 f20e 	lsl.w	r2, r2, lr
 800087a:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800087c:	3402      	adds	r4, #2
 800087e:	4d61      	ldr	r5, [pc, #388]	; (8000a04 <HAL_GPIO_Init+0x1f8>)
 8000880:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000884:	4a60      	ldr	r2, [pc, #384]	; (8000a08 <HAL_GPIO_Init+0x1fc>)
 8000886:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000888:	ea6f 020c 	mvn.w	r2, ip
 800088c:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000890:	684e      	ldr	r6, [r1, #4]
 8000892:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8000896:	d001      	beq.n	800089c <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000898:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->IMR = temp;
 800089c:	4c5a      	ldr	r4, [pc, #360]	; (8000a08 <HAL_GPIO_Init+0x1fc>)
 800089e:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 80008a0:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80008a2:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80008a6:	684e      	ldr	r6, [r1, #4]
 80008a8:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 80008ac:	d001      	beq.n	80008b2 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80008ae:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80008b2:	4c55      	ldr	r4, [pc, #340]	; (8000a08 <HAL_GPIO_Init+0x1fc>)
 80008b4:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008b6:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80008b8:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80008bc:	684e      	ldr	r6, [r1, #4]
 80008be:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
 80008c2:	d001      	beq.n	80008c8 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80008c4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 80008c8:	4c4f      	ldr	r4, [pc, #316]	; (8000a08 <HAL_GPIO_Init+0x1fc>)
 80008ca:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80008cc:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80008ce:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80008d0:	684d      	ldr	r5, [r1, #4]
 80008d2:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
 80008d6:	d001      	beq.n	80008dc <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 80008d8:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->FTSR = temp;
 80008dc:	4c4a      	ldr	r4, [pc, #296]	; (8000a08 <HAL_GPIO_Init+0x1fc>)
 80008de:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008e0:	3301      	adds	r3, #1
 80008e2:	2b0f      	cmp	r3, #15
 80008e4:	f200 808a 	bhi.w	80009fc <HAL_GPIO_Init+0x1f0>
    ioposition = 0x01U << position;
 80008e8:	2201      	movs	r2, #1
 80008ea:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ec:	680c      	ldr	r4, [r1, #0]
 80008ee:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80008f2:	ea32 0404 	bics.w	r4, r2, r4
 80008f6:	d1f3      	bne.n	80008e0 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80008f8:	684c      	ldr	r4, [r1, #4]
 80008fa:	f004 0403 	and.w	r4, r4, #3
 80008fe:	3c01      	subs	r4, #1
 8000900:	2c01      	cmp	r4, #1
 8000902:	d98a      	bls.n	800081a <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000904:	684a      	ldr	r2, [r1, #4]
 8000906:	f002 0203 	and.w	r2, r2, #3
 800090a:	2a03      	cmp	r2, #3
 800090c:	d009      	beq.n	8000922 <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 800090e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000910:	005d      	lsls	r5, r3, #1
 8000912:	2203      	movs	r2, #3
 8000914:	40aa      	lsls	r2, r5
 8000916:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800091a:	688a      	ldr	r2, [r1, #8]
 800091c:	40aa      	lsls	r2, r5
 800091e:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000920:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000922:	684a      	ldr	r2, [r1, #4]
 8000924:	f002 0203 	and.w	r2, r2, #3
 8000928:	2a02      	cmp	r2, #2
 800092a:	d08d      	beq.n	8000848 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 800092c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800092e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000932:	2203      	movs	r2, #3
 8000934:	fa02 f20e 	lsl.w	r2, r2, lr
 8000938:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800093c:	684a      	ldr	r2, [r1, #4]
 800093e:	f002 0203 	and.w	r2, r2, #3
 8000942:	fa02 f20e 	lsl.w	r2, r2, lr
 8000946:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000948:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800094a:	684a      	ldr	r2, [r1, #4]
 800094c:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8000950:	d0c6      	beq.n	80008e0 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000952:	2200      	movs	r2, #0
 8000954:	9201      	str	r2, [sp, #4]
 8000956:	4a2d      	ldr	r2, [pc, #180]	; (8000a0c <HAL_GPIO_Init+0x200>)
 8000958:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800095a:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 800095e:	6454      	str	r4, [r2, #68]	; 0x44
 8000960:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000962:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000966:	9201      	str	r2, [sp, #4]
 8000968:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800096a:	089c      	lsrs	r4, r3, #2
 800096c:	1ca5      	adds	r5, r4, #2
 800096e:	4a25      	ldr	r2, [pc, #148]	; (8000a04 <HAL_GPIO_Init+0x1f8>)
 8000970:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000974:	f003 0e03 	and.w	lr, r3, #3
 8000978:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800097c:	220f      	movs	r2, #15
 800097e:	fa02 f20e 	lsl.w	r2, r2, lr
 8000982:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000986:	4a22      	ldr	r2, [pc, #136]	; (8000a10 <HAL_GPIO_Init+0x204>)
 8000988:	4290      	cmp	r0, r2
 800098a:	f43f af73 	beq.w	8000874 <HAL_GPIO_Init+0x68>
 800098e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000992:	4290      	cmp	r0, r2
 8000994:	d022      	beq.n	80009dc <HAL_GPIO_Init+0x1d0>
 8000996:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800099a:	4290      	cmp	r0, r2
 800099c:	d020      	beq.n	80009e0 <HAL_GPIO_Init+0x1d4>
 800099e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009a2:	4290      	cmp	r0, r2
 80009a4:	d01e      	beq.n	80009e4 <HAL_GPIO_Init+0x1d8>
 80009a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009aa:	4290      	cmp	r0, r2
 80009ac:	d01c      	beq.n	80009e8 <HAL_GPIO_Init+0x1dc>
 80009ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009b2:	4290      	cmp	r0, r2
 80009b4:	d01a      	beq.n	80009ec <HAL_GPIO_Init+0x1e0>
 80009b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009ba:	4290      	cmp	r0, r2
 80009bc:	d018      	beq.n	80009f0 <HAL_GPIO_Init+0x1e4>
 80009be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009c2:	4290      	cmp	r0, r2
 80009c4:	d016      	beq.n	80009f4 <HAL_GPIO_Init+0x1e8>
 80009c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009ca:	4290      	cmp	r0, r2
 80009cc:	d014      	beq.n	80009f8 <HAL_GPIO_Init+0x1ec>
 80009ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80009d2:	4290      	cmp	r0, r2
 80009d4:	f43f af4c 	beq.w	8000870 <HAL_GPIO_Init+0x64>
 80009d8:	220a      	movs	r2, #10
 80009da:	e74c      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009dc:	2201      	movs	r2, #1
 80009de:	e74a      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009e0:	2202      	movs	r2, #2
 80009e2:	e748      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009e4:	2203      	movs	r2, #3
 80009e6:	e746      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009e8:	2204      	movs	r2, #4
 80009ea:	e744      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009ec:	2205      	movs	r2, #5
 80009ee:	e742      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009f0:	2206      	movs	r2, #6
 80009f2:	e740      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009f4:	2207      	movs	r2, #7
 80009f6:	e73e      	b.n	8000876 <HAL_GPIO_Init+0x6a>
 80009f8:	2208      	movs	r2, #8
 80009fa:	e73c      	b.n	8000876 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 80009fc:	b002      	add	sp, #8
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	40013800 	.word	0x40013800
 8000a08:	40013c00 	.word	0x40013c00
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40020000 	.word	0x40020000

08000a14 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a14:	6903      	ldr	r3, [r0, #16]
 8000a16:	4219      	tst	r1, r3
 8000a18:	d001      	beq.n	8000a1e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000a1e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8000a20:	4770      	bx	lr

08000a22 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a22:	b10a      	cbz	r2, 8000a28 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a24:	6181      	str	r1, [r0, #24]
 8000a26:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a28:	0409      	lsls	r1, r1, #16
 8000a2a:	6181      	str	r1, [r0, #24]
  }
}
 8000a2c:	4770      	bx	lr

08000a2e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000a2e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a30:	ea01 0203 	and.w	r2, r1, r3
 8000a34:	ea21 0103 	bic.w	r1, r1, r3
 8000a38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000a3c:	6181      	str	r1, [r0, #24]
}
 8000a3e:	4770      	bx	lr

08000a40 <HAL_MspInit>:
  * @retval None
  */
void HAL_MspInit(void)
{

}
 8000a40:	4770      	bx	lr
	...

08000a44 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000a44:	b510      	push	{r4, lr}
 8000a46:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a48:	2300      	movs	r3, #0
 8000a4a:	9301      	str	r3, [sp, #4]
 8000a4c:	4b19      	ldr	r3, [pc, #100]	; (8000ab4 <HAL_PWREx_EnableOverDrive+0x70>)
 8000a4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a50:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a54:	641a      	str	r2, [r3, #64]	; 0x40
 8000a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5c:	9301      	str	r3, [sp, #4]
 8000a5e:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <HAL_PWREx_EnableOverDrive+0x74>)
 8000a62:	2201      	movs	r2, #1
 8000a64:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a66:	f7ff fe5f 	bl	8000728 <HAL_GetTick>
 8000a6a:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000a6c:	4b13      	ldr	r3, [pc, #76]	; (8000abc <HAL_PWREx_EnableOverDrive+0x78>)
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000a74:	d108      	bne.n	8000a88 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000a76:	f7ff fe57 	bl	8000728 <HAL_GetTick>
 8000a7a:	1b00      	subs	r0, r0, r4
 8000a7c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000a80:	d9f4      	bls.n	8000a6c <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8000a82:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8000a84:	b002      	add	sp, #8
 8000a86:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000a88:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <HAL_PWREx_EnableOverDrive+0x74>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	645a      	str	r2, [r3, #68]	; 0x44
  tickstart = HAL_GetTick();
 8000a8e:	f7ff fe4b 	bl	8000728 <HAL_GetTick>
 8000a92:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000a94:	4b09      	ldr	r3, [pc, #36]	; (8000abc <HAL_PWREx_EnableOverDrive+0x78>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000a9c:	d107      	bne.n	8000aae <HAL_PWREx_EnableOverDrive+0x6a>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000a9e:	f7ff fe43 	bl	8000728 <HAL_GetTick>
 8000aa2:	1b00      	subs	r0, r0, r4
 8000aa4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000aa8:	d9f4      	bls.n	8000a94 <HAL_PWREx_EnableOverDrive+0x50>
      return HAL_TIMEOUT;
 8000aaa:	2003      	movs	r0, #3
 8000aac:	e7ea      	b.n	8000a84 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8000aae:	2000      	movs	r0, #0
 8000ab0:	e7e8      	b.n	8000a84 <HAL_PWREx_EnableOverDrive+0x40>
 8000ab2:	bf00      	nop
 8000ab4:	40023800 	.word	0x40023800
 8000ab8:	420e0000 	.word	0x420e0000
 8000abc:	40007000 	.word	0x40007000

08000ac0 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ac0:	2800      	cmp	r0, #0
 8000ac2:	f000 81e0 	beq.w	8000e86 <HAL_RCC_OscConfig+0x3c6>
{
 8000ac6:	b570      	push	{r4, r5, r6, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000acc:	6803      	ldr	r3, [r0, #0]
 8000ace:	f013 0f01 	tst.w	r3, #1
 8000ad2:	d03b      	beq.n	8000b4c <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ad4:	4b9f      	ldr	r3, [pc, #636]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	f003 030c 	and.w	r3, r3, #12
 8000adc:	2b04      	cmp	r3, #4
 8000ade:	d02c      	beq.n	8000b3a <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ae0:	4b9c      	ldr	r3, [pc, #624]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ae8:	2b08      	cmp	r3, #8
 8000aea:	d021      	beq.n	8000b30 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aec:	6863      	ldr	r3, [r4, #4]
 8000aee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000af2:	d04f      	beq.n	8000b94 <HAL_RCC_OscConfig+0xd4>
 8000af4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000af8:	d052      	beq.n	8000ba0 <HAL_RCC_OscConfig+0xe0>
 8000afa:	4b96      	ldr	r3, [pc, #600]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b0a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b0c:	6863      	ldr	r3, [r4, #4]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d050      	beq.n	8000bb4 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b12:	f7ff fe09 	bl	8000728 <HAL_GetTick>
 8000b16:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b18:	4b8e      	ldr	r3, [pc, #568]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b20:	d114      	bne.n	8000b4c <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b22:	f7ff fe01 	bl	8000728 <HAL_GetTick>
 8000b26:	1b40      	subs	r0, r0, r5
 8000b28:	2864      	cmp	r0, #100	; 0x64
 8000b2a:	d9f5      	bls.n	8000b18 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000b2c:	2003      	movs	r0, #3
 8000b2e:	e1b1      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b30:	4b88      	ldr	r3, [pc, #544]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000b38:	d0d8      	beq.n	8000aec <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b3a:	4b86      	ldr	r3, [pc, #536]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b42:	d003      	beq.n	8000b4c <HAL_RCC_OscConfig+0x8c>
 8000b44:	6863      	ldr	r3, [r4, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 819f 	beq.w	8000e8a <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b4c:	6823      	ldr	r3, [r4, #0]
 8000b4e:	f013 0f02 	tst.w	r3, #2
 8000b52:	d054      	beq.n	8000bfe <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b54:	4b7f      	ldr	r3, [pc, #508]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b56:	689b      	ldr	r3, [r3, #8]
 8000b58:	f013 0f0c 	tst.w	r3, #12
 8000b5c:	d03e      	beq.n	8000bdc <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b5e:	4b7d      	ldr	r3, [pc, #500]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b66:	2b08      	cmp	r3, #8
 8000b68:	d033      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000b6a:	68e3      	ldr	r3, [r4, #12]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d068      	beq.n	8000c42 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b70:	4b79      	ldr	r3, [pc, #484]	; (8000d58 <HAL_RCC_OscConfig+0x298>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b76:	f7ff fdd7 	bl	8000728 <HAL_GetTick>
 8000b7a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b7c:	4b75      	ldr	r3, [pc, #468]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f013 0f02 	tst.w	r3, #2
 8000b84:	d154      	bne.n	8000c30 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b86:	f7ff fdcf 	bl	8000728 <HAL_GetTick>
 8000b8a:	1b40      	subs	r0, r0, r5
 8000b8c:	2802      	cmp	r0, #2
 8000b8e:	d9f5      	bls.n	8000b7c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000b90:	2003      	movs	r0, #3
 8000b92:	e17f      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b94:	4a6f      	ldr	r2, [pc, #444]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000b96:	6813      	ldr	r3, [r2, #0]
 8000b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b9c:	6013      	str	r3, [r2, #0]
 8000b9e:	e7b5      	b.n	8000b0c <HAL_RCC_OscConfig+0x4c>
 8000ba0:	4b6c      	ldr	r3, [pc, #432]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	e7ab      	b.n	8000b0c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000bb4:	f7ff fdb8 	bl	8000728 <HAL_GetTick>
 8000bb8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bba:	4b66      	ldr	r3, [pc, #408]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000bc2:	d0c3      	beq.n	8000b4c <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bc4:	f7ff fdb0 	bl	8000728 <HAL_GetTick>
 8000bc8:	1b40      	subs	r0, r0, r5
 8000bca:	2864      	cmp	r0, #100	; 0x64
 8000bcc:	d9f5      	bls.n	8000bba <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000bce:	2003      	movs	r0, #3
 8000bd0:	e160      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bd2:	4b60      	ldr	r3, [pc, #384]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000bda:	d1c6      	bne.n	8000b6a <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bdc:	4b5d      	ldr	r3, [pc, #372]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f013 0f02 	tst.w	r3, #2
 8000be4:	d003      	beq.n	8000bee <HAL_RCC_OscConfig+0x12e>
 8000be6:	68e3      	ldr	r3, [r4, #12]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	f040 8150 	bne.w	8000e8e <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bee:	4a59      	ldr	r2, [pc, #356]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000bf0:	6813      	ldr	r3, [r2, #0]
 8000bf2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bf6:	6921      	ldr	r1, [r4, #16]
 8000bf8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000bfc:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bfe:	6823      	ldr	r3, [r4, #0]
 8000c00:	f013 0f08 	tst.w	r3, #8
 8000c04:	d042      	beq.n	8000c8c <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c06:	6963      	ldr	r3, [r4, #20]
 8000c08:	b36b      	cbz	r3, 8000c66 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c0a:	4b53      	ldr	r3, [pc, #332]	; (8000d58 <HAL_RCC_OscConfig+0x298>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c12:	f7ff fd89 	bl	8000728 <HAL_GetTick>
 8000c16:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c18:	4b4e      	ldr	r3, [pc, #312]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c1c:	f013 0f02 	tst.w	r3, #2
 8000c20:	d134      	bne.n	8000c8c <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c22:	f7ff fd81 	bl	8000728 <HAL_GetTick>
 8000c26:	1b40      	subs	r0, r0, r5
 8000c28:	2802      	cmp	r0, #2
 8000c2a:	d9f5      	bls.n	8000c18 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000c2c:	2003      	movs	r0, #3
 8000c2e:	e131      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c30:	4a48      	ldr	r2, [pc, #288]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000c32:	6813      	ldr	r3, [r2, #0]
 8000c34:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c38:	6921      	ldr	r1, [r4, #16]
 8000c3a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c3e:	6013      	str	r3, [r2, #0]
 8000c40:	e7dd      	b.n	8000bfe <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8000c42:	4b45      	ldr	r3, [pc, #276]	; (8000d58 <HAL_RCC_OscConfig+0x298>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c48:	f7ff fd6e 	bl	8000728 <HAL_GetTick>
 8000c4c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c4e:	4b41      	ldr	r3, [pc, #260]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f013 0f02 	tst.w	r3, #2
 8000c56:	d0d2      	beq.n	8000bfe <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c58:	f7ff fd66 	bl	8000728 <HAL_GetTick>
 8000c5c:	1b40      	subs	r0, r0, r5
 8000c5e:	2802      	cmp	r0, #2
 8000c60:	d9f5      	bls.n	8000c4e <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8000c62:	2003      	movs	r0, #3
 8000c64:	e116      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c66:	4b3c      	ldr	r3, [pc, #240]	; (8000d58 <HAL_RCC_OscConfig+0x298>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c6e:	f7ff fd5b 	bl	8000728 <HAL_GetTick>
 8000c72:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c74:	4b37      	ldr	r3, [pc, #220]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c78:	f013 0f02 	tst.w	r3, #2
 8000c7c:	d006      	beq.n	8000c8c <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c7e:	f7ff fd53 	bl	8000728 <HAL_GetTick>
 8000c82:	1b40      	subs	r0, r0, r5
 8000c84:	2802      	cmp	r0, #2
 8000c86:	d9f5      	bls.n	8000c74 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8000c88:	2003      	movs	r0, #3
 8000c8a:	e103      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c8c:	6823      	ldr	r3, [r4, #0]
 8000c8e:	f013 0f04 	tst.w	r3, #4
 8000c92:	d077      	beq.n	8000d84 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c94:	4b2f      	ldr	r3, [pc, #188]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c98:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000c9c:	d133      	bne.n	8000d06 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	9301      	str	r3, [sp, #4]
 8000ca2:	4b2c      	ldr	r3, [pc, #176]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000ca4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ca6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000caa:	641a      	str	r2, [r3, #64]	; 0x40
 8000cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	9301      	str	r3, [sp, #4]
 8000cb4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000cb6:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cb8:	4b28      	ldr	r3, [pc, #160]	; (8000d5c <HAL_RCC_OscConfig+0x29c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000cc0:	d023      	beq.n	8000d0a <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cc2:	68a3      	ldr	r3, [r4, #8]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d034      	beq.n	8000d32 <HAL_RCC_OscConfig+0x272>
 8000cc8:	2b05      	cmp	r3, #5
 8000cca:	d038      	beq.n	8000d3e <HAL_RCC_OscConfig+0x27e>
 8000ccc:	4b21      	ldr	r3, [pc, #132]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000cce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000cd0:	f022 0201 	bic.w	r2, r2, #1
 8000cd4:	671a      	str	r2, [r3, #112]	; 0x70
 8000cd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000cd8:	f022 0204 	bic.w	r2, r2, #4
 8000cdc:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000cde:	68a3      	ldr	r3, [r4, #8]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d03d      	beq.n	8000d60 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ce4:	f7ff fd20 	bl	8000728 <HAL_GetTick>
 8000ce8:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cea:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cee:	f013 0f02 	tst.w	r3, #2
 8000cf2:	d146      	bne.n	8000d82 <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cf4:	f7ff fd18 	bl	8000728 <HAL_GetTick>
 8000cf8:	1b80      	subs	r0, r0, r6
 8000cfa:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d9f3      	bls.n	8000cea <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8000d02:	2003      	movs	r0, #3
 8000d04:	e0c6      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8000d06:	2500      	movs	r5, #0
 8000d08:	e7d6      	b.n	8000cb8 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d0a:	4a14      	ldr	r2, [pc, #80]	; (8000d5c <HAL_RCC_OscConfig+0x29c>)
 8000d0c:	6813      	ldr	r3, [r2, #0]
 8000d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d12:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000d14:	f7ff fd08 	bl	8000728 <HAL_GetTick>
 8000d18:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d1a:	4b10      	ldr	r3, [pc, #64]	; (8000d5c <HAL_RCC_OscConfig+0x29c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000d22:	d1ce      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d24:	f7ff fd00 	bl	8000728 <HAL_GetTick>
 8000d28:	1b80      	subs	r0, r0, r6
 8000d2a:	2802      	cmp	r0, #2
 8000d2c:	d9f5      	bls.n	8000d1a <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8000d2e:	2003      	movs	r0, #3
 8000d30:	e0b0      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000d34:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	6713      	str	r3, [r2, #112]	; 0x70
 8000d3c:	e7cf      	b.n	8000cde <HAL_RCC_OscConfig+0x21e>
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <HAL_RCC_OscConfig+0x294>)
 8000d40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000d42:	f042 0204 	orr.w	r2, r2, #4
 8000d46:	671a      	str	r2, [r3, #112]	; 0x70
 8000d48:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8000d4a:	f042 0201 	orr.w	r2, r2, #1
 8000d4e:	671a      	str	r2, [r3, #112]	; 0x70
 8000d50:	e7c5      	b.n	8000cde <HAL_RCC_OscConfig+0x21e>
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800
 8000d58:	42470000 	.word	0x42470000
 8000d5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d60:	f7ff fce2 	bl	8000728 <HAL_GetTick>
 8000d64:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d66:	4b52      	ldr	r3, [pc, #328]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d6a:	f013 0f02 	tst.w	r3, #2
 8000d6e:	d008      	beq.n	8000d82 <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d70:	f7ff fcda 	bl	8000728 <HAL_GetTick>
 8000d74:	1b80      	subs	r0, r0, r6
 8000d76:	f241 3388 	movw	r3, #5000	; 0x1388
 8000d7a:	4298      	cmp	r0, r3
 8000d7c:	d9f3      	bls.n	8000d66 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8000d7e:	2003      	movs	r0, #3
 8000d80:	e088      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000d82:	b9ed      	cbnz	r5, 8000dc0 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d84:	69a3      	ldr	r3, [r4, #24]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	f000 8083 	beq.w	8000e92 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d8c:	4a48      	ldr	r2, [pc, #288]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000d8e:	6892      	ldr	r2, [r2, #8]
 8000d90:	f002 020c 	and.w	r2, r2, #12
 8000d94:	2a08      	cmp	r2, #8
 8000d96:	d051      	beq.n	8000e3c <HAL_RCC_OscConfig+0x37c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d017      	beq.n	8000dcc <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d9c:	4b45      	ldr	r3, [pc, #276]	; (8000eb4 <HAL_RCC_OscConfig+0x3f4>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da2:	f7ff fcc1 	bl	8000728 <HAL_GetTick>
 8000da6:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000da8:	4b41      	ldr	r3, [pc, #260]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000db0:	d042      	beq.n	8000e38 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000db2:	f7ff fcb9 	bl	8000728 <HAL_GetTick>
 8000db6:	1b00      	subs	r0, r0, r4
 8000db8:	2802      	cmp	r0, #2
 8000dba:	d9f5      	bls.n	8000da8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000dbc:	2003      	movs	r0, #3
 8000dbe:	e069      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dc0:	4a3b      	ldr	r2, [pc, #236]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000dc2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000dc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000dca:	e7db      	b.n	8000d84 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8000dcc:	4b39      	ldr	r3, [pc, #228]	; (8000eb4 <HAL_RCC_OscConfig+0x3f4>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8000dd2:	f7ff fca9 	bl	8000728 <HAL_GetTick>
 8000dd6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000dd8:	4b35      	ldr	r3, [pc, #212]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000de0:	d006      	beq.n	8000df0 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000de2:	f7ff fca1 	bl	8000728 <HAL_GetTick>
 8000de6:	1b40      	subs	r0, r0, r5
 8000de8:	2802      	cmp	r0, #2
 8000dea:	d9f5      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8000dec:	2003      	movs	r0, #3
 8000dee:	e051      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000df0:	69e3      	ldr	r3, [r4, #28]
 8000df2:	6a22      	ldr	r2, [r4, #32]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000df8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000dfc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dfe:	0852      	lsrs	r2, r2, #1
 8000e00:	3a01      	subs	r2, #1
 8000e02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e06:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e08:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000e0c:	4a28      	ldr	r2, [pc, #160]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000e0e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e10:	4b28      	ldr	r3, [pc, #160]	; (8000eb4 <HAL_RCC_OscConfig+0x3f4>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8000e16:	f7ff fc87 	bl	8000728 <HAL_GetTick>
 8000e1a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e1c:	4b24      	ldr	r3, [pc, #144]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e24:	d106      	bne.n	8000e34 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e26:	f7ff fc7f 	bl	8000728 <HAL_GetTick>
 8000e2a:	1b00      	subs	r0, r0, r4
 8000e2c:	2802      	cmp	r0, #2
 8000e2e:	d9f5      	bls.n	8000e1c <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8000e30:	2003      	movs	r0, #3
 8000e32:	e02f      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000e34:	2000      	movs	r0, #0
 8000e36:	e02d      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
 8000e38:	2000      	movs	r0, #0
 8000e3a:	e02b      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d02b      	beq.n	8000e98 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8000e40:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <HAL_RCC_OscConfig+0x3f0>)
 8000e42:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e44:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8000e48:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000e4a:	4291      	cmp	r1, r2
 8000e4c:	d126      	bne.n	8000e9c <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000e4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000e52:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e54:	428a      	cmp	r2, r1
 8000e56:	d123      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000e58:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000e5a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000e5e:	401a      	ands	r2, r3
 8000e60:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8000e64:	d11e      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000e66:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8000e6a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e6c:	0852      	lsrs	r2, r2, #1
 8000e6e:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000e70:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8000e74:	d118      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000e76:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000e7a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000e7c:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8000e80:	d114      	bne.n	8000eac <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8000e82:	2000      	movs	r0, #0
 8000e84:	e006      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8000e86:	2001      	movs	r0, #1
}
 8000e88:	4770      	bx	lr
        return HAL_ERROR;
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	e002      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8000e8e:	2001      	movs	r0, #1
 8000e90:	e000      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8000e92:	2000      	movs	r0, #0
}
 8000e94:	b002      	add	sp, #8
 8000e96:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000e98:	2001      	movs	r0, #1
 8000e9a:	e7fb      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	e7f9      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	e7f7      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	e7f5      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	e7f3      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
 8000eac:	2001      	movs	r0, #1
 8000eae:	e7f1      	b.n	8000e94 <HAL_RCC_OscConfig+0x3d4>
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	42470000 	.word	0x42470000

08000eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000eb8:	b508      	push	{r3, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000eba:	4b33      	ldr	r3, [pc, #204]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	f003 030c 	and.w	r3, r3, #12
 8000ec2:	2b04      	cmp	r3, #4
 8000ec4:	d05b      	beq.n	8000f7e <HAL_RCC_GetSysClockFreq+0xc6>
 8000ec6:	2b08      	cmp	r3, #8
 8000ec8:	d15b      	bne.n	8000f82 <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eca:	4b2f      	ldr	r3, [pc, #188]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000ed8:	d02c      	beq.n	8000f34 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000eda:	4b2b      	ldr	r3, [pc, #172]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000edc:	6858      	ldr	r0, [r3, #4]
 8000ede:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000ee2:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8000ee6:	ebbc 0c00 	subs.w	ip, ip, r0
 8000eea:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8000eee:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8000ef2:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8000ef6:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8000efa:	ebb1 010c 	subs.w	r1, r1, ip
 8000efe:	eb63 030e 	sbc.w	r3, r3, lr
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000f08:	00c9      	lsls	r1, r1, #3
 8000f0a:	eb11 0c00 	adds.w	ip, r1, r0
 8000f0e:	f143 0300 	adc.w	r3, r3, #0
 8000f12:	0259      	lsls	r1, r3, #9
 8000f14:	2300      	movs	r3, #0
 8000f16:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8000f1a:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8000f1e:	f7ff f965 	bl	80001ec <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000f22:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8000f2e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8000f32:	e027      	b.n	8000f84 <HAL_RCC_GetSysClockFreq+0xcc>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8000f36:	6858      	ldr	r0, [r3, #4]
 8000f38:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000f3c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8000f40:	ebbc 0c00 	subs.w	ip, ip, r0
 8000f44:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8000f48:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8000f4c:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8000f50:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8000f54:	ebb1 010c 	subs.w	r1, r1, ip
 8000f58:	eb63 030e 	sbc.w	r3, r3, lr
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000f62:	00c9      	lsls	r1, r1, #3
 8000f64:	eb11 0c00 	adds.w	ip, r1, r0
 8000f68:	f143 0300 	adc.w	r3, r3, #0
 8000f6c:	0299      	lsls	r1, r3, #10
 8000f6e:	2300      	movs	r3, #0
 8000f70:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8000f74:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8000f78:	f7ff f938 	bl	80001ec <__aeabi_uldivmod>
 8000f7c:	e7d1      	b.n	8000f22 <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8000f7e:	4803      	ldr	r0, [pc, #12]	; (8000f8c <HAL_RCC_GetSysClockFreq+0xd4>)
 8000f80:	e000      	b.n	8000f84 <HAL_RCC_GetSysClockFreq+0xcc>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000f82:	4803      	ldr	r0, [pc, #12]	; (8000f90 <HAL_RCC_GetSysClockFreq+0xd8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000f84:	bd08      	pop	{r3, pc}
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	007a1200 	.word	0x007a1200
 8000f90:	00f42400 	.word	0x00f42400

08000f94 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8000f94:	2800      	cmp	r0, #0
 8000f96:	f000 809b 	beq.w	80010d0 <HAL_RCC_ClockConfig+0x13c>
{
 8000f9a:	b570      	push	{r4, r5, r6, lr}
 8000f9c:	460d      	mov	r5, r1
 8000f9e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000fa0:	4b4f      	ldr	r3, [pc, #316]	; (80010e0 <HAL_RCC_ClockConfig+0x14c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 030f 	and.w	r3, r3, #15
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d208      	bcs.n	8000fbe <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fac:	b2cb      	uxtb	r3, r1
 8000fae:	4a4c      	ldr	r2, [pc, #304]	; (80010e0 <HAL_RCC_ClockConfig+0x14c>)
 8000fb0:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fb2:	6813      	ldr	r3, [r2, #0]
 8000fb4:	f003 030f 	and.w	r3, r3, #15
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	f040 808b 	bne.w	80010d4 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fbe:	6823      	ldr	r3, [r4, #0]
 8000fc0:	f013 0f02 	tst.w	r3, #2
 8000fc4:	d017      	beq.n	8000ff6 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fc6:	f013 0f04 	tst.w	r3, #4
 8000fca:	d004      	beq.n	8000fd6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fcc:	4a45      	ldr	r2, [pc, #276]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 8000fce:	6893      	ldr	r3, [r2, #8]
 8000fd0:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000fd4:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fd6:	6823      	ldr	r3, [r4, #0]
 8000fd8:	f013 0f08 	tst.w	r3, #8
 8000fdc:	d004      	beq.n	8000fe8 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fde:	4a41      	ldr	r2, [pc, #260]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 8000fe0:	6893      	ldr	r3, [r2, #8]
 8000fe2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000fe6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fe8:	4a3e      	ldr	r2, [pc, #248]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 8000fea:	6893      	ldr	r3, [r2, #8]
 8000fec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000ff0:	68a1      	ldr	r1, [r4, #8]
 8000ff2:	430b      	orrs	r3, r1
 8000ff4:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	f013 0f01 	tst.w	r3, #1
 8000ffc:	d032      	beq.n	8001064 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ffe:	6863      	ldr	r3, [r4, #4]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d021      	beq.n	8001048 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001004:	1e9a      	subs	r2, r3, #2
 8001006:	2a01      	cmp	r2, #1
 8001008:	d925      	bls.n	8001056 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100a:	4a36      	ldr	r2, [pc, #216]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 800100c:	6812      	ldr	r2, [r2, #0]
 800100e:	f012 0f02 	tst.w	r2, #2
 8001012:	d061      	beq.n	80010d8 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001014:	4933      	ldr	r1, [pc, #204]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 8001016:	688a      	ldr	r2, [r1, #8]
 8001018:	f022 0203 	bic.w	r2, r2, #3
 800101c:	4313      	orrs	r3, r2
 800101e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001020:	f7ff fb82 	bl	8000728 <HAL_GetTick>
 8001024:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001026:	4b2f      	ldr	r3, [pc, #188]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f003 030c 	and.w	r3, r3, #12
 800102e:	6862      	ldr	r2, [r4, #4]
 8001030:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001034:	d016      	beq.n	8001064 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001036:	f7ff fb77 	bl	8000728 <HAL_GetTick>
 800103a:	1b80      	subs	r0, r0, r6
 800103c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001040:	4298      	cmp	r0, r3
 8001042:	d9f0      	bls.n	8001026 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8001044:	2003      	movs	r0, #3
 8001046:	e042      	b.n	80010ce <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001048:	4a26      	ldr	r2, [pc, #152]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 800104a:	6812      	ldr	r2, [r2, #0]
 800104c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001050:	d1e0      	bne.n	8001014 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001052:	2001      	movs	r0, #1
 8001054:	e03b      	b.n	80010ce <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001056:	4a23      	ldr	r2, [pc, #140]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 8001058:	6812      	ldr	r2, [r2, #0]
 800105a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800105e:	d1d9      	bne.n	8001014 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001060:	2001      	movs	r0, #1
 8001062:	e034      	b.n	80010ce <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001064:	4b1e      	ldr	r3, [pc, #120]	; (80010e0 <HAL_RCC_ClockConfig+0x14c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 030f 	and.w	r3, r3, #15
 800106c:	42ab      	cmp	r3, r5
 800106e:	d907      	bls.n	8001080 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001070:	b2ea      	uxtb	r2, r5
 8001072:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <HAL_RCC_ClockConfig+0x14c>)
 8001074:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f003 030f 	and.w	r3, r3, #15
 800107c:	42ab      	cmp	r3, r5
 800107e:	d12d      	bne.n	80010dc <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001080:	6823      	ldr	r3, [r4, #0]
 8001082:	f013 0f04 	tst.w	r3, #4
 8001086:	d006      	beq.n	8001096 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001088:	4a16      	ldr	r2, [pc, #88]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 800108a:	6893      	ldr	r3, [r2, #8]
 800108c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001090:	68e1      	ldr	r1, [r4, #12]
 8001092:	430b      	orrs	r3, r1
 8001094:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	f013 0f08 	tst.w	r3, #8
 800109c:	d007      	beq.n	80010ae <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800109e:	4a11      	ldr	r2, [pc, #68]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 80010a0:	6893      	ldr	r3, [r2, #8]
 80010a2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010a6:	6921      	ldr	r1, [r4, #16]
 80010a8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010ac:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010ae:	f7ff ff03 	bl	8000eb8 <HAL_RCC_GetSysClockFreq>
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HAL_RCC_ClockConfig+0x150>)
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010ba:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <HAL_RCC_ClockConfig+0x154>)
 80010bc:	5cd3      	ldrb	r3, [r2, r3]
 80010be:	40d8      	lsrs	r0, r3
 80010c0:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <HAL_RCC_ClockConfig+0x158>)
 80010c2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_RCC_ClockConfig+0x15c>)
 80010c6:	6818      	ldr	r0, [r3, #0]
 80010c8:	f7ff fae6 	bl	8000698 <HAL_InitTick>
  return HAL_OK;
 80010cc:	2000      	movs	r0, #0
}
 80010ce:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80010d0:	2001      	movs	r0, #1
}
 80010d2:	4770      	bx	lr
      return HAL_ERROR;
 80010d4:	2001      	movs	r0, #1
 80010d6:	e7fa      	b.n	80010ce <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 80010d8:	2001      	movs	r0, #1
 80010da:	e7f8      	b.n	80010ce <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 80010dc:	2001      	movs	r0, #1
 80010de:	e7f6      	b.n	80010ce <HAL_RCC_ClockConfig+0x13a>
 80010e0:	40023c00 	.word	0x40023c00
 80010e4:	40023800 	.word	0x40023800
 80010e8:	080012e4 	.word	0x080012e4
 80010ec:	20000010 	.word	0x20000010
 80010f0:	20000018 	.word	0x20000018

080010f4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 80010f4:	b508      	push	{r3, lr}
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 80010f6:	2001      	movs	r0, #1
 80010f8:	f7ff fa32 	bl	8000560 <BSP_LED_On>
  while (1)
 80010fc:	e7fe      	b.n	80010fc <Error_Handler+0x8>
	...

08001100 <SystemClock_Config>:
{
 8001100:	b500      	push	{lr}
 8001102:	b095      	sub	sp, #84	; 0x54
  __HAL_RCC_PWR_CLK_ENABLE();
 8001104:	2100      	movs	r1, #0
 8001106:	9101      	str	r1, [sp, #4]
 8001108:	4b23      	ldr	r3, [pc, #140]	; (8001198 <SystemClock_Config+0x98>)
 800110a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800110c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001110:	641a      	str	r2, [r3, #64]	; 0x40
 8001112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800111c:	9102      	str	r1, [sp, #8]
 800111e:	4b1f      	ldr	r3, [pc, #124]	; (800119c <SystemClock_Config+0x9c>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001132:	2301      	movs	r3, #1
 8001134:	9303      	str	r3, [sp, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001136:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800113a:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113c:	2302      	movs	r3, #2
 800113e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001140:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001144:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001146:	2208      	movs	r2, #8
 8001148:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800114a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800114e:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001150:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001152:	2307      	movs	r3, #7
 8001154:	930e      	str	r3, [sp, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001156:	a803      	add	r0, sp, #12
 8001158:	f7ff fcb2 	bl	8000ac0 <HAL_RCC_OscConfig>
 800115c:	b9b0      	cbnz	r0, 800118c <SystemClock_Config+0x8c>
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 800115e:	f7ff fc71 	bl	8000a44 <HAL_PWREx_EnableOverDrive>
 8001162:	b9a8      	cbnz	r0, 8001190 <SystemClock_Config+0x90>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001164:	230f      	movs	r3, #15
 8001166:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001168:	2302      	movs	r3, #2
 800116a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8001170:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001174:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 8001176:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800117a:	9313      	str	r3, [sp, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800117c:	2105      	movs	r1, #5
 800117e:	a80f      	add	r0, sp, #60	; 0x3c
 8001180:	f7ff ff08 	bl	8000f94 <HAL_RCC_ClockConfig>
 8001184:	b930      	cbnz	r0, 8001194 <SystemClock_Config+0x94>
}
 8001186:	b015      	add	sp, #84	; 0x54
 8001188:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800118c:	f7ff ffb2 	bl	80010f4 <Error_Handler>
    Error_Handler();
 8001190:	f7ff ffb0 	bl	80010f4 <Error_Handler>
    Error_Handler();
 8001194:	f7ff ffae 	bl	80010f4 <Error_Handler>
 8001198:	40023800 	.word	0x40023800
 800119c:	40007000 	.word	0x40007000

080011a0 <delayInit>:
    delay->duration = duration;
 80011a0:	6041      	str	r1, [r0, #4]
    delay->running = false;
 80011a2:	2300      	movs	r3, #0
 80011a4:	7203      	strb	r3, [r0, #8]
}
 80011a6:	4770      	bx	lr

080011a8 <delayRead>:
bool_t delayRead(delay_t *delay) {
 80011a8:	b538      	push	{r3, r4, r5, lr}
 80011aa:	4604      	mov	r4, r0
    if (!delay->running) {
 80011ac:	7a05      	ldrb	r5, [r0, #8]
 80011ae:	b14d      	cbz	r5, 80011c4 <delayRead+0x1c>
        tick_t currentTime = HAL_GetTick();
 80011b0:	f7ff faba 	bl	8000728 <HAL_GetTick>
        if ((currentTime - delay->startTime) >= delay->duration) {
 80011b4:	6823      	ldr	r3, [r4, #0]
 80011b6:	1ac0      	subs	r0, r0, r3
 80011b8:	6863      	ldr	r3, [r4, #4]
 80011ba:	4298      	cmp	r0, r3
 80011bc:	d309      	bcc.n	80011d2 <delayRead+0x2a>
            delay->running = false;
 80011be:	2300      	movs	r3, #0
 80011c0:	7223      	strb	r3, [r4, #8]
            return true;
 80011c2:	e004      	b.n	80011ce <delayRead+0x26>
        delay->startTime = HAL_GetTick();
 80011c4:	f7ff fab0 	bl	8000728 <HAL_GetTick>
 80011c8:	6020      	str	r0, [r4, #0]
        delay->running = true;
 80011ca:	2301      	movs	r3, #1
 80011cc:	7223      	strb	r3, [r4, #8]
}
 80011ce:	4628      	mov	r0, r5
 80011d0:	bd38      	pop	{r3, r4, r5, pc}
            return false;
 80011d2:	2500      	movs	r5, #0
 80011d4:	e7fb      	b.n	80011ce <delayRead+0x26>

080011d6 <main>:
{
 80011d6:	b500      	push	{lr}
 80011d8:	b085      	sub	sp, #20
  HAL_Init();
 80011da:	f7ff fa83 	bl	80006e4 <HAL_Init>
  SystemClock_Config();
 80011de:	f7ff ff8f 	bl	8001100 <SystemClock_Config>
  BSP_LED_Init(LED1);
 80011e2:	2000      	movs	r0, #0
 80011e4:	f7ff f980 	bl	80004e8 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 80011e8:	2001      	movs	r0, #1
 80011ea:	f7ff f97d 	bl	80004e8 <BSP_LED_Init>
  BSP_LED_Init(LED3);
 80011ee:	2002      	movs	r0, #2
 80011f0:	f7ff f97a 	bl	80004e8 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4608      	mov	r0, r1
 80011f8:	f7ff f9d0 	bl	800059c <BSP_PB_Init>
  delayInit(&delay_100ms, duration);
 80011fc:	2164      	movs	r1, #100	; 0x64
 80011fe:	a801      	add	r0, sp, #4
 8001200:	f7ff ffce 	bl	80011a0 <delayInit>
 8001204:	e009      	b.n	800121a <main+0x44>
		  BSP_LED_Toggle(LED1);
 8001206:	2000      	movs	r0, #0
 8001208:	f7ff f9ba 	bl	8000580 <BSP_LED_Toggle>
		  delayInit(&delay_100ms, duration);
 800120c:	2164      	movs	r1, #100	; 0x64
 800120e:	a801      	add	r0, sp, #4
 8001210:	f7ff ffc6 	bl	80011a0 <delayInit>
	  if(BSP_PB_GetState(BUTTON_USER)){
 8001214:	2000      	movs	r0, #0
 8001216:	f7ff fa01 	bl	800061c <BSP_PB_GetState>
	  bool_t finDelay = delayRead(&delay_100ms);
 800121a:	a801      	add	r0, sp, #4
 800121c:	f7ff ffc4 	bl	80011a8 <delayRead>
	  if(finDelay){
 8001220:	2800      	cmp	r0, #0
 8001222:	d1f0      	bne.n	8001206 <main+0x30>
 8001224:	e7f6      	b.n	8001214 <main+0x3e>
	...

08001228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001228:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001260 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800122c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800122e:	e003      	b.n	8001238 <LoopCopyDataInit>

08001230 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001230:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001232:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001234:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001236:	3104      	adds	r1, #4

08001238 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001238:	480b      	ldr	r0, [pc, #44]	; (8001268 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800123c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800123e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001240:	d3f6      	bcc.n	8001230 <CopyDataInit>
  ldr  r2, =_sbss
 8001242:	4a0b      	ldr	r2, [pc, #44]	; (8001270 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001244:	e002      	b.n	800124c <LoopFillZerobss>

08001246 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001246:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001248:	f842 3b04 	str.w	r3, [r2], #4

0800124c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800124e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001250:	d3f9      	bcc.n	8001246 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001252:	f7ff f9ef 	bl	8000634 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001256:	f000 f811 	bl	800127c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800125a:	f7ff ffbc 	bl	80011d6 <main>
  bx  lr    
 800125e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001260:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001264:	08001304 	.word	0x08001304
  ldr  r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800126c:	2000001c 	.word	0x2000001c
  ldr  r2, =_sbss
 8001270:	2000001c 	.word	0x2000001c
  ldr  r3, = _ebss
 8001274:	2000003c 	.word	0x2000003c

08001278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001278:	e7fe      	b.n	8001278 <ADC_IRQHandler>
	...

0800127c <__libc_init_array>:
 800127c:	b570      	push	{r4, r5, r6, lr}
 800127e:	4d0d      	ldr	r5, [pc, #52]	; (80012b4 <__libc_init_array+0x38>)
 8001280:	4c0d      	ldr	r4, [pc, #52]	; (80012b8 <__libc_init_array+0x3c>)
 8001282:	1b64      	subs	r4, r4, r5
 8001284:	10a4      	asrs	r4, r4, #2
 8001286:	2600      	movs	r6, #0
 8001288:	42a6      	cmp	r6, r4
 800128a:	d109      	bne.n	80012a0 <__libc_init_array+0x24>
 800128c:	4d0b      	ldr	r5, [pc, #44]	; (80012bc <__libc_init_array+0x40>)
 800128e:	4c0c      	ldr	r4, [pc, #48]	; (80012c0 <__libc_init_array+0x44>)
 8001290:	f000 f818 	bl	80012c4 <_init>
 8001294:	1b64      	subs	r4, r4, r5
 8001296:	10a4      	asrs	r4, r4, #2
 8001298:	2600      	movs	r6, #0
 800129a:	42a6      	cmp	r6, r4
 800129c:	d105      	bne.n	80012aa <__libc_init_array+0x2e>
 800129e:	bd70      	pop	{r4, r5, r6, pc}
 80012a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80012a4:	4798      	blx	r3
 80012a6:	3601      	adds	r6, #1
 80012a8:	e7ee      	b.n	8001288 <__libc_init_array+0xc>
 80012aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80012ae:	4798      	blx	r3
 80012b0:	3601      	adds	r6, #1
 80012b2:	e7f2      	b.n	800129a <__libc_init_array+0x1e>
 80012b4:	080012fc 	.word	0x080012fc
 80012b8:	080012fc 	.word	0x080012fc
 80012bc:	080012fc 	.word	0x080012fc
 80012c0:	08001300 	.word	0x08001300

080012c4 <_init>:
 80012c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012c6:	bf00      	nop
 80012c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ca:	bc08      	pop	{r3}
 80012cc:	469e      	mov	lr, r3
 80012ce:	4770      	bx	lr

080012d0 <_fini>:
 80012d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012d2:	bf00      	nop
 80012d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012d6:	bc08      	pop	{r3}
 80012d8:	469e      	mov	lr, r3
 80012da:	4770      	bx	lr
