#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 11:06:43 2019
# Process ID: 2376
# Current directory: C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.runs/synth_1
# Command line: vivado.exe -log integer_divider_FPGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source integer_divider_FPGA.tcl
# Log file: C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.runs/synth_1/integer_divider_FPGA.vds
# Journal file: C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source integer_divider_FPGA.tcl -notrace
Command: synth_design -top integer_divider_FPGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 673.367 ; gain = 176.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'integer_divider_FPGA' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/integer_divider_FPGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'integer_divider' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/integer_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:23]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:116]
INFO: [Synth 8-6155] done synthesizing module 'CU' (3#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_path' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/data_path.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/shift_register.v:23]
	Parameter Data_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (4#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/shift_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/shift_register.v:23]
	Parameter Data_width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (4#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/shift_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'comp' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/comp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comp' (5#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/comp.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/sub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub' (6#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/sub.v:23]
INFO: [Synth 8-6157] synthesizing module 'ud_counter' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/ud_counter.v:23]
	Parameter Data_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ud_counter' (7#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/ud_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'nor1' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/nor1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nor1' (8#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/nor1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/phatle/Downloads/CMPE 125 Lab 7 Small Calculator DP Source Code/mux2.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (9#1) [C:/Users/phatle/Downloads/CMPE 125 Lab 7 Small Calculator DP Source Code/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (10#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/data_path.v:23]
INFO: [Synth 8-6155] done synthesizing module 'integer_divider' (11#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/integer_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/binary2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (12#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/binary2bcd.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'hundreds' does not match port width (4) of module 'binary2bcd' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/integer_divider_FPGA.v:61]
WARNING: [Synth 8-689] width (1) of port connection 'hundreds' does not match port width (4) of module 'binary2bcd' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/integer_divider_FPGA.v:65]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/bcd_to_7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (13#1) [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (14#1) [C:/Users/phatle/Downloads/backup/Downloads/basys3_utility_modules/basys3_utility_modules/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'integer_divider_FPGA' (15#1) [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/integer_divider_FPGA.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 738.293 ; gain = 241.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 738.293 ; gain = 241.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 738.293 ; gain = 241.785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/constrs_1/new/integer_divider_constraints.xdc]
Finished Parsing XDC File [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/constrs_1/new/integer_divider_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/constrs_1/new/integer_divider_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/integer_divider_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/integer_divider_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 858.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 858.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_LD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/ud_counter.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'x_RightIn_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                        000000001 |                             0000
                      S1 |                        000000010 |                             0001
                      S2 |                        000000100 |                             0010
                      S8 |                        000001000 |                             1000
                      S3 |                        000010000 |                             0011
                      S5 |                        000100000 |                             0101
                      S4 |                        001000000 |                             0100
                      S6 |                        010000000 |                             0110
                      S7 |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'x_LD_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'x_SL_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'r_LD_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'r_SR_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:125]
WARNING: [Synth 8-327] inferring latch for variable 's1_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:126]
WARNING: [Synth 8-327] inferring latch for variable 's2_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_en_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'Err_reg' [C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.srcs/sources_1/new/CU.v:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module shift_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module ud_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module binary2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ID/FSM/n_reg[0]' (LD) to 'ID/FSM/n_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID/FSM/n_reg[1]' (LD) to 'ID/FSM/n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID/FSM/n_reg[2]' (LD) to 'ID/FSM/x_LD_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID/FSM/n_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ID/FSM/n_reg[3]) is unused and will be removed from module integer_divider_FPGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 858.891 ; gain = 362.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |    11|
|6     |LUT4   |    14|
|7     |LUT5   |    36|
|8     |LUT6   |    12|
|9     |FDCE   |    25|
|10    |FDPE   |     1|
|11    |FDRE   |    52|
|12    |LD     |    18|
|13    |IBUF   |    12|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------------------------+------+
|      |Instance        |Module                         |Cells |
+------+----------------+-------------------------------+------+
|1     |top             |                               |   214|
|2     |  ID            |integer_divider                |   103|
|3     |    DP          |data_path                      |    61|
|4     |      count     |ud_counter                     |    10|
|5     |      diviend   |shift_register                 |    15|
|6     |      divisor   |shift_register_0               |     8|
|7     |      remainder |shift_register__parameterized0 |    28|
|8     |    FSM         |CU                             |    42|
|9     |  LED           |led_mux                        |     8|
|10    |  clk           |clk_gen                        |    56|
|11    |  clk_button    |button_debouncer               |    20|
+------+----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 859.152 ; gain = 242.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 859.152 ; gain = 362.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 877.426 ; gain = 583.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/phatle/Downloads/backup/integer_divider/integer_divider.runs/synth_1/integer_divider_FPGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file integer_divider_FPGA_utilization_synth.rpt -pb integer_divider_FPGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 11:07:38 2019...
