

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Fri Jun 22 22:09:46 2018

* Version:        2017.4_AR70530_AR70530 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cvt_colour
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond388_i)
	6  / (!exitcond388_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)"
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 2> : 6.58ns
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_V_cast = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 32 [1/1] (1.77ns)   --->   "%exitcond389_i = icmp eq i10 %t_V, -302" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 722)"
ST_2 : Operation 34 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 720, 1280, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 38 [1/1] (1.77ns)   --->   "%tmp_s = icmp ult i10 %t_V, -304" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:490->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.77ns)   --->   "%tmp_601_not = icmp ugt i10 %t_V, -305" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 41 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_7, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.77ns)   --->   "%tmp_2 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.77ns)   --->   "%tmp_645_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ugt i10 %t_V, -304" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.95ns)   --->   "%tmp_4 = add i11 -1, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_9 = trunc i11 %tmp_4 to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_4, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%rev = xor i1 %tmp_10, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.88ns)   --->   "%tmp_6 = icmp slt i11 %tmp_4, 720" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%or_cond_i424_i = and i1 %tmp_6, %rev" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_4, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 52 [1/1] (1.95ns)   --->   "%p_assign_s = sub i11 1, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.37ns)   --->   "%p_p2_i425_i = select i1 %tmp_11, i11 %p_assign_s, i11 %tmp_4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_12 = trunc i11 %p_p2_i425_i to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i11 %p_p2_i425_i to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 56 [1/1] (1.88ns)   --->   "%tmp_8 = icmp slt i11 %p_p2_i425_i, 720" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.56ns)   --->   "%p_assign_1 = sub i2 -2, %tmp_14" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 59 [1/1] (1.95ns)   --->   "%p_assign_14_1 = add i11 -2, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_1, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_1, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 63 [1/1] (1.95ns)   --->   "%p_assign_14_2 = add i11 -3, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_2, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_14_2, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_29 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%p_p2_i425_i_cast_cast_2 = select i1 %tmp_8, i2 %tmp_12, i2 %p_assign_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%y_2 = select i1 %or_cond_i424_i, i2 %tmp_9, i2 %p_p2_i425_i_cast_cast_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.37ns) (out node of the LUT)   --->   "%row_assign_s = xor i2 %y_2, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_1 = xor i2 %tmp_15, -2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.56ns)   --->   "%tmp_38 = sub i2 -2, %tmp_24" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_39 = trunc i11 %p_assign_14_1 to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_5 = select i1 %tmp_21, i2 %tmp_38, i2 %tmp_39" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_13 = select i1 %tmp_20, i2 %tmp_5, i2 %tmp_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.37ns) (out node of the LUT)   --->   "%row_assign_13_1_t = xor i2 %tmp_13, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.56ns)   --->   "%tmp_16 = add i2 1, %tmp_15" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_40 = xor i2 %tmp_29, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_41 = trunc i11 %p_assign_14_2 to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_17 = select i1 %tmp_27, i2 %tmp_40, i2 %tmp_41" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_18 = select i1 %tmp_25, i2 %tmp_17, i2 %tmp_16" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.37ns) (out node of the LUT)   --->   "%row_assign_13_2_t = xor i2 %tmp_18, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1278]

 <State 3> : 7.64ns
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge413.i ]"
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%t_V_4_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 86 [1/1] (1.88ns)   --->   "%exitcond388_i = icmp eq i11 %t_V_2, -766" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.97ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_42 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 89 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_42, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.97ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_4_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast_cast_s = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev1 = xor i1 %tmp_43, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.99ns)   --->   "%tmp_22 = icmp slt i12 %ImagLoc_x, 1280" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_22, %rev1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 97 [1/1] (1.97ns)   --->   "%p_assign_3 = sub i12 1, %t_V_4_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.37ns)   --->   "%p_p2_i_i = select i1 %tmp_44, i12 %p_assign_3, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast34_cast_s = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 100 [1/1] (1.99ns)   --->   "%tmp_23 = icmp slt i12 %p_p2_i_i, 1280" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.99ns)   --->   "%p_assign_4 = sub i12 -1538, %p_p2_i_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_4_cast = zext i12 %p_assign_4 to i13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast_cast_s, i13 %p_assign_4_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_26_not = xor i1 %tmp_22, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_43, %tmp_26_not" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_23, %sel_tmp7" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.37ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast34_cast_s, i13 %sel_tmp" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i13 %x to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 109 [1/1] (0.93ns)   --->   "%brmerge = or i1 %tmp_601_not, %tmp_22" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.0", label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_645_1, label %"operator().exit466.i.1", label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.2", label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv"
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader390.i.preheader.0, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 117 [1/1] (0.93ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge413.i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 4> : 3.25ns
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i13 %x to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_26 = zext i32 %col_assign_cast to i64" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

 <State 5> : 7.77ns
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 1282)"
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s"
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1"
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2"
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3"
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4"
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:446->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str36) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 139 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 140 [1/1] (0.93ns)   --->   "%col_assign_6_t = xor i2 %tmp_45, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.77ns)   --->   "%tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.37ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_28" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 144 [1/1] (1.77ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.37ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_30" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 147 [1/1] (1.77ns)   --->   "%tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.37ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_31" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (3.63ns)   --->   "%tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 150 [1/1] (3.25ns)   --->   "store i8 %tmp_52, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 152 [1/1] (3.25ns)   --->   "store i8 %tmp_52, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %tmp_52, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 160 [1/1] (3.63ns)   --->   "%tmp_47 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 161 [1/1] (3.25ns)   --->   "store i8 %tmp_47, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 169 [1/1] (1.77ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_s)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_3, i8 %tmp_32, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.77ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_1_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_3, i8 %tmp_33, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (1.77ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_2_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_3, i8 %tmp_34, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%OP1_V_1_1_cast = zext i8 %src_kernel_win_0_va_11 to i21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 177 [1/1] (6.38ns)   --->   "%r_V_10_1_1 = mul i21 %OP1_V_1_1_cast, 4465" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 6> : 8.69ns
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%OP1_V_0_cast_cast = zext i8 %src_kernel_win_0_va_14 to i9" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl1 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i19 %p_shl1 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 190 [1/1] (2.16ns)   --->   "%r_V_10_0_1 = sub i20 %p_shl1_cast, %p_shl2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_10_0_1_cast = sext i20 %r_V_10_0_1 to i24" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_689_0_1_cast = zext i24 %r_V_10_0_1_cast to i25" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast_cast = zext i8 %src_kernel_win_0_va_8 to i9" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%r_V_s = add i9 %OP1_V_0_cast_cast, %OP1_V_0_2_cast_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%r_V_cast = zext i9 %r_V_s to i19" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 196 [1/1] (3.36ns)   --->   "%tmp1 = mul i19 %r_V_cast, 936" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i19 %tmp1 to i25" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 198 [1/1] (3.02ns)   --->   "%p_Val2_86_0_2 = add i25 %tmp1_cast, %tmp_689_0_1_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl5 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i19 %p_shl5 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 203 [1/1] (2.16ns)   --->   "%r_V_10_1_2 = sub i20 %p_shl5_cast, %p_shl6_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%r_V_10_1_2_cast = sext i20 %r_V_10_1_2 to i24" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_689_1_2_cast_cas = zext i24 %r_V_10_1_2_cast to i25" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_0_va_10 to i19" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 207 [1/1] (3.36ns)   --->   "%r_V_10_2 = mul i19 %OP1_V_2_cast, 936" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_689_2_cast_cast = zext i19 %r_V_10_2 to i21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 209 [1/1] (3.02ns)   --->   "%tmp4 = add i21 %r_V_10_1_1, %tmp_689_2_cast_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i21 %tmp4 to i25" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 211 [1/1] (2.31ns)   --->   "%tmp3 = add i25 %tmp4_cast, %tmp_689_1_2_cast_cas" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_19)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 7> : 8.75ns
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%p_Val2_86_0_2_cast = zext i25 %p_Val2_86_0_2 to i26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i19 %p_shl3 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 226 [1/1] (2.16ns)   --->   "%r_V_10_1 = sub i20 %p_shl3_cast, %p_shl4_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%r_V_10_1_cast = sext i20 %r_V_10_1 to i24" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_689_1_cast = zext i24 %r_V_10_1_cast to i26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i26 %p_Val2_86_0_2_cast, %tmp_689_1_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i25 %tmp3 to i26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 231 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%p_Val2_86_2 = add i26 %tmp3_cast, %tmp2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%p_Val2_86_2_cast = zext i26 %p_Val2_86_2 to i27" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %p_shl7 to i20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 237 [1/1] (2.16ns)   --->   "%r_V_10_2_1 = sub i20 %p_shl_cast, %p_shl7_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_10_2_1_cast = sext i20 %r_V_10_2_1 to i24" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_689_2_1_cast_cas = zext i24 %r_V_10_2_1_cast to i25" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i19" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 241 [1/1] (3.36ns)   --->   "%r_V_10_2_2 = mul i19 %OP1_V_2_2_cast, 936" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_689_2_2_cast_cas = zext i19 %r_V_10_2_2 to i25" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 243 [1/1] (3.02ns)   --->   "%tmp5 = add i25 %tmp_689_2_1_cast_cas, %tmp_689_2_2_cast_cas" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i25 %tmp5 to i27" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 245 [1/1] (2.37ns)   --->   "%p_Val2_1 = add i27 %tmp5_cast, %p_Val2_86_2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_1, i32 14, i32 21)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_1, i32 13)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_1, i32 22, i32 26)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 8> : 6.92ns
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_1_i_i = zext i1 %tmp_48 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_8 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_1, i32 21)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_8 : Operation 251 [1/1] (1.91ns)   --->   "%p_Val2_3 = add i8 %p_Val2_2, %tmp_1_i_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%not_Result_9_i_i = xor i1 %tmp_49, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%carry = or i1 %tmp_50, %not_Result_9_i_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (1.36ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_35, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%brmerge_i_i_not_i_i = and i1 %Range1_all_zeros, %carry" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_3, i8 -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 9> : 0.00ns
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:517->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va     (alloca           ) [ 0011111111]
src_kernel_win_0_va_1   (alloca           ) [ 0011111111]
src_kernel_win_0_va_2   (alloca           ) [ 0011111111]
src_kernel_win_0_va_3   (alloca           ) [ 0011111111]
src_kernel_win_0_va_4   (alloca           ) [ 0011111111]
src_kernel_win_0_va_5   (alloca           ) [ 0011111111]
right_border_buf_0_s    (alloca           ) [ 0011111111]
right_border_buf_0_1    (alloca           ) [ 0011111111]
right_border_buf_0_2    (alloca           ) [ 0011111111]
right_border_buf_0_3    (alloca           ) [ 0011111111]
right_border_buf_0_4    (alloca           ) [ 0011111111]
right_border_buf_0_5    (alloca           ) [ 0011111111]
StgValue_22             (specinterface    ) [ 0000000000]
StgValue_23             (specinterface    ) [ 0000000000]
k_buf_0_val_3           (alloca           ) [ 0011111111]
k_buf_0_val_4           (alloca           ) [ 0011111111]
k_buf_0_val_5           (alloca           ) [ 0011111111]
rbegin_i_i              (specregionbegin  ) [ 0000000000]
rend_i_i_0              (specregionend    ) [ 0000000000]
StgValue_29             (br               ) [ 0111111111]
t_V                     (phi              ) [ 0010000000]
t_V_cast                (zext             ) [ 0000000000]
exitcond389_i           (icmp             ) [ 0011111111]
StgValue_33             (speclooptripcount) [ 0000000000]
i_V                     (add              ) [ 0111111111]
StgValue_35             (br               ) [ 0000000000]
StgValue_36             (specloopname     ) [ 0000000000]
tmp                     (specregionbegin  ) [ 0001111111]
tmp_s                   (icmp             ) [ 0001111110]
tmp_601_not             (icmp             ) [ 0001111110]
tmp_7                   (partselect       ) [ 0000000000]
icmp                    (icmp             ) [ 0001111110]
tmp_2                   (icmp             ) [ 0001111110]
tmp_645_1               (icmp             ) [ 0001111110]
tmp_3                   (icmp             ) [ 0001111110]
tmp_4                   (add              ) [ 0000000000]
tmp_9                   (trunc            ) [ 0000000000]
tmp_10                  (bitselect        ) [ 0000000000]
rev                     (xor              ) [ 0000000000]
tmp_6                   (icmp             ) [ 0000000000]
or_cond_i424_i          (and              ) [ 0000000000]
tmp_11                  (bitselect        ) [ 0000000000]
p_assign_s              (sub              ) [ 0000000000]
p_p2_i425_i             (select           ) [ 0000000000]
tmp_12                  (trunc            ) [ 0000000000]
tmp_14                  (trunc            ) [ 0000000000]
tmp_8                   (icmp             ) [ 0000000000]
p_assign_1              (sub              ) [ 0000000000]
tmp_15                  (trunc            ) [ 0000000000]
p_assign_14_1           (add              ) [ 0000000000]
tmp_20                  (bitselect        ) [ 0000000000]
tmp_21                  (bitselect        ) [ 0000000000]
tmp_24                  (trunc            ) [ 0000000000]
p_assign_14_2           (add              ) [ 0000000000]
tmp_25                  (bitselect        ) [ 0000000000]
tmp_27                  (bitselect        ) [ 0000000000]
tmp_29                  (trunc            ) [ 0000000000]
p_p2_i425_i_cast_cast_2 (select           ) [ 0000000000]
y_2                     (select           ) [ 0000000000]
row_assign_s            (xor              ) [ 0001111110]
tmp_1                   (xor              ) [ 0000000000]
tmp_38                  (sub              ) [ 0000000000]
tmp_39                  (trunc            ) [ 0000000000]
tmp_5                   (select           ) [ 0000000000]
tmp_13                  (select           ) [ 0000000000]
row_assign_13_1_t       (xor              ) [ 0001111110]
tmp_16                  (add              ) [ 0000000000]
tmp_40                  (xor              ) [ 0000000000]
tmp_41                  (trunc            ) [ 0000000000]
tmp_17                  (select           ) [ 0000000000]
tmp_18                  (select           ) [ 0000000000]
row_assign_13_2_t       (xor              ) [ 0001111110]
StgValue_82             (br               ) [ 0011111111]
StgValue_83             (ret              ) [ 0000000000]
t_V_2                   (phi              ) [ 0001000110]
t_V_4_cast              (zext             ) [ 0000000000]
exitcond388_i           (icmp             ) [ 0011111111]
j_V                     (add              ) [ 0011111111]
tmp_42                  (partselect       ) [ 0000000000]
icmp1                   (icmp             ) [ 0000000000]
ImagLoc_x               (add              ) [ 0000000000]
ImagLoc_x_cast_cast_s   (sext             ) [ 0000000000]
tmp_43                  (bitselect        ) [ 0000000000]
rev1                    (xor              ) [ 0000000000]
tmp_22                  (icmp             ) [ 0000000000]
or_cond_i_i             (and              ) [ 0011111111]
tmp_44                  (bitselect        ) [ 0000000000]
p_assign_3              (sub              ) [ 0000000000]
p_p2_i_i                (select           ) [ 0000000000]
p_p2_i_i_cast34_cast_s  (sext             ) [ 0000000000]
tmp_23                  (icmp             ) [ 0000000000]
p_assign_4              (sub              ) [ 0000000000]
p_assign_4_cast         (zext             ) [ 0000000000]
sel_tmp                 (select           ) [ 0000000000]
tmp_26_not              (xor              ) [ 0000000000]
sel_tmp7                (or               ) [ 0000000000]
sel_tmp8                (and              ) [ 0000000000]
x                       (select           ) [ 0001100000]
tmp_45                  (trunc            ) [ 0001110000]
brmerge                 (or               ) [ 0001110000]
StgValue_110            (br               ) [ 0000000000]
StgValue_111            (br               ) [ 0000000000]
StgValue_112            (br               ) [ 0000000000]
StgValue_113            (br               ) [ 0000000000]
StgValue_114            (br               ) [ 0000000000]
StgValue_115            (br               ) [ 0000000000]
StgValue_116            (br               ) [ 0000000000]
or_cond_i               (and              ) [ 0001111110]
StgValue_118            (br               ) [ 0000000000]
StgValue_119            (br               ) [ 0000000000]
col_assign_cast         (sext             ) [ 0000000000]
tmp_26                  (zext             ) [ 0000000000]
k_buf_0_val_3_addr      (getelementptr    ) [ 0001010000]
k_buf_0_val_4_addr      (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr      (getelementptr    ) [ 0001010000]
right_border_buf_0_6    (load             ) [ 0000000000]
StgValue_129            (speclooptripcount) [ 0000000000]
right_border_buf_0_7    (load             ) [ 0000000000]
right_border_buf_0_8    (load             ) [ 0000000000]
right_border_buf_0_9    (load             ) [ 0000000000]
right_border_buf_0_10   (load             ) [ 0000000000]
right_border_buf_0_11   (load             ) [ 0000000000]
StgValue_135            (specloopname     ) [ 0000000000]
tmp_19                  (specregionbegin  ) [ 0001001000]
StgValue_137            (specpipeline     ) [ 0000000000]
StgValue_138            (specloopname     ) [ 0000000000]
k_buf_0_val_3_load      (load             ) [ 0000000000]
col_assign_6_t          (xor              ) [ 0000000000]
tmp_28                  (mux              ) [ 0000000000]
col_buf_0_val_0_0       (select           ) [ 0000000000]
k_buf_0_val_4_load      (load             ) [ 0000000000]
tmp_30                  (mux              ) [ 0000000000]
col_buf_0_val_1_0       (select           ) [ 0000000000]
k_buf_0_val_5_load      (load             ) [ 0000000000]
tmp_31                  (mux              ) [ 0000000000]
col_buf_0_val_2_0       (select           ) [ 0000000000]
tmp_52                  (read             ) [ 0000000000]
StgValue_150            (store            ) [ 0000000000]
StgValue_151            (br               ) [ 0000000000]
StgValue_152            (store            ) [ 0000000000]
StgValue_153            (br               ) [ 0000000000]
StgValue_154            (store            ) [ 0000000000]
StgValue_155            (br               ) [ 0000000000]
right_border_buf_0_12   (load             ) [ 0000000000]
right_border_buf_0_13   (load             ) [ 0000000000]
StgValue_158            (store            ) [ 0000000000]
StgValue_159            (store            ) [ 0000000000]
tmp_47                  (read             ) [ 0000000000]
StgValue_161            (store            ) [ 0000000000]
StgValue_162            (store            ) [ 0000000000]
StgValue_163            (store            ) [ 0000000000]
StgValue_164            (store            ) [ 0000000000]
StgValue_165            (store            ) [ 0000000000]
StgValue_166            (store            ) [ 0000000000]
StgValue_167            (store            ) [ 0000000000]
StgValue_168            (br               ) [ 0000000000]
tmp_32                  (mux              ) [ 0000000000]
src_kernel_win_0_va_6   (select           ) [ 0001001100]
tmp_33                  (mux              ) [ 0000000000]
src_kernel_win_0_va_7   (select           ) [ 0001001000]
tmp_34                  (mux              ) [ 0000000000]
src_kernel_win_0_va_8   (select           ) [ 0001001000]
src_kernel_win_0_va_11  (load             ) [ 0000000000]
OP1_V_1_1_cast          (zext             ) [ 0000000000]
r_V_10_1_1              (mul              ) [ 0001001000]
src_kernel_win_0_va_16  (load             ) [ 0001001000]
StgValue_179            (store            ) [ 0000000000]
src_kernel_win_0_va_9   (load             ) [ 0001000100]
src_kernel_win_0_va_10  (load             ) [ 0000000000]
src_kernel_win_0_va_12  (load             ) [ 0001000100]
src_kernel_win_0_va_13  (load             ) [ 0000000000]
src_kernel_win_0_va_14  (load             ) [ 0000000000]
OP1_V_0_cast_cast       (zext             ) [ 0000000000]
p_shl1                  (bitconcatenate   ) [ 0000000000]
p_shl1_cast             (zext             ) [ 0000000000]
p_shl2                  (bitconcatenate   ) [ 0000000000]
p_shl2_cast             (zext             ) [ 0000000000]
r_V_10_0_1              (sub              ) [ 0000000000]
r_V_10_0_1_cast         (sext             ) [ 0000000000]
tmp_689_0_1_cast        (zext             ) [ 0000000000]
OP1_V_0_2_cast_cast     (zext             ) [ 0000000000]
r_V_s                   (add              ) [ 0000000000]
r_V_cast                (zext             ) [ 0000000000]
tmp1                    (mul              ) [ 0000000000]
tmp1_cast               (zext             ) [ 0000000000]
p_Val2_86_0_2           (add              ) [ 0001000100]
p_shl5                  (bitconcatenate   ) [ 0000000000]
p_shl5_cast             (zext             ) [ 0000000000]
p_shl6                  (bitconcatenate   ) [ 0000000000]
p_shl6_cast             (zext             ) [ 0000000000]
r_V_10_1_2              (sub              ) [ 0000000000]
r_V_10_1_2_cast         (sext             ) [ 0000000000]
tmp_689_1_2_cast_cas    (zext             ) [ 0000000000]
OP1_V_2_cast            (zext             ) [ 0000000000]
r_V_10_2                (mul              ) [ 0000000000]
tmp_689_2_cast_cast     (zext             ) [ 0000000000]
tmp4                    (add              ) [ 0000000000]
tmp4_cast               (zext             ) [ 0000000000]
tmp3                    (add              ) [ 0001000100]
src_kernel_win_0_va_15  (load             ) [ 0000000000]
src_kernel_win_0_va_17  (load             ) [ 0000000000]
empty                   (specregionend    ) [ 0000000000]
StgValue_215            (store            ) [ 0000000000]
StgValue_216            (store            ) [ 0000000000]
StgValue_217            (store            ) [ 0000000000]
StgValue_218            (store            ) [ 0000000000]
StgValue_219            (store            ) [ 0000000000]
StgValue_220            (br               ) [ 0011111111]
p_Val2_86_0_2_cast      (zext             ) [ 0000000000]
p_shl3                  (bitconcatenate   ) [ 0000000000]
p_shl3_cast             (zext             ) [ 0000000000]
p_shl4                  (bitconcatenate   ) [ 0000000000]
p_shl4_cast             (zext             ) [ 0000000000]
r_V_10_1                (sub              ) [ 0000000000]
r_V_10_1_cast           (sext             ) [ 0000000000]
tmp_689_1_cast          (zext             ) [ 0000000000]
tmp2                    (add              ) [ 0000000000]
tmp3_cast               (zext             ) [ 0000000000]
p_Val2_86_2             (add              ) [ 0000000000]
p_Val2_86_2_cast        (zext             ) [ 0000000000]
p_shl                   (bitconcatenate   ) [ 0000000000]
p_shl_cast              (zext             ) [ 0000000000]
p_shl7                  (bitconcatenate   ) [ 0000000000]
p_shl7_cast             (zext             ) [ 0000000000]
r_V_10_2_1              (sub              ) [ 0000000000]
r_V_10_2_1_cast         (sext             ) [ 0000000000]
tmp_689_2_1_cast_cas    (zext             ) [ 0000000000]
OP1_V_2_2_cast          (zext             ) [ 0000000000]
r_V_10_2_2              (mul              ) [ 0000000000]
tmp_689_2_2_cast_cas    (zext             ) [ 0000000000]
tmp5                    (add              ) [ 0000000000]
tmp5_cast               (zext             ) [ 0000000000]
p_Val2_1                (add              ) [ 0001000010]
p_Val2_2                (partselect       ) [ 0001000010]
tmp_48                  (bitselect        ) [ 0001000010]
tmp_35                  (partselect       ) [ 0001000010]
tmp_1_i_i               (zext             ) [ 0000000000]
tmp_49                  (bitselect        ) [ 0000000000]
p_Val2_3                (add              ) [ 0000000000]
tmp_50                  (bitselect        ) [ 0000000000]
not_Result_9_i_i        (xor              ) [ 0000000000]
carry                   (or               ) [ 0000000000]
Range1_all_zeros        (icmp             ) [ 0000000000]
brmerge_i_i_not_i_i     (and              ) [ 0000000000]
p_Val2_s                (select           ) [ 0000000000]
StgValue_258            (write            ) [ 0000000000]
StgValue_259            (br               ) [ 0000000000]
empty_90                (specregionend    ) [ 0000000000]
StgValue_261            (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str461"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str462"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str463"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str464"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str465"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str466"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str468"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str469"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str470"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str471"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str472"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str473"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_0_va_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_0_va_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_0_va_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_kernel_win_0_va_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="src_kernel_win_0_va_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="src_kernel_win_0_va_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="right_border_buf_0_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_border_buf_0_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="right_border_buf_0_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="right_border_buf_0_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="right_border_buf_0_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="right_border_buf_0_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_buf_0_val_3_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_buf_0_val_4_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_buf_0_val_5_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_52/5 tmp_47/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_258_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_258/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="k_buf_0_val_3_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="3" bw="11" slack="1"/>
<pin id="283" dir="0" index="4" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_154/5 StgValue_161/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="k_buf_0_val_4_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="3" bw="11" slack="1"/>
<pin id="279" dir="0" index="4" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_152/5 StgValue_159/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_buf_0_val_5_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="3" bw="11" slack="1"/>
<pin id="275" dir="0" index="4" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_150/5 StgValue_158/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="t_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="t_V_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="t_V_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="t_V_2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="t_V_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="exitcond389_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_601_not_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_601_not/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="0" index="3" bw="5" slack="0"/>
<pin id="343" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_645_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_645_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_10_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rev_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_cond_i424_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_11_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_assign_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_s/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_p2_i425_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="0" index="2" bw="11" slack="0"/>
<pin id="426" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_12_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_14_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_8_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_assign_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_15_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_assign_14_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_20_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_21_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_24_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_assign_14_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_2/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_25_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_27_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_29_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_p2_i425_i_cast_cast_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="0" index="2" bw="2" slack="0"/>
<pin id="510" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_cast_cast_2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="y_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="0" index="2" bw="2" slack="0"/>
<pin id="518" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="row_assign_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_s/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_38_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_39_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_5_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="0" index="2" bw="2" slack="0"/>
<pin id="548" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_13_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="0"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="row_assign_13_1_t_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_1_t/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_16_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_40_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_41_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="0"/>
<pin id="580" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_17_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="0" index="2" bw="2" slack="0"/>
<pin id="586" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_18_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="0" index="2" bw="2" slack="0"/>
<pin id="594" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="row_assign_13_2_t_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_2_t/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="t_V_4_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_4_cast/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="exitcond388_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="0" index="1" bw="11" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="j_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_42_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="11" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="0" index="3" bw="5" slack="0"/>
<pin id="625" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="ImagLoc_x_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="11" slack="0"/>
<pin id="639" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ImagLoc_x_cast_cast_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="0"/>
<pin id="644" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast_cast_s/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_43_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="12" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="rev1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_22_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_cond_i_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_44_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="12" slack="0"/>
<pin id="675" dir="0" index="2" bw="5" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_assign_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_p2_i_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="12" slack="0"/>
<pin id="689" dir="0" index="2" bw="12" slack="0"/>
<pin id="690" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_p2_i_i_cast34_cast_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast34_cast_s/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_23_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_assign_4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_4/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_assign_4_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_assign_4_cast/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sel_tmp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="12" slack="0"/>
<pin id="717" dir="0" index="2" bw="12" slack="0"/>
<pin id="718" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_26_not_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26_not/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sel_tmp7_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sel_tmp8_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="x_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="0" index="2" bw="13" slack="0"/>
<pin id="744" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_45_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="13" slack="0"/>
<pin id="750" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="brmerge_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_cond_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="col_assign_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="13" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_26_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="13" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="right_border_buf_0_6_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="4"/>
<pin id="774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="right_border_buf_0_7_load_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="4"/>
<pin id="777" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="right_border_buf_0_8_load_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="4"/>
<pin id="780" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="right_border_buf_0_9_load_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="4"/>
<pin id="783" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="right_border_buf_0_10_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="4"/>
<pin id="786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="right_border_buf_0_11_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="4"/>
<pin id="789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="col_assign_6_t_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="2"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_6_t/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_28_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="2" slack="0"/>
<pin id="801" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="col_buf_0_val_0_0_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="2"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="0" index="2" bw="8" slack="0"/>
<pin id="811" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_30_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="0" index="2" bw="8" slack="0"/>
<pin id="818" dir="0" index="3" bw="1" slack="0"/>
<pin id="819" dir="0" index="4" bw="2" slack="0"/>
<pin id="820" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="col_buf_0_val_1_0_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="2"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="0" index="2" bw="8" slack="0"/>
<pin id="830" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_31_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="0" index="2" bw="8" slack="0"/>
<pin id="837" dir="0" index="3" bw="1" slack="0"/>
<pin id="838" dir="0" index="4" bw="2" slack="0"/>
<pin id="839" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="col_buf_0_val_2_0_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="2"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="right_border_buf_0_12_load_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="4"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="right_border_buf_0_13_load_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="4"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="StgValue_162_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="4"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="StgValue_163_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="4"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="StgValue_164_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="4"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="StgValue_165_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="4"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="StgValue_166_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="4"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="StgValue_167_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="4"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_32_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="0" index="2" bw="8" slack="0"/>
<pin id="892" dir="0" index="3" bw="8" slack="0"/>
<pin id="893" dir="0" index="4" bw="2" slack="3"/>
<pin id="894" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="src_kernel_win_0_va_6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="3"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_33_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="0" index="2" bw="8" slack="0"/>
<pin id="910" dir="0" index="3" bw="8" slack="0"/>
<pin id="911" dir="0" index="4" bw="2" slack="3"/>
<pin id="912" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="src_kernel_win_0_va_7_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="3"/>
<pin id="919" dir="0" index="1" bw="8" slack="0"/>
<pin id="920" dir="0" index="2" bw="8" slack="0"/>
<pin id="921" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_34_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="8" slack="0"/>
<pin id="927" dir="0" index="2" bw="8" slack="0"/>
<pin id="928" dir="0" index="3" bw="8" slack="0"/>
<pin id="929" dir="0" index="4" bw="2" slack="3"/>
<pin id="930" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="src_kernel_win_0_va_8_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="3"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="0" index="2" bw="8" slack="0"/>
<pin id="939" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="src_kernel_win_0_va_11_load_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="4"/>
<pin id="944" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="OP1_V_1_1_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_1_cast/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="src_kernel_win_0_va_16_load_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="4"/>
<pin id="951" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="StgValue_179_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="4"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="src_kernel_win_0_va_9_load_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="5"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="src_kernel_win_0_va_10_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="5"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="963" class="1004" name="src_kernel_win_0_va_12_load_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="5"/>
<pin id="965" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="src_kernel_win_0_va_13_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="5"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/6 "/>
</bind>
</comp>

<comp id="969" class="1004" name="src_kernel_win_0_va_14_load_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="5"/>
<pin id="971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="OP1_V_0_cast_cast_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast_cast/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="p_shl1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="19" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_shl1_cast_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="19" slack="0"/>
<pin id="986" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_shl2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_shl2_cast_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="0"/>
<pin id="998" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="r_V_10_0_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="19" slack="0"/>
<pin id="1002" dir="0" index="1" bw="10" slack="0"/>
<pin id="1003" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_0_1/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="r_V_10_0_1_cast_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="20" slack="0"/>
<pin id="1008" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_689_0_1_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="20" slack="0"/>
<pin id="1012" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_689_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="OP1_V_0_2_cast_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_shl5_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="19" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="1"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="p_shl5_cast_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="19" slack="0"/>
<pin id="1026" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_shl6_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="10" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="1"/>
<pin id="1031" dir="0" index="2" bw="1" slack="0"/>
<pin id="1032" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_shl6_cast_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="0"/>
<pin id="1037" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="r_V_10_1_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="19" slack="0"/>
<pin id="1041" dir="0" index="1" bw="10" slack="0"/>
<pin id="1042" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1_2/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="r_V_10_1_2_cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="20" slack="0"/>
<pin id="1047" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_689_1_2_cast_cas_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="20" slack="0"/>
<pin id="1051" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_689_1_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="OP1_V_2_cast_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp4_cast_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="21" slack="0"/>
<pin id="1059" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="21" slack="0"/>
<pin id="1062" dir="0" index="1" bw="24" slack="0"/>
<pin id="1063" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="src_kernel_win_0_va_15_load_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="5"/>
<pin id="1068" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="src_kernel_win_0_va_17_load_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="5"/>
<pin id="1071" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="StgValue_215_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="5"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="StgValue_216_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="0" index="1" bw="8" slack="5"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="StgValue_217_store_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="1"/>
<pin id="1083" dir="0" index="1" bw="8" slack="5"/>
<pin id="1084" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="StgValue_218_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="8" slack="5"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="StgValue_219_store_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="1"/>
<pin id="1092" dir="0" index="1" bw="8" slack="5"/>
<pin id="1093" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_219/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="p_Val2_86_0_2_cast_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="25" slack="1"/>
<pin id="1096" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_86_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="p_shl3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="19" slack="0"/>
<pin id="1099" dir="0" index="1" bw="8" slack="1"/>
<pin id="1100" dir="0" index="2" bw="1" slack="0"/>
<pin id="1101" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="p_shl3_cast_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="19" slack="0"/>
<pin id="1106" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_shl4_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="10" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="1"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/7 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_shl4_cast_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="0"/>
<pin id="1117" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/7 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="r_V_10_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="19" slack="0"/>
<pin id="1121" dir="0" index="1" bw="10" slack="0"/>
<pin id="1122" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1/7 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="r_V_10_1_cast_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="20" slack="0"/>
<pin id="1127" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_1_cast/7 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp_689_1_cast_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="20" slack="0"/>
<pin id="1131" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_689_1_cast/7 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp2_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="25" slack="0"/>
<pin id="1135" dir="0" index="1" bw="24" slack="0"/>
<pin id="1136" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp3_cast_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="25" slack="1"/>
<pin id="1141" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_Val2_86_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="25" slack="0"/>
<pin id="1144" dir="0" index="1" bw="26" slack="0"/>
<pin id="1145" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_86_2/7 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="p_Val2_86_2_cast_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="26" slack="0"/>
<pin id="1150" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_86_2_cast/7 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="p_shl_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="19" slack="0"/>
<pin id="1154" dir="0" index="1" bw="8" slack="1"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="p_shl_cast_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="19" slack="0"/>
<pin id="1161" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="p_shl7_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="10" slack="0"/>
<pin id="1165" dir="0" index="1" bw="8" slack="1"/>
<pin id="1166" dir="0" index="2" bw="1" slack="0"/>
<pin id="1167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/7 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="p_shl7_cast_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="10" slack="0"/>
<pin id="1172" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/7 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="r_V_10_2_1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="19" slack="0"/>
<pin id="1176" dir="0" index="1" bw="10" slack="0"/>
<pin id="1177" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2_1/7 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="r_V_10_2_1_cast_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="20" slack="0"/>
<pin id="1182" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_689_2_1_cast_cas_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="20" slack="0"/>
<pin id="1186" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_689_2_1_cast_cas/7 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="OP1_V_2_2_cast_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="2"/>
<pin id="1190" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_cast/7 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp5_cast_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="25" slack="0"/>
<pin id="1193" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_Val2_1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="25" slack="0"/>
<pin id="1196" dir="0" index="1" bw="26" slack="0"/>
<pin id="1197" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="p_Val2_2_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="0"/>
<pin id="1202" dir="0" index="1" bw="27" slack="0"/>
<pin id="1203" dir="0" index="2" bw="5" slack="0"/>
<pin id="1204" dir="0" index="3" bw="6" slack="0"/>
<pin id="1205" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_48_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="0"/>
<pin id="1212" dir="0" index="1" bw="27" slack="0"/>
<pin id="1213" dir="0" index="2" bw="5" slack="0"/>
<pin id="1214" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_35_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="0"/>
<pin id="1220" dir="0" index="1" bw="27" slack="0"/>
<pin id="1221" dir="0" index="2" bw="6" slack="0"/>
<pin id="1222" dir="0" index="3" bw="6" slack="0"/>
<pin id="1223" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="tmp_1_i_i_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i/8 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_49_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="27" slack="1"/>
<pin id="1234" dir="0" index="2" bw="6" slack="0"/>
<pin id="1235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/8 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="p_Val2_3_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="1"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_50_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="8" slack="0"/>
<pin id="1246" dir="0" index="2" bw="4" slack="0"/>
<pin id="1247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="not_Result_9_i_i_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_9_i_i/8 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="carry_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="Range1_all_zeros_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="5" slack="1"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/8 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="brmerge_i_i_not_i_i_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="1" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not_i_i/8 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="p_Val2_s_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="0"/>
<pin id="1277" dir="0" index="2" bw="1" slack="0"/>
<pin id="1278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="1283" class="1007" name="r_V_10_1_1_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="0"/>
<pin id="1285" dir="0" index="1" bw="21" slack="0"/>
<pin id="1286" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_1/5 "/>
</bind>
</comp>

<comp id="1289" class="1007" name="grp_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="0"/>
<pin id="1291" dir="0" index="1" bw="8" slack="0"/>
<pin id="1292" dir="0" index="2" bw="19" slack="0"/>
<pin id="1293" dir="0" index="3" bw="24" slack="0"/>
<pin id="1294" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="r_V_s/6 r_V_cast/6 tmp1/6 tmp1_cast/6 p_Val2_86_0_2/6 "/>
</bind>
</comp>

<comp id="1299" class="1007" name="grp_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="0"/>
<pin id="1301" dir="0" index="1" bw="19" slack="0"/>
<pin id="1302" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1303" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10_2/6 tmp_689_2_cast_cast/6 tmp4/6 "/>
</bind>
</comp>

<comp id="1307" class="1007" name="grp_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="0"/>
<pin id="1309" dir="0" index="1" bw="19" slack="0"/>
<pin id="1310" dir="0" index="2" bw="24" slack="0"/>
<pin id="1311" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10_2_2/7 tmp_689_2_2_cast_cas/7 tmp5/7 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="src_kernel_win_0_va_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="5"/>
<pin id="1318" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1323" class="1005" name="src_kernel_win_0_va_1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="8" slack="5"/>
<pin id="1325" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="src_kernel_win_0_va_2_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="4"/>
<pin id="1331" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="src_kernel_win_0_va_3_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="5"/>
<pin id="1338" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="src_kernel_win_0_va_4_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="5"/>
<pin id="1344" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="src_kernel_win_0_va_5_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="5"/>
<pin id="1351" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="right_border_buf_0_s_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="4"/>
<pin id="1357" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1362" class="1005" name="right_border_buf_0_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="4"/>
<pin id="1364" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="right_border_buf_0_2_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="8" slack="4"/>
<pin id="1370" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="right_border_buf_0_3_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="4"/>
<pin id="1376" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="right_border_buf_0_4_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="4"/>
<pin id="1383" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="right_border_buf_0_5_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="8" slack="4"/>
<pin id="1389" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="exitcond389_i_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i "/>
</bind>
</comp>

<comp id="1397" class="1005" name="i_V_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="10" slack="0"/>
<pin id="1399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_s_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_601_not_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="1"/>
<pin id="1408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_601_not "/>
</bind>
</comp>

<comp id="1411" class="1005" name="icmp_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1416" class="1005" name="tmp_2_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="tmp_645_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="1"/>
<pin id="1422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_645_1 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="tmp_3_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="3"/>
<pin id="1426" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="row_assign_s_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="2" slack="3"/>
<pin id="1433" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_s "/>
</bind>
</comp>

<comp id="1436" class="1005" name="row_assign_13_1_t_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="2" slack="3"/>
<pin id="1438" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_1_t "/>
</bind>
</comp>

<comp id="1441" class="1005" name="row_assign_13_2_t_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="2" slack="3"/>
<pin id="1443" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_2_t "/>
</bind>
</comp>

<comp id="1446" class="1005" name="exitcond388_i_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i "/>
</bind>
</comp>

<comp id="1450" class="1005" name="j_V_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="11" slack="0"/>
<pin id="1452" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1455" class="1005" name="or_cond_i_i_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="2"/>
<pin id="1457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1459" class="1005" name="x_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="13" slack="1"/>
<pin id="1461" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_45_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="2" slack="2"/>
<pin id="1466" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="brmerge_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="1"/>
<pin id="1471" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1476" class="1005" name="or_cond_i_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="2"/>
<pin id="1478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1480" class="1005" name="k_buf_0_val_3_addr_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="11" slack="1"/>
<pin id="1482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="k_buf_0_val_4_addr_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="11" slack="1"/>
<pin id="1488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1492" class="1005" name="k_buf_0_val_5_addr_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="11" slack="1"/>
<pin id="1494" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1498" class="1005" name="src_kernel_win_0_va_6_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="1"/>
<pin id="1500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="src_kernel_win_0_va_7_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="8" slack="1"/>
<pin id="1506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="src_kernel_win_0_va_8_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="8" slack="1"/>
<pin id="1512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="r_V_10_1_1_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="21" slack="1"/>
<pin id="1518" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10_1_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="src_kernel_win_0_va_16_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="1"/>
<pin id="1523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="src_kernel_win_0_va_9_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="1"/>
<pin id="1528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="src_kernel_win_0_va_12_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="8" slack="1"/>
<pin id="1534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_12 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="p_Val2_86_0_2_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="25" slack="1"/>
<pin id="1540" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_86_0_2 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tmp3_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="25" slack="1"/>
<pin id="1545" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="p_Val2_1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="27" slack="1"/>
<pin id="1550" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="p_Val2_2_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="8" slack="1"/>
<pin id="1555" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_48_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_35_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="5" slack="1"/>
<pin id="1565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="130" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="166" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="112" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="112" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="112" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="228" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="281"><net_src comp="228" pin="2"/><net_sink comp="258" pin=4"/></net>

<net id="285"><net_src comp="228" pin="2"/><net_sink comp="247" pin=4"/></net>

<net id="286"><net_src comp="258" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="287"><net_src comp="247" pin="2"/><net_sink comp="258" pin=4"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="94" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="292" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="292" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="292" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="292" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="292" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="292" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="4" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="292" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="292" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="292" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="72" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="310" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="74" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="372" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="76" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="372" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="372" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="310" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="408" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="372" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="422" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="422" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="80" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="84" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="434" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="292" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="310" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="74" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="454" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="292" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="88" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="310" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="74" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="480" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="292" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="438" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="430" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="444" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="402" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="378" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="506" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="450" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="476" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="454" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="468" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="534" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="540" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="460" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="544" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="528" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="92" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="450" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="502" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="480" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="494" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="572" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="486" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="582" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="566" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="90" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="303" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="303" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="96" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="303" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="82" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="98" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="303" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="4" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="76" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="48" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="100" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="604" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="102" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="636" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="104" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="78" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="636" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="654" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="102" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="636" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="104" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="108" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="604" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="672" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="636" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="686" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="110" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="686" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="666" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="642" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="710" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="660" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="78" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="646" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="698" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="694" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="714" pin="3"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="660" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="630" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="794"><net_src comp="90" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="126" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="775" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="778" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="128" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="806"><net_src comp="790" pin="2"/><net_sink comp="795" pin=4"/></net>

<net id="812"><net_src comp="247" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="795" pin="5"/><net_sink comp="807" pin=2"/></net>

<net id="821"><net_src comp="126" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="784" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="787" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="824"><net_src comp="128" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="825"><net_src comp="790" pin="2"/><net_sink comp="814" pin=4"/></net>

<net id="831"><net_src comp="258" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="832"><net_src comp="814" pin="5"/><net_sink comp="826" pin=2"/></net>

<net id="840"><net_src comp="126" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="772" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="781" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="843"><net_src comp="128" pin="0"/><net_sink comp="833" pin=3"/></net>

<net id="844"><net_src comp="790" pin="2"/><net_sink comp="833" pin=4"/></net>

<net id="850"><net_src comp="269" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="851"><net_src comp="833" pin="5"/><net_sink comp="845" pin=2"/></net>

<net id="862"><net_src comp="845" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="855" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="826" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="772" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="852" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="807" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="895"><net_src comp="126" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="807" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="826" pin="3"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="845" pin="3"/><net_sink comp="888" pin=3"/></net>

<net id="904"><net_src comp="888" pin="5"/><net_sink comp="899" pin=1"/></net>

<net id="905"><net_src comp="807" pin="3"/><net_sink comp="899" pin=2"/></net>

<net id="913"><net_src comp="126" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="807" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="826" pin="3"/><net_sink comp="906" pin=2"/></net>

<net id="916"><net_src comp="845" pin="3"/><net_sink comp="906" pin=3"/></net>

<net id="922"><net_src comp="906" pin="5"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="826" pin="3"/><net_sink comp="917" pin=2"/></net>

<net id="931"><net_src comp="126" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="807" pin="3"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="826" pin="3"/><net_sink comp="924" pin=2"/></net>

<net id="934"><net_src comp="845" pin="3"/><net_sink comp="924" pin=3"/></net>

<net id="940"><net_src comp="924" pin="5"/><net_sink comp="935" pin=1"/></net>

<net id="941"><net_src comp="845" pin="3"/><net_sink comp="935" pin=2"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="956"><net_src comp="917" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="134" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="966" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="94" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="136" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="966" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="138" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="999"><net_src comp="988" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="984" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1022"><net_src comp="134" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="94" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1027"><net_src comp="1017" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="136" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="138" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1038"><net_src comp="1028" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1024" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="960" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1064"><net_src comp="1057" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1049" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1089"><net_src comp="1066" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1102"><net_src comp="134" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="94" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1107"><net_src comp="1097" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1113"><net_src comp="136" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="138" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1118"><net_src comp="1108" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="1104" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="1125" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1137"><net_src comp="1094" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1129" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1133" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="1142" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1157"><net_src comp="134" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="94" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1162"><net_src comp="1152" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1168"><net_src comp="136" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="138" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1173"><net_src comp="1163" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1178"><net_src comp="1159" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1170" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1183"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1148" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1206"><net_src comp="142" pin="0"/><net_sink comp="1200" pin=0"/></net>

<net id="1207"><net_src comp="1194" pin="2"/><net_sink comp="1200" pin=1"/></net>

<net id="1208"><net_src comp="144" pin="0"/><net_sink comp="1200" pin=2"/></net>

<net id="1209"><net_src comp="146" pin="0"/><net_sink comp="1200" pin=3"/></net>

<net id="1215"><net_src comp="148" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="1194" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="150" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1224"><net_src comp="152" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1225"><net_src comp="1194" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1226"><net_src comp="154" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1227"><net_src comp="156" pin="0"/><net_sink comp="1218" pin=3"/></net>

<net id="1236"><net_src comp="148" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="146" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1242"><net_src comp="1228" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1248"><net_src comp="158" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="160" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="1231" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="78" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1243" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="162" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1272"><net_src comp="1263" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="1257" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="1238" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="164" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1282"><net_src comp="1274" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="1287"><net_src comp="945" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="132" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1295"><net_src comp="972" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="1014" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1297"><net_src comp="140" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1298"><net_src comp="1010" pin="1"/><net_sink comp="1289" pin=3"/></net>

<net id="1304"><net_src comp="1053" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="140" pin="0"/><net_sink comp="1299" pin=1"/></net>

<net id="1306"><net_src comp="1299" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1312"><net_src comp="1188" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="140" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="1184" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1315"><net_src comp="1307" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1319"><net_src comp="168" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1326"><net_src comp="172" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1332"><net_src comp="176" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1335"><net_src comp="1329" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1339"><net_src comp="180" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1345"><net_src comp="184" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1348"><net_src comp="1342" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1352"><net_src comp="188" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1358"><net_src comp="192" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1361"><net_src comp="1355" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1365"><net_src comp="196" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1371"><net_src comp="200" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1377"><net_src comp="204" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1380"><net_src comp="1374" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1384"><net_src comp="208" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1390"><net_src comp="212" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1396"><net_src comp="314" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="320" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1405"><net_src comp="326" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="332" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1414"><net_src comp="348" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1419"><net_src comp="354" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="360" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1427"><net_src comp="366" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1434"><net_src comp="522" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="888" pin=4"/></net>

<net id="1439"><net_src comp="560" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="906" pin=4"/></net>

<net id="1444"><net_src comp="598" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="924" pin=4"/></net>

<net id="1449"><net_src comp="608" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1453"><net_src comp="614" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1458"><net_src comp="666" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1462"><net_src comp="740" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1467"><net_src comp="748" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1472"><net_src comp="752" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1475"><net_src comp="1469" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1479"><net_src comp="757" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1483"><net_src comp="241" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="247" pin=3"/></net>

<net id="1489"><net_src comp="252" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="1495"><net_src comp="263" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="1501"><net_src comp="899" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1507"><net_src comp="917" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1513"><net_src comp="935" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1519"><net_src comp="1283" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1524"><net_src comp="949" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1529"><net_src comp="957" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1535"><net_src comp="963" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1541"><net_src comp="1289" pin="4"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1546"><net_src comp="1060" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1551"><net_src comp="1194" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1556"><net_src comp="1200" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1561"><net_src comp="1210" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1566"><net_src comp="1218" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1263" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D.1 : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond389_i : 1
		i_V : 1
		StgValue_35 : 2
		tmp_s : 1
		tmp_601_not : 1
		tmp_7 : 1
		icmp : 2
		tmp_2 : 1
		tmp_645_1 : 1
		tmp_3 : 1
		tmp_4 : 2
		tmp_9 : 3
		tmp_10 : 3
		rev : 4
		tmp_6 : 3
		or_cond_i424_i : 4
		tmp_11 : 3
		p_assign_s : 2
		p_p2_i425_i : 4
		tmp_12 : 5
		tmp_14 : 5
		tmp_8 : 5
		p_assign_1 : 6
		tmp_15 : 1
		p_assign_14_1 : 2
		tmp_20 : 3
		tmp_21 : 3
		tmp_24 : 1
		p_assign_14_2 : 2
		tmp_25 : 3
		tmp_27 : 3
		tmp_29 : 1
		p_p2_i425_i_cast_cast_2 : 7
		y_2 : 8
		row_assign_s : 9
		tmp_1 : 2
		tmp_38 : 2
		tmp_39 : 3
		tmp_5 : 4
		tmp_13 : 5
		row_assign_13_1_t : 6
		tmp_16 : 2
		tmp_40 : 2
		tmp_41 : 3
		tmp_17 : 4
		tmp_18 : 5
		row_assign_13_2_t : 6
	State 3
		t_V_4_cast : 1
		exitcond388_i : 1
		j_V : 1
		tmp_42 : 1
		icmp1 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast_cast_s : 3
		tmp_43 : 3
		rev1 : 4
		tmp_22 : 3
		or_cond_i_i : 4
		tmp_44 : 3
		p_assign_3 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast34_cast_s : 5
		tmp_23 : 5
		p_assign_4 : 5
		p_assign_4_cast : 6
		sel_tmp : 7
		tmp_26_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 8
		tmp_45 : 9
		brmerge : 4
		StgValue_110 : 4
		or_cond_i : 3
		StgValue_118 : 3
	State 4
		tmp_26 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_158 : 1
		StgValue_159 : 1
		StgValue_162 : 2
		StgValue_163 : 1
		StgValue_164 : 2
		StgValue_165 : 1
		StgValue_166 : 1
		StgValue_167 : 2
		tmp_32 : 2
		src_kernel_win_0_va_6 : 3
		tmp_33 : 2
		src_kernel_win_0_va_7 : 3
		tmp_34 : 2
		src_kernel_win_0_va_8 : 3
		OP1_V_1_1_cast : 1
		r_V_10_1_1 : 2
		StgValue_179 : 4
	State 6
		OP1_V_0_cast_cast : 1
		p_shl1 : 1
		p_shl1_cast : 2
		p_shl2 : 1
		p_shl2_cast : 2
		r_V_10_0_1 : 3
		r_V_10_0_1_cast : 4
		tmp_689_0_1_cast : 5
		r_V_s : 2
		r_V_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		p_Val2_86_0_2 : 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		r_V_10_1_2 : 2
		r_V_10_1_2_cast : 3
		tmp_689_1_2_cast_cas : 4
		OP1_V_2_cast : 1
		r_V_10_2 : 2
		tmp_689_2_cast_cast : 3
		tmp4 : 4
		tmp4_cast : 5
		tmp3 : 6
		StgValue_215 : 1
		StgValue_218 : 1
	State 7
		p_shl3_cast : 1
		p_shl4_cast : 1
		r_V_10_1 : 2
		r_V_10_1_cast : 3
		tmp_689_1_cast : 4
		tmp2 : 5
		p_Val2_86_2 : 6
		p_Val2_86_2_cast : 7
		p_shl_cast : 1
		p_shl7_cast : 1
		r_V_10_2_1 : 2
		r_V_10_2_1_cast : 3
		tmp_689_2_1_cast_cas : 4
		r_V_10_2_2 : 1
		tmp_689_2_2_cast_cas : 2
		tmp5 : 5
		tmp5_cast : 6
		p_Val2_1 : 8
		p_Val2_2 : 9
		tmp_48 : 9
		tmp_35 : 9
	State 8
		p_Val2_3 : 1
		tmp_50 : 2
		not_Result_9_i_i : 1
		carry : 3
		brmerge_i_i_not_i_i : 3
		p_Val2_s : 3
		StgValue_258 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           i_V_fu_320           |    0    |    0    |    17   |
|          |          tmp_4_fu_372          |    0    |    0    |    17   |
|          |      p_assign_14_1_fu_454      |    0    |    0    |    17   |
|          |      p_assign_14_2_fu_480      |    0    |    0    |    17   |
|          |          tmp_16_fu_566         |    0    |    0    |    10   |
|    add   |           j_V_fu_614           |    0    |    0    |    18   |
|          |        ImagLoc_x_fu_636        |    0    |    0    |    18   |
|          |          tmp3_fu_1060          |    0    |    0    |    31   |
|          |          tmp2_fu_1133          |    0    |    0    |    26   |
|          |       p_Val2_86_2_fu_1142      |    0    |    0    |    26   |
|          |        p_Val2_1_fu_1194        |    0    |    0    |    33   |
|          |        p_Val2_3_fu_1238        |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |      exitcond389_i_fu_314      |    0    |    0    |    13   |
|          |          tmp_s_fu_326          |    0    |    0    |    13   |
|          |       tmp_601_not_fu_332       |    0    |    0    |    13   |
|          |           icmp_fu_348          |    0    |    0    |    13   |
|          |          tmp_2_fu_354          |    0    |    0    |    13   |
|          |        tmp_645_1_fu_360        |    0    |    0    |    13   |
|   icmp   |          tmp_3_fu_366          |    0    |    0    |    13   |
|          |          tmp_6_fu_396          |    0    |    0    |    13   |
|          |          tmp_8_fu_438          |    0    |    0    |    13   |
|          |      exitcond388_i_fu_608      |    0    |    0    |    13   |
|          |          icmp1_fu_630          |    0    |    0    |    13   |
|          |          tmp_22_fu_660         |    0    |    0    |    13   |
|          |          tmp_23_fu_698         |    0    |    0    |    13   |
|          |    Range1_all_zeros_fu_1263    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |        p_assign_s_fu_416       |    0    |    0    |    17   |
|          |        p_assign_1_fu_444       |    0    |    0    |    10   |
|          |          tmp_38_fu_534         |    0    |    0    |    10   |
|          |        p_assign_3_fu_680       |    0    |    0    |    18   |
|    sub   |        p_assign_4_fu_704       |    0    |    0    |    19   |
|          |       r_V_10_0_1_fu_1000       |    0    |    0    |    26   |
|          |       r_V_10_1_2_fu_1039       |    0    |    0    |    26   |
|          |        r_V_10_1_fu_1119        |    0    |    0    |    26   |
|          |       r_V_10_2_1_fu_1174       |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|          |       p_p2_i425_i_fu_422       |    0    |    0    |    11   |
|          | p_p2_i425_i_cast_cast_2_fu_506 |    0    |    0    |    2    |
|          |           y_2_fu_514           |    0    |    0    |    2    |
|          |          tmp_5_fu_544          |    0    |    0    |    2    |
|          |          tmp_13_fu_552         |    0    |    0    |    2    |
|          |          tmp_17_fu_582         |    0    |    0    |    2    |
|          |          tmp_18_fu_590         |    0    |    0    |    2    |
|          |         p_p2_i_i_fu_686        |    0    |    0    |    12   |
|  select  |         sel_tmp_fu_714         |    0    |    0    |    12   |
|          |            x_fu_740            |    0    |    0    |    13   |
|          |    col_buf_0_val_0_0_fu_807    |    0    |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_826    |    0    |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_845    |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_6_fu_899  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_7_fu_917  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_8_fu_935  |    0    |    0    |    8    |
|          |        p_Val2_s_fu_1274        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_28_fu_795         |    0    |    0    |    15   |
|          |          tmp_30_fu_814         |    0    |    0    |    15   |
|    mux   |          tmp_31_fu_833         |    0    |    0    |    15   |
|          |          tmp_32_fu_888         |    0    |    0    |    15   |
|          |          tmp_33_fu_906         |    0    |    0    |    15   |
|          |          tmp_34_fu_924         |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |           rev_fu_390           |    0    |    0    |    8    |
|          |       row_assign_s_fu_522      |    0    |    0    |    8    |
|          |          tmp_1_fu_528          |    0    |    0    |    8    |
|          |    row_assign_13_1_t_fu_560    |    0    |    0    |    8    |
|    xor   |          tmp_40_fu_572         |    0    |    0    |    8    |
|          |    row_assign_13_2_t_fu_598    |    0    |    0    |    8    |
|          |           rev1_fu_654          |    0    |    0    |    8    |
|          |        tmp_26_not_fu_722       |    0    |    0    |    8    |
|          |      col_assign_6_t_fu_790     |    0    |    0    |    8    |
|          |    not_Result_9_i_i_fu_1251    |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |      or_cond_i424_i_fu_402     |    0    |    0    |    8    |
|          |       or_cond_i_i_fu_666       |    0    |    0    |    8    |
|    and   |         sel_tmp8_fu_734        |    0    |    0    |    8    |
|          |        or_cond_i_fu_757        |    0    |    0    |    8    |
|          |   brmerge_i_i_not_i_i_fu_1268  |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |         sel_tmp7_fu_728        |    0    |    0    |    8    |
|    or    |         brmerge_fu_752         |    0    |    0    |    8    |
|          |          carry_fu_1257         |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_1299          |    1    |    0    |    0    |
|          |           grp_fu_1307          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    mul   |       r_V_10_1_1_fu_1283       |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_1289          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   read   |         grp_read_fu_228        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    StgValue_258_write_fu_234   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         t_V_cast_fu_310        |    0    |    0    |    0    |
|          |        t_V_4_cast_fu_604       |    0    |    0    |    0    |
|          |     p_assign_4_cast_fu_710     |    0    |    0    |    0    |
|          |          tmp_26_fu_765         |    0    |    0    |    0    |
|          |      OP1_V_1_1_cast_fu_945     |    0    |    0    |    0    |
|          |    OP1_V_0_cast_cast_fu_972    |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_984       |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_996       |    0    |    0    |    0    |
|          |    tmp_689_0_1_cast_fu_1010    |    0    |    0    |    0    |
|          |   OP1_V_0_2_cast_cast_fu_1014  |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_1024      |    0    |    0    |    0    |
|          |       p_shl6_cast_fu_1035      |    0    |    0    |    0    |
|          |  tmp_689_1_2_cast_cas_fu_1049  |    0    |    0    |    0    |
|   zext   |      OP1_V_2_cast_fu_1053      |    0    |    0    |    0    |
|          |        tmp4_cast_fu_1057       |    0    |    0    |    0    |
|          |   p_Val2_86_0_2_cast_fu_1094   |    0    |    0    |    0    |
|          |       p_shl3_cast_fu_1104      |    0    |    0    |    0    |
|          |       p_shl4_cast_fu_1115      |    0    |    0    |    0    |
|          |     tmp_689_1_cast_fu_1129     |    0    |    0    |    0    |
|          |        tmp3_cast_fu_1139       |    0    |    0    |    0    |
|          |    p_Val2_86_2_cast_fu_1148    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_1159       |    0    |    0    |    0    |
|          |       p_shl7_cast_fu_1170      |    0    |    0    |    0    |
|          |  tmp_689_2_1_cast_cas_fu_1184  |    0    |    0    |    0    |
|          |     OP1_V_2_2_cast_fu_1188     |    0    |    0    |    0    |
|          |        tmp5_cast_fu_1191       |    0    |    0    |    0    |
|          |        tmp_1_i_i_fu_1228       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_7_fu_338          |    0    |    0    |    0    |
|partselect|          tmp_42_fu_620         |    0    |    0    |    0    |
|          |        p_Val2_2_fu_1200        |    0    |    0    |    0    |
|          |         tmp_35_fu_1218         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_9_fu_378          |    0    |    0    |    0    |
|          |          tmp_12_fu_430         |    0    |    0    |    0    |
|          |          tmp_14_fu_434         |    0    |    0    |    0    |
|          |          tmp_15_fu_450         |    0    |    0    |    0    |
|   trunc  |          tmp_24_fu_476         |    0    |    0    |    0    |
|          |          tmp_29_fu_502         |    0    |    0    |    0    |
|          |          tmp_39_fu_540         |    0    |    0    |    0    |
|          |          tmp_41_fu_578         |    0    |    0    |    0    |
|          |          tmp_45_fu_748         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_10_fu_382         |    0    |    0    |    0    |
|          |          tmp_11_fu_408         |    0    |    0    |    0    |
|          |          tmp_20_fu_460         |    0    |    0    |    0    |
|          |          tmp_21_fu_468         |    0    |    0    |    0    |
|          |          tmp_25_fu_486         |    0    |    0    |    0    |
| bitselect|          tmp_27_fu_494         |    0    |    0    |    0    |
|          |          tmp_43_fu_646         |    0    |    0    |    0    |
|          |          tmp_44_fu_672         |    0    |    0    |    0    |
|          |         tmp_48_fu_1210         |    0    |    0    |    0    |
|          |         tmp_49_fu_1231         |    0    |    0    |    0    |
|          |         tmp_50_fu_1243         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  ImagLoc_x_cast_cast_s_fu_642  |    0    |    0    |    0    |
|          |  p_p2_i_i_cast34_cast_s_fu_694 |    0    |    0    |    0    |
|          |     col_assign_cast_fu_762     |    0    |    0    |    0    |
|   sext   |     r_V_10_0_1_cast_fu_1006    |    0    |    0    |    0    |
|          |     r_V_10_1_2_cast_fu_1045    |    0    |    0    |    0    |
|          |      r_V_10_1_cast_fu_1125     |    0    |    0    |    0    |
|          |     r_V_10_2_1_cast_fu_1180    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl1_fu_976         |    0    |    0    |    0    |
|          |          p_shl2_fu_988         |    0    |    0    |    0    |
|          |         p_shl5_fu_1017         |    0    |    0    |    0    |
|bitconcatenate|         p_shl6_fu_1028         |    0    |    0    |    0    |
|          |         p_shl3_fu_1097         |    0    |    0    |    0    |
|          |         p_shl4_fu_1108         |    0    |    0    |    0    |
|          |          p_shl_fu_1152         |    0    |    0    |    0    |
|          |         p_shl7_fu_1163         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |    0    |   953   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1469       |    1   |
|     exitcond388_i_reg_1446    |    1   |
|     exitcond389_i_reg_1393    |    1   |
|          i_V_reg_1397         |   10   |
|         icmp_reg_1411         |    1   |
|          j_V_reg_1450         |   11   |
|  k_buf_0_val_3_addr_reg_1480  |   11   |
|  k_buf_0_val_4_addr_reg_1486  |   11   |
|  k_buf_0_val_5_addr_reg_1492  |   11   |
|      or_cond_i_i_reg_1455     |    1   |
|       or_cond_i_reg_1476      |    1   |
|       p_Val2_1_reg_1548       |   27   |
|       p_Val2_2_reg_1553       |    8   |
|     p_Val2_86_0_2_reg_1538    |   25   |
|      r_V_10_1_1_reg_1516      |   21   |
| right_border_buf_0_1_reg_1362 |    8   |
| right_border_buf_0_2_reg_1368 |    8   |
| right_border_buf_0_3_reg_1374 |    8   |
| right_border_buf_0_4_reg_1381 |    8   |
| right_border_buf_0_5_reg_1387 |    8   |
| right_border_buf_0_s_reg_1355 |    8   |
|   row_assign_13_1_t_reg_1436  |    2   |
|   row_assign_13_2_t_reg_1441  |    2   |
|     row_assign_s_reg_1431     |    2   |
|src_kernel_win_0_va_12_reg_1532|    8   |
|src_kernel_win_0_va_16_reg_1521|    8   |
| src_kernel_win_0_va_1_reg_1323|    8   |
| src_kernel_win_0_va_2_reg_1329|    8   |
| src_kernel_win_0_va_3_reg_1336|    8   |
| src_kernel_win_0_va_4_reg_1342|    8   |
| src_kernel_win_0_va_5_reg_1349|    8   |
| src_kernel_win_0_va_6_reg_1498|    8   |
| src_kernel_win_0_va_7_reg_1504|    8   |
| src_kernel_win_0_va_8_reg_1510|    8   |
| src_kernel_win_0_va_9_reg_1526|    8   |
|  src_kernel_win_0_va_reg_1316 |    8   |
|         t_V_2_reg_299         |   11   |
|          t_V_reg_288          |   10   |
|         tmp3_reg_1543         |   25   |
|         tmp_2_reg_1416        |    1   |
|        tmp_35_reg_1563        |    5   |
|         tmp_3_reg_1424        |    1   |
|        tmp_45_reg_1464        |    2   |
|        tmp_48_reg_1558        |    1   |
|      tmp_601_not_reg_1406     |    1   |
|       tmp_645_1_reg_1420      |    1   |
|         tmp_s_reg_1402        |    1   |
|           x_reg_1459          |   13   |
+-------------------------------+--------+
|             Total             |   363  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_247 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_258 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_258 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_269 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_269 |  p4  |   2  |   8  |   16   ||    9    |
|    grp_fu_1299    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   114  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   953  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   10   |   363  |  1007  |
+-----------+--------+--------+--------+--------+--------+
