$date
	Wed Nov 25 03:55:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd_tb $end
$var wire 4 ! tb_sum [3:0] $end
$var wire 1 " tb_cout $end
$var wire 3 # tb_F [2:0] $end
$var reg 1 $ clk $end
$var reg 4 % tb_A [3:0] $end
$var reg 4 & tb_B [3:0] $end
$var reg 8 ' tb_E [7:0] $end
$var reg 1 ( tb_cin $end
$scope module bcd_ins $end
$var wire 4 ) A [3:0] $end
$var wire 4 * B [3:0] $end
$var wire 8 + E [7:0] $end
$var wire 1 ( cin $end
$var wire 1 $ clock $end
$var wire 4 , sum [3:0] $end
$var wire 1 - cout3 $end
$var wire 1 . cout2 $end
$var wire 1 / cout1 $end
$var wire 1 0 cout0 $end
$var wire 1 " cout $end
$var wire 4 1 SUM [3:0] $end
$var wire 3 2 F [2:0] $end
$scope module ins1 $end
$var wire 1 $ clock $end
$var wire 1 ( in1 $end
$var wire 1 3 in2 $end
$var wire 1 4 in3 $end
$var wire 1 5 in4 $end
$var wire 1 6 in5 $end
$var wire 1 7 out $end
$var wire 1 8 d $end
$var reg 33 9 mem [32:0] $end
$var reg 1 : q $end
$var reg 1 ; qbar $end
$upscope $end
$scope module ins10 $end
$var wire 1 $ clock $end
$var wire 1 < in1 $end
$var wire 1 = in2 $end
$var wire 1 > in3 $end
$var wire 1 ? in4 $end
$var wire 1 @ out $end
$var wire 1 - in5 $end
$var wire 1 A d $end
$var reg 33 B mem [32:0] $end
$var reg 1 C q $end
$var reg 1 D qbar $end
$upscope $end
$scope module ins11 $end
$var wire 1 $ clock $end
$var wire 1 E in1 $end
$var wire 1 F in2 $end
$var wire 1 G in3 $end
$var wire 1 H in4 $end
$var wire 1 I out $end
$var wire 1 - in5 $end
$var wire 1 J d $end
$var reg 33 K mem [32:0] $end
$var reg 1 L q $end
$var reg 1 M qbar $end
$upscope $end
$scope module ins12 $end
$var wire 1 $ clock $end
$var wire 1 N in1 $end
$var wire 1 O in2 $end
$var wire 1 P in3 $end
$var wire 1 Q in4 $end
$var wire 1 R out $end
$var wire 1 - in5 $end
$var wire 1 S d $end
$var reg 33 T mem [32:0] $end
$var reg 1 U q $end
$var reg 1 V qbar $end
$upscope $end
$scope module ins13 $end
$var wire 1 $ clock $end
$var wire 1 W in1 $end
$var wire 1 X in2 $end
$var wire 1 Y in3 $end
$var wire 1 Z in4 $end
$var wire 1 [ out $end
$var wire 1 - in5 $end
$var wire 1 \ d $end
$var reg 33 ] mem [32:0] $end
$var reg 1 ^ q $end
$var reg 1 _ qbar $end
$upscope $end
$scope module ins2 $end
$var wire 1 $ clock $end
$var wire 1 ( in1 $end
$var wire 1 ` in2 $end
$var wire 1 a in3 $end
$var wire 1 b in4 $end
$var wire 1 c in5 $end
$var wire 1 0 out $end
$var wire 1 d d $end
$var reg 33 e mem [32:0] $end
$var reg 1 f q $end
$var reg 1 g qbar $end
$upscope $end
$scope module ins3 $end
$var wire 1 $ clock $end
$var wire 1 0 in1 $end
$var wire 1 h in2 $end
$var wire 1 i in3 $end
$var wire 1 j in4 $end
$var wire 1 k in5 $end
$var wire 1 l out $end
$var wire 1 m d $end
$var reg 33 n mem [32:0] $end
$var reg 1 o q $end
$var reg 1 p qbar $end
$upscope $end
$scope module ins4 $end
$var wire 1 $ clock $end
$var wire 1 0 in1 $end
$var wire 1 q in2 $end
$var wire 1 r in3 $end
$var wire 1 s in4 $end
$var wire 1 t in5 $end
$var wire 1 / out $end
$var wire 1 u d $end
$var reg 33 v mem [32:0] $end
$var reg 1 w q $end
$var reg 1 x qbar $end
$upscope $end
$scope module ins5 $end
$var wire 1 $ clock $end
$var wire 1 / in1 $end
$var wire 1 y in2 $end
$var wire 1 z in3 $end
$var wire 1 { in4 $end
$var wire 1 | in5 $end
$var wire 1 } out $end
$var wire 1 ~ d $end
$var reg 33 !" mem [32:0] $end
$var reg 1 "" q $end
$var reg 1 #" qbar $end
$upscope $end
$scope module ins6 $end
$var wire 1 $ clock $end
$var wire 1 / in1 $end
$var wire 1 $" in2 $end
$var wire 1 %" in3 $end
$var wire 1 &" in4 $end
$var wire 1 '" in5 $end
$var wire 1 . out $end
$var wire 1 (" d $end
$var reg 33 )" mem [32:0] $end
$var reg 1 *" q $end
$var reg 1 +" qbar $end
$upscope $end
$scope module ins7 $end
$var wire 1 $ clock $end
$var wire 1 . in1 $end
$var wire 1 ," in2 $end
$var wire 1 -" in3 $end
$var wire 1 ." in4 $end
$var wire 1 /" in5 $end
$var wire 1 0" out $end
$var wire 1 1" d $end
$var reg 33 2" mem [32:0] $end
$var reg 1 3" q $end
$var reg 1 4" qbar $end
$upscope $end
$scope module ins8 $end
$var wire 1 $ clock $end
$var wire 1 . in1 $end
$var wire 1 5" in2 $end
$var wire 1 6" in3 $end
$var wire 1 7" in4 $end
$var wire 1 8" in5 $end
$var wire 1 - out $end
$var wire 1 9" d $end
$var reg 33 :" mem [32:0] $end
$var reg 1 ;" q $end
$var reg 1 <" qbar $end
$upscope $end
$scope module ins9 $end
$var wire 1 $ clock $end
$var wire 1 =" in1 $end
$var wire 1 >" in2 $end
$var wire 1 ?" in3 $end
$var wire 1 @" in4 $end
$var wire 1 - in5 $end
$var wire 1 " out $end
$var wire 1 A" d $end
$var reg 33 B" mem [32:0] $end
$var reg 1 C" q $end
$var reg 1 D" qbar $end
$upscope $end
$scope module inst1 $end
$var wire 1 $ clock $end
$var wire 1 E" in1 $end
$var wire 1 F" in2 $end
$var wire 1 G" in3 $end
$var wire 1 H" in4 $end
$var wire 1 I" in5 $end
$var wire 1 J" out $end
$var wire 1 K" d $end
$var reg 33 L" mem [32:0] $end
$var reg 1 M" q $end
$var reg 1 N" qbar $end
$upscope $end
$scope module inst2 $end
$var wire 1 $ clock $end
$var wire 1 O" in1 $end
$var wire 1 P" in2 $end
$var wire 1 Q" in3 $end
$var wire 1 R" in4 $end
$var wire 1 S" in5 $end
$var wire 1 T" out $end
$var wire 1 U" d $end
$var reg 33 V" mem [32:0] $end
$var reg 1 W" q $end
$var reg 1 X" qbar $end
$upscope $end
$scope module inst3 $end
$var wire 1 $ clock $end
$var wire 1 Y" in1 $end
$var wire 1 Z" in2 $end
$var wire 1 [" in3 $end
$var wire 1 \" in4 $end
$var wire 1 ]" in5 $end
$var wire 1 ^" out $end
$var wire 1 _" d $end
$var reg 33 `" mem [32:0] $end
$var reg 1 a" q $end
$var reg 1 b" qbar $end
$upscope $end
$upscope $end
$upscope $end
$scope module switch_box_4x4 $end
$var wire 4 c" in [3:0] $end
$var wire 4 d" out [3:0] $end
$var reg 16 e" configure [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx e"
bx d"
bz c"
xb"
0a"
bx `"
x_"
x^"
0]"
0\"
0["
0Z"
0Y"
xX"
0W"
bx V"
xU"
xT"
0S"
0R"
0Q"
0P"
0O"
xN"
0M"
bx L"
xK"
xJ"
0I"
0H"
0G"
0F"
0E"
xD"
0C"
b11111111110000000000 B"
0A"
0@"
1?"
1>"
0="
x<"
0;"
b11101000 :"
09"
08"
07"
06"
05"
x4"
03"
b10010110 2"
01"
00"
0/"
0."
0-"
0,"
x+"
0*"
b11101000 )"
0("
0'"
0&"
1%"
0$"
x#"
0""
b10010110 !"
1~
1}
0|
0{
1z
0y
xx
0w
b11101000 v
0u
0t
0s
0r
0q
xp
0o
b10010110 n
1m
1l
0k
0j
0i
0h
xg
0f
b11101000 e
1d
0c
0b
1a
1`
x_
0^
b11000000001100000000 ]
0\
0[
0Z
1Y
1X
0W
xV
0U
b111100000011110000 T
1S
1R
0Q
1P
1O
0N
xM
0L
b110011000011001100 K
1J
1I
0H
1G
1F
0E
xD
0C
b10101010101010101010 B
0A
0@
0?
1>
1=
0<
x;
0:
b10010110 9
08
07
06
05
14
13
bx 2
b110 1
10
0/
0.
0-
b110 ,
b0 +
b1 *
b101 )
0(
b0 '
b1 &
b101 %
0$
bx #
0"
b110 !
$end
#10
1f
1o
1""
1L
1U
xM"
xW"
xa"
1;
0g
0p
1x
0#"
1+"
14"
1<"
1D"
1D
0M
0V
1_
1$
#20
b111 !
b111 ,
1@
1="
1A
1<
1E
1N
1W
b111 1
17
0$
18
1(
#30
1C
1:
0D
0;
1$
#40
1[
0R
1@"
1?
1H
1Q
1\
1Z
10"
b1001 !
b1001 ,
0I
0?"
0>
0G
0S
0P
0Y
0}
11"
1.
0>"
0=
0J
0F
0O
0X
b1001 1
0l
0~
1("
1/
0m
1i
1u
1r
0$
b111 %
b111 )
#50
0o
1w
0""
1*"
13"
0L
0U
1^
1p
0x
1#"
0+"
04"
1M
1V
0_
1$
#60
1"
1I
1R
0[
b111 !
b111 ,
1@
1A"
0@"
0?
1J
0H
1S
0Q
0Z
b1 1
00"
0\
1A
1-
01"
1-"
19"
16"
0$
b1111 %
b1111 )
#70
0^
1U
1L
1C"
1;"
03"
1_
0V
0M
0D"
0<"
14"
1$
#80
0$
#90
1$
#100
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
#230
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
#310
1$
#320
0$
#330
1$
#340
0$
#350
1$
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
#410
1$
#420
0$
#430
1$
#440
0$
#450
1$
#460
0$
#470
1$
#480
0$
#490
1$
#500
0$
#510
1$
#520
0$
#530
1$
#540
0$
#550
1$
#560
0$
#570
1$
#580
0$
#590
1$
#600
0$
#610
1$
#620
0$
#630
1$
#640
0$
#650
1$
#660
0$
#670
1$
#680
0$
#690
1$
#700
0$
#710
1$
#720
0$
#730
1$
#740
0$
#750
1$
#760
0$
#770
1$
#780
0$
#790
1$
#800
0$
#810
1$
#820
0$
#830
1$
#840
0$
#850
1$
#860
0$
#870
1$
#880
0$
#890
1$
#900
0$
#910
1$
#920
0$
#930
1$
#940
0$
#950
1$
#960
0$
#970
1$
#980
0$
#990
1$
#1000
0$
