{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742522695338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742522695339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 23:04:55 2025 " "Processing started: Thu Mar 20 23:04:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742522695339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742522695339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742522695339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742522696395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742522696396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sap1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "SAP1.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522713992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742522713992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742522714111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorsaida.bdf 1 1 " "Using design file registradorsaida.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorSaida " "Found entity 1: RegistradorSaida" {  } { { "registradorsaida.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradorsaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorSaida RegistradorSaida:inst7 " "Elaborating entity \"RegistradorSaida\" for hierarchy \"RegistradorSaida:inst7\"" {  } { { "SAP1.bdf" "inst7" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { 344 696 928 576 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74173.bdf 1 1 " "Using design file ci74173.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74173 " "Found entity 1: CI74173" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74173 RegistradorSaida:inst7\|CI74173:inst " "Elaborating entity \"CI74173\" for hierarchy \"RegistradorSaida:inst7\|CI74173:inst\"" {  } { { "registradorsaida.bdf" "inst" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradorsaida.bdf" { { 560 1120 1288 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714216 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradordeinstrucoes.bdf 1 1 " "Using design file registradordeinstrucoes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorDeInstrucoes " "Found entity 1: RegistradorDeInstrucoes" {  } { { "registradordeinstrucoes.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradordeinstrucoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorDeInstrucoes RegistradorDeInstrucoes:inst5 " "Elaborating entity \"RegistradorDeInstrucoes\" for hierarchy \"RegistradorDeInstrucoes:inst5\"" {  } { { "SAP1.bdf" "inst5" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -24 104 360 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.bdf 1 1 " "Using design file ram.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "SAP1.bdf" "inst2" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -472 56 344 -192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74189ram.bdf 1 1 " "Using design file ci74189ram.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74189RAM " "Found entity 1: CI74189RAM" {  } { { "ci74189ram.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74189ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74189RAM RAM:inst2\|CI74189RAM:inst1 " "Elaborating entity \"CI74189RAM\" for hierarchy \"RAM:inst2\|CI74189RAM:inst1\"" {  } { { "ram.bdf" "inst1" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ram.bdf" { { 64 600 712 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "celuladememoria.bdf 1 1 " "Using design file celuladememoria.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CelulaDeMemoria " "Found entity 1: CelulaDeMemoria" {  } { { "celuladememoria.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/celuladememoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CelulaDeMemoria RAM:inst2\|CI74189RAM:inst1\|CelulaDeMemoria:inst78 " "Elaborating entity \"CelulaDeMemoria\" for hierarchy \"RAM:inst2\|CI74189RAM:inst1\|CelulaDeMemoria:inst78\"" {  } { { "ci74189ram.bdf" "inst78" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74189ram.bdf" { { 2360 160 256 2456 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.bdf 1 1 " "Using design file mar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/mar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst9 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst9\"" {  } { { "SAP1.bdf" "inst9" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -728 144 368 -600 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74157.bdf 1 1 " "Using design file ci74157.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74157 " "Found entity 1: CI74157" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74157 MAR:inst9\|CI74157:inst " "Elaborating entity \"CI74157\" for hierarchy \"MAR:inst9\|CI74157:inst\"" {  } { { "mar.bdf" "inst" { Schematic "D:/SAP-1/SAP1-Project/SAP1/mar.bdf" { { 112 264 488 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714513 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contadordeprogramas.bdf 1 1 " "Using design file contadordeprogramas.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDeProgramas " "Found entity 1: ContadorDeProgramas" {  } { { "contadordeprogramas.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/contadordeprogramas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDeProgramas ContadorDeProgramas:inst3 " "Elaborating entity \"ContadorDeProgramas\" for hierarchy \"ContadorDeProgramas:inst3\"" {  } { { "SAP1.bdf" "inst3" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -936 224 320 -808 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.bdf 1 1 " "Using design file control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst10 " "Elaborating entity \"control\" for hierarchy \"control:inst10\"" {  } { { "SAP1.bdf" "inst10" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { 344 104 392 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acumulador.bdf 1 1 " "Using design file acumulador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:inst " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:inst\"" {  } { { "SAP1.bdf" "inst" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -992 664 984 -736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.bdf 1 1 " "Using design file somadorsubtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "somadorsubtrator.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/somadorsubtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:inst25 " "Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:inst25\"" {  } { { "SAP1.bdf" "inst25" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -520 632 984 -248 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci7483.bdf 1 1 " "Using design file ci7483.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI7483 " "Found entity 1: CI7483" {  } { { "ci7483.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci7483.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI7483 SomadorSubtrator:inst25\|CI7483:inst2 " "Elaborating entity \"CI7483\" for hierarchy \"SomadorSubtrator:inst25\|CI7483:inst2\"" {  } { { "somadorsubtrator.bdf" "inst2" { Schematic "D:/SAP-1/SAP1-Project/SAP1/somadorsubtrator.bdf" { { 552 968 1160 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorb.bdf 1 1 " "Using design file registradorb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Found entity 1: RegistradorB" {  } { { "registradorb.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742522714824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742522714824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorB RegistradorB:inst4 " "Elaborating entity \"RegistradorB\" for hierarchy \"RegistradorB:inst4\"" {  } { { "SAP1.bdf" "inst4" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -72 720 968 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522714824 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst31 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst31\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst33 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst33\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst34 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst34\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst35 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst35\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst31 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst31\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst33 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst33\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst34 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst34\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst35 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst35\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst31 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst31\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst33 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst33\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst34 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst34\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst35 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst35\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742522715585 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742522715585 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst10~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst10~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 104 152 352 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742522715735 "|SAP1|MAR:inst9|CI74157:inst|inst10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst12~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst12~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 264 312 352 "inst12" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742522715735 "|SAP1|MAR:inst9|CI74157:inst|inst12~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst14~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst14~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 424 472 352 "inst14" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742522715735 "|SAP1|MAR:inst9|CI74157:inst|inst14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst16~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst16~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 584 632 352 "inst16" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742522715735 "|SAP1|MAR:inst9|CI74157:inst|inst16~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1742522715735 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst31 LED7 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst31\" to the node \"LED7\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst33 LED6 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst33\" to the node \"LED6\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst34 LED5 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst34\" to the node \"LED5\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst35 LED4 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst35\" to the node \"LED4\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst31 LED3 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst31\" to the node \"LED3\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst33 LED2 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst33\" to the node \"LED2\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst34 LED1 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst34\" to the node \"LED1\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst35 LED0 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst35\" to the node \"LED0\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31 opcode0 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31\" to the node \"opcode0\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33 opcode1 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33\" to the node \"opcode1\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34 opcode2 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34\" to the node \"opcode2\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35 opcode3 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35\" to the node \"opcode3\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "acumulador:inst\|CI74173:inst\|inst35 SomadorSubtrator:inst25\|CI7483:inst1\|inst39 " "Converted the fanout from the always-enabled tri-state buffer \"acumulador:inst\|CI74173:inst\|inst35\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst39\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742522716572 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1742522716572 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31 control:inst10\|inst8 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31\" to the node \"control:inst10\|inst8\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33 control:inst10\|inst8 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33\" to the node \"control:inst10\|inst8\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34 control:inst10\|inst6 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34\" to the node \"control:inst10\|inst6\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35 control:inst10\|inst5 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35\" to the node \"control:inst10\|inst5\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst31 SomadorSubtrator:inst25\|CI7483:inst2\|inst2 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst31\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst2\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst33 SomadorSubtrator:inst25\|CI7483:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst33\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst5\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst34 SomadorSubtrator:inst25\|CI7483:inst2\|inst18 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst34\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst18\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst35 SomadorSubtrator:inst25\|CI7483:inst2\|inst39 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst35\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst39\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst\|inst31 SomadorSubtrator:inst25\|CI7483:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst\|inst31\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst3\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst\|inst33 SomadorSubtrator:inst25\|CI7483:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst\|inst33\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst5\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst\|inst34 SomadorSubtrator:inst25\|CI7483:inst1\|inst18 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst\|inst34\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst18\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716573 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742522716573 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst35 MAR:inst9\|CI74173:inst2\|inst25 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst35\" to the node \"MAR:inst9\|CI74173:inst2\|inst25\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst34 MAR:inst9\|CI74173:inst2\|inst24 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst34\" to the node \"MAR:inst9\|CI74173:inst2\|inst24\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst33 MAR:inst9\|CI74173:inst2\|inst23 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst33\" to the node \"MAR:inst9\|CI74173:inst2\|inst23\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst31 MAR:inst9\|CI74173:inst2\|inst22 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst31\" to the node \"MAR:inst9\|CI74173:inst2\|inst22\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst12 RegistradorSaida:inst7\|CI74173:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst12\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst25\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 504 536 976 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst13 RegistradorSaida:inst7\|CI74173:inst1\|inst24 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst13\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst24\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 432 464 976 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst2 RegistradorSaida:inst7\|CI74173:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst2\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst23\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 360 392 976 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst10 RegistradorSaida:inst7\|CI74173:inst1\|inst22 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst10\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst22\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 288 320 976 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742522716577 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742522716577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742522716988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742522718783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742522718783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "566 " "Implemented 566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742522719061 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742522719061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "502 " "Implemented 502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742522719061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742522719061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742522719118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 23:05:19 2025 " "Processing ended: Thu Mar 20 23:05:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742522719118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742522719118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742522719118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742522719118 ""}
