// Seed: 1104700474
module module_0 #(
    parameter id_7 = 32'd39,
    parameter id_8 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign module_1.type_21 = 0;
  wire id_6 = id_3;
  assign id_4 = {1{id_5[1 : 1]}};
  defparam id_7.id_8 = id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8
    , id_49,
    input supply1 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input uwire id_12
    , id_50,
    input tri0 id_13,
    input uwire id_14,
    input uwire id_15,
    output tri0 id_16,
    input uwire id_17,
    output supply0 id_18,
    output uwire id_19,
    input tri0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input supply1 id_23,
    input tri id_24,
    input supply0 id_25,
    output uwire id_26,
    input tri0 id_27,
    input wand id_28,
    output wire id_29,
    input wire id_30,
    output wand id_31,
    output wor id_32,
    input wire id_33,
    output wor id_34,
    output tri id_35,
    output tri0 id_36,
    output wire id_37,
    input wand id_38,
    output wor id_39,
    input tri1 id_40,
    input tri1 id_41,
    output tri1 id_42,
    input supply1 id_43,
    input supply0 id_44,
    output supply1 id_45,
    output supply0 id_46,
    input tri0 id_47
);
  id_51(
      .id_0(1 + 1'b0), .id_1(id_22)
  );
  module_0 modCall_1 (
      id_50,
      id_50,
      id_50,
      id_50
  );
  wire id_52;
endmodule
