// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_HH_
#define _sobel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sobel_sitofp_32s_bkb.h"
#include "sobel_fsqrt_32ns_cud.h"
#include "sobel_mul_mul_11sdEe.h"
#include "sobel_mac_muladd_eOg.h"
#include "sobel_line_buffer.h"
#include "sobel_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct sobel : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<8> > input_r_TDATA;
    sc_in< sc_logic > input_r_TVALID;
    sc_out< sc_logic > input_r_TREADY;
    sc_in< sc_lv<1> > input_r_TKEEP;
    sc_in< sc_lv<1> > input_r_TSTRB;
    sc_in< sc_lv<1> > input_r_TLAST;
    sc_out< sc_lv<8> > output_r_TDATA;
    sc_out< sc_logic > output_r_TVALID;
    sc_in< sc_logic > output_r_TREADY;
    sc_out< sc_lv<1> > output_r_TKEEP;
    sc_out< sc_lv<1> > output_r_TSTRB;
    sc_out< sc_lv<1> > output_r_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    sobel(sc_module_name name);
    SC_HAS_PROCESS(sobel);

    ~sobel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* sobel_AXILiteS_s_axi_U;
    sobel_line_buffer* line_buffer_U;
    sobel_sitofp_32s_bkb<1,6,32,32>* sobel_sitofp_32s_bkb_U1;
    sobel_fsqrt_32ns_cud<1,12,32,32,32>* sobel_fsqrt_32ns_cud_U2;
    sobel_mul_mul_11sdEe<1,1,11,11,22>* sobel_mul_mul_11sdEe_U3;
    sobel_mac_muladd_eOg<1,1,11,11,22,22>* sobel_mac_muladd_eOg_U4;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > input_V_data_V_0_data_out;
    sc_signal< sc_logic > input_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_V_data_V_0_ack_out;
    sc_signal< sc_lv<8> > input_V_data_V_0_payload_A;
    sc_signal< sc_lv<8> > input_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_V_data_V_0_sel;
    sc_signal< sc_logic > input_V_data_V_0_load_A;
    sc_signal< sc_logic > input_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_V_data_V_0_state;
    sc_signal< sc_logic > input_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > input_V_last_V_0_vld_in;
    sc_signal< sc_logic > input_V_last_V_0_ack_out;
    sc_signal< sc_lv<2> > input_V_last_V_0_state;
    sc_signal< sc_lv<8> > output_V_data_V_1_data_in;
    sc_signal< sc_lv<8> > output_V_data_V_1_data_out;
    sc_signal< sc_logic > output_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_V_data_V_1_ack_out;
    sc_signal< sc_lv<8> > output_V_data_V_1_payload_A;
    sc_signal< sc_lv<8> > output_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_V_data_V_1_sel;
    sc_signal< sc_logic > output_V_data_V_1_load_A;
    sc_signal< sc_logic > output_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_V_data_V_1_state;
    sc_signal< sc_logic > output_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_V_keep_V_1_ack_out;
    sc_signal< sc_logic > output_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > output_V_keep_V_1_state;
    sc_signal< sc_lv<1> > output_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_V_strb_V_1_ack_out;
    sc_signal< sc_logic > output_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > output_V_strb_V_1_state;
    sc_signal< sc_lv<1> > output_V_last_V_1_data_in;
    sc_signal< sc_lv<1> > output_V_last_V_1_data_out;
    sc_signal< sc_logic > output_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_V_last_V_1_sel;
    sc_signal< sc_logic > output_V_last_V_1_load_A;
    sc_signal< sc_logic > output_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_V_last_V_1_state;
    sc_signal< sc_logic > output_V_last_V_1_state_cmp_full;
    sc_signal< sc_logic > input_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<1> > exitcond1_reg_804;
    sc_signal< sc_logic > output_r_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<1> > or_cond_reg_825;
    sc_signal< sc_lv<1> > or_cond_reg_825_pp0_iter4_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > or_cond_reg_825_pp0_iter3_reg;
    sc_signal< sc_lv<32> > row_reg_233;
    sc_signal< sc_lv<32> > col_reg_245;
    sc_signal< sc_lv<16> > i_reg_257;
    sc_signal< sc_lv<8> > line_buffer_q0;
    sc_signal< sc_lv<8> > reg_282;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state23_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state29_io;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > line_buffer_q1;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state24_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state24_io;
    sc_signal< bool > ap_block_state30_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state30_io;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state25_pp0_stage5_iter3;
    sc_signal< bool > ap_block_state25_io;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<1> > exitcond1_fu_287_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > i_1_fu_293_p2;
    sc_signal< sc_lv<16> > i_1_reg_808;
    sc_signal< sc_lv<10> > line_buffer_addr_reg_813;
    sc_signal< sc_lv<10> > line_buffer_addr_2_reg_819;
    sc_signal< sc_lv<1> > or_cond_fu_357_p2;
    sc_signal< sc_lv<1> > or_cond_reg_825_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_reg_825_pp0_iter2_reg;
    sc_signal< sc_lv<1> > grp_fu_276_p2;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_829;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_829_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_829_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_829_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_834;
    sc_signal< sc_lv<1> > tmp_last_V_reg_834_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_834_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_834_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_last_V_reg_834_pp0_iter4_reg;
    sc_signal< sc_lv<11> > tmp_23_fu_379_p1;
    sc_signal< sc_lv<11> > tmp_23_reg_839;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter4;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > tmp_31_0_1_fu_394_p2;
    sc_signal< sc_lv<32> > tmp_31_0_1_reg_854;
    sc_signal< sc_lv<11> > tmp_27_fu_400_p1;
    sc_signal< sc_lv<11> > tmp_27_reg_859;
    sc_signal< sc_lv<8> > line_buffer_load_5_reg_869;
    sc_signal< sc_lv<32> > p_row_fu_427_p3;
    sc_signal< sc_lv<32> > p_row_reg_874;
    sc_signal< sc_lv<32> > p_s_fu_435_p3;
    sc_signal< sc_lv<32> > p_s_reg_879;
    sc_signal< sc_lv<9> > tmp_6_fu_465_p2;
    sc_signal< sc_lv<9> > tmp_6_reg_894;
    sc_signal< sc_lv<9> > sum_fu_471_p2;
    sc_signal< sc_lv<9> > sum_reg_899;
    sc_signal< sc_lv<11> > gx_fu_552_p2;
    sc_signal< sc_lv<11> > gx_reg_909;
    sc_signal< sc_lv<10> > tmp_13_fu_567_p2;
    sc_signal< sc_lv<10> > tmp_13_reg_914;
    sc_signal< sc_lv<11> > gy_fu_609_p2;
    sc_signal< sc_lv<11> > gy_reg_919;
    sc_signal< sc_lv<22> > tmp_15_fu_791_p2;
    sc_signal< sc_lv<22> > tmp_15_reg_924;
    sc_signal< sc_lv<22> > grp_fu_797_p3;
    sc_signal< sc_lv<22> > tmp_17_reg_929;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_268_p1;
    sc_signal< sc_lv<32> > tmp_18_reg_939;
    sc_signal< sc_lv<32> > grp_fu_271_p2;
    sc_signal< sc_lv<32> > x_assign_reg_944;
    sc_signal< sc_lv<1> > p_Result_s_reg_949;
    sc_signal< sc_lv<32> > p_Val2_5_fu_743_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_954;
    sc_signal< sc_lv<8> > tmp_data_V_fu_782_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<10> > line_buffer_address0;
    sc_signal< sc_logic > line_buffer_ce0;
    sc_signal< sc_logic > line_buffer_we0;
    sc_signal< sc_lv<8> > line_buffer_d0;
    sc_signal< sc_lv<10> > line_buffer_address1;
    sc_signal< sc_logic > line_buffer_ce1;
    sc_signal< sc_logic > line_buffer_we1;
    sc_signal< sc_lv<32> > ap_phi_mux_row_phi_fu_237_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_col_phi_fu_249_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_i_phi_fu_261_p4;
    sc_signal< sc_lv<64> > tmp_22_cast_fu_309_p1;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_320_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_363_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_5_fu_374_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_24_cast_fu_389_p1;
    sc_signal< sc_lv<64> > tmp_32_0_2_fu_404_p1;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_448_p1;
    sc_signal< sc_lv<64> > tmp_32_0_1_fu_453_p1;
    sc_signal< sc_lv<64> > tmp_26_cast_fu_487_p1;
    sc_signal< bool > ap_block_pp0_stage4_01001;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< sc_lv<32> > grp_fu_268_p0;
    sc_signal< sc_lv<11> > tmp_2_fu_299_p1;
    sc_signal< sc_lv<11> > tmp_3_fu_303_p2;
    sc_signal< sc_lv<11> > tmp_19_fu_314_p2;
    sc_signal< sc_lv<31> > tmp_20_fu_325_p4;
    sc_signal< sc_lv<31> > tmp_22_fu_341_p4;
    sc_signal< sc_lv<1> > icmp_fu_335_p2;
    sc_signal< sc_lv<1> > icmp4_fu_351_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_368_p2;
    sc_signal< sc_lv<11> > tmp_24_fu_383_p2;
    sc_signal< sc_lv<32> > col_1_fu_409_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_415_p2;
    sc_signal< sc_lv<32> > row_1_fu_421_p2;
    sc_signal< sc_lv<11> > tmp_25_fu_443_p2;
    sc_signal< sc_lv<9> > tmp_6_cast_fu_461_p1;
    sc_signal< sc_lv<9> > tmp_5_cast_fu_457_p1;
    sc_signal< sc_lv<11> > tmp_26_fu_482_p2;
    sc_signal< sc_lv<9> > tmp_8_fu_492_p3;
    sc_signal< sc_lv<9> > tmp_s_fu_503_p3;
    sc_signal< sc_lv<11> > tmp_11_cast_fu_531_p1;
    sc_signal< sc_lv<11> > tmp_8_cast_fu_499_p1;
    sc_signal< sc_lv<11> > tmp_cast_fu_511_p1;
    sc_signal< sc_lv<11> > tmp_7_fu_534_p2;
    sc_signal< sc_lv<11> > tmp_9_fu_540_p2;
    sc_signal< sc_lv<11> > tmp_4_cast_fu_519_p1;
    sc_signal< sc_lv<11> > tmp_10_cast_fu_527_p1;
    sc_signal< sc_lv<11> > tmp_10_fu_546_p2;
    sc_signal< sc_lv<10> > tmp_4_cast4_fu_515_p1;
    sc_signal< sc_lv<10> > sum_cast_fu_558_p1;
    sc_signal< sc_lv<10> > tmp_10_cast3_fu_523_p1;
    sc_signal< sc_lv<10> > sum87_neg_fu_561_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_576_p3;
    sc_signal< sc_lv<9> > tmp_12_fu_588_p3;
    sc_signal< sc_lv<11> > tmp_19_cast_fu_600_p1;
    sc_signal< sc_lv<11> > tmp_16_cast_fu_584_p1;
    sc_signal< sc_lv<11> > tmp_18_cast_fu_596_p1;
    sc_signal< sc_lv<11> > tmp_14_fu_603_p2;
    sc_signal< sc_lv<32> > p_Val2_s_fu_622_p1;
    sc_signal< sc_lv<23> > tmp_V_1_fu_643_p1;
    sc_signal< sc_lv<25> > mantissa_V_fu_647_p4;
    sc_signal< sc_lv<8> > tmp_V_fu_633_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast1_fu_661_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_665_p2;
    sc_signal< sc_lv<8> > tmp_i_i_i_fu_679_p2;
    sc_signal< sc_lv<1> > isNeg_fu_671_p3;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast_fu_685_p1;
    sc_signal< sc_lv<9> > ush_fu_689_p3;
    sc_signal< sc_lv<32> > sh_assign_2_cast_fu_697_p1;
    sc_signal< sc_lv<25> > sh_assign_2_cast_cas_fu_701_p1;
    sc_signal< sc_lv<79> > mantissa_V_1_cast2_fu_657_p1;
    sc_signal< sc_lv<79> > tmp_i_i_i_8_fu_705_p1;
    sc_signal< sc_lv<25> > r_V_fu_709_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_721_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_715_p2;
    sc_signal< sc_lv<32> > tmp_29_fu_729_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_733_p4;
    sc_signal< sc_lv<32> > result_V_1_fu_751_p2;
    sc_signal< sc_lv<32> > p_Val2_6_fu_756_p3;
    sc_signal< sc_lv<24> > tmp_35_fu_762_p4;
    sc_signal< sc_lv<1> > icmp9_fu_772_p2;
    sc_signal< sc_lv<8> > tmp_36_fu_778_p1;
    sc_signal< sc_lv<11> > tmp_15_fu_791_p0;
    sc_signal< sc_lv<22> > gx_cast_cast_fu_573_p1;
    sc_signal< sc_lv<11> > tmp_15_fu_791_p1;
    sc_signal< sc_lv<11> > grp_fu_797_p0;
    sc_signal< sc_lv<22> > gy_cast_cast_fu_615_p1;
    sc_signal< sc_lv<11> > grp_fu_797_p1;
    sc_signal< sc_logic > grp_fu_268_ce;
    sc_signal< sc_logic > grp_fu_271_ce;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< bool > ap_block_state31;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_state31;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_C5C0;
    static const sc_lv<16> ap_const_lv16_C5C1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<11> ap_const_lv11_E1;
    static const sc_lv<11> ap_const_lv11_1C2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFE;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_E1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state31();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_01001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage2_iter1();
    void thread_ap_block_state11_pp0_stage3_iter1();
    void thread_ap_block_state12_pp0_stage4_iter1();
    void thread_ap_block_state13_pp0_stage5_iter1();
    void thread_ap_block_state14_pp0_stage0_iter2();
    void thread_ap_block_state15_pp0_stage1_iter2();
    void thread_ap_block_state16_pp0_stage2_iter2();
    void thread_ap_block_state17_pp0_stage3_iter2();
    void thread_ap_block_state18_pp0_stage4_iter2();
    void thread_ap_block_state19_pp0_stage5_iter2();
    void thread_ap_block_state20_pp0_stage0_iter3();
    void thread_ap_block_state21_pp0_stage1_iter3();
    void thread_ap_block_state22_pp0_stage2_iter3();
    void thread_ap_block_state23_pp0_stage3_iter3();
    void thread_ap_block_state24_io();
    void thread_ap_block_state24_pp0_stage4_iter3();
    void thread_ap_block_state25_io();
    void thread_ap_block_state25_pp0_stage5_iter3();
    void thread_ap_block_state26_pp0_stage0_iter4();
    void thread_ap_block_state27_pp0_stage1_iter4();
    void thread_ap_block_state28_pp0_stage2_iter4();
    void thread_ap_block_state29_io();
    void thread_ap_block_state29_pp0_stage3_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_io();
    void thread_ap_block_state30_pp0_stage4_iter4();
    void thread_ap_block_state31();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_col_phi_fu_249_p4();
    void thread_ap_phi_mux_i_phi_fu_261_p4();
    void thread_ap_phi_mux_row_phi_fu_237_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_col_1_fu_409_p2();
    void thread_exitcond1_fu_287_p2();
    void thread_grp_fu_268_ce();
    void thread_grp_fu_268_p0();
    void thread_grp_fu_271_ce();
    void thread_grp_fu_276_p2();
    void thread_grp_fu_797_p0();
    void thread_grp_fu_797_p1();
    void thread_gx_cast_cast_fu_573_p1();
    void thread_gx_fu_552_p2();
    void thread_gy_cast_cast_fu_615_p1();
    void thread_gy_fu_609_p2();
    void thread_i_1_fu_293_p2();
    void thread_icmp4_fu_351_p2();
    void thread_icmp9_fu_772_p2();
    void thread_icmp_fu_335_p2();
    void thread_input_V_data_V_0_ack_in();
    void thread_input_V_data_V_0_ack_out();
    void thread_input_V_data_V_0_data_out();
    void thread_input_V_data_V_0_load_A();
    void thread_input_V_data_V_0_load_B();
    void thread_input_V_data_V_0_sel();
    void thread_input_V_data_V_0_state_cmp_full();
    void thread_input_V_data_V_0_vld_in();
    void thread_input_V_data_V_0_vld_out();
    void thread_input_V_last_V_0_ack_out();
    void thread_input_V_last_V_0_vld_in();
    void thread_input_r_TDATA_blk_n();
    void thread_input_r_TREADY();
    void thread_isNeg_fu_671_p3();
    void thread_line_buffer_address0();
    void thread_line_buffer_address1();
    void thread_line_buffer_ce0();
    void thread_line_buffer_ce1();
    void thread_line_buffer_d0();
    void thread_line_buffer_we0();
    void thread_line_buffer_we1();
    void thread_mantissa_V_1_cast2_fu_657_p1();
    void thread_mantissa_V_fu_647_p4();
    void thread_or_cond_fu_357_p2();
    void thread_output_V_data_V_1_ack_in();
    void thread_output_V_data_V_1_ack_out();
    void thread_output_V_data_V_1_data_in();
    void thread_output_V_data_V_1_data_out();
    void thread_output_V_data_V_1_load_A();
    void thread_output_V_data_V_1_load_B();
    void thread_output_V_data_V_1_sel();
    void thread_output_V_data_V_1_state_cmp_full();
    void thread_output_V_data_V_1_vld_in();
    void thread_output_V_data_V_1_vld_out();
    void thread_output_V_keep_V_1_ack_in();
    void thread_output_V_keep_V_1_ack_out();
    void thread_output_V_keep_V_1_data_out();
    void thread_output_V_keep_V_1_sel();
    void thread_output_V_keep_V_1_vld_in();
    void thread_output_V_keep_V_1_vld_out();
    void thread_output_V_last_V_1_ack_in();
    void thread_output_V_last_V_1_ack_out();
    void thread_output_V_last_V_1_data_in();
    void thread_output_V_last_V_1_data_out();
    void thread_output_V_last_V_1_load_A();
    void thread_output_V_last_V_1_load_B();
    void thread_output_V_last_V_1_sel();
    void thread_output_V_last_V_1_state_cmp_full();
    void thread_output_V_last_V_1_vld_in();
    void thread_output_V_last_V_1_vld_out();
    void thread_output_V_strb_V_1_ack_in();
    void thread_output_V_strb_V_1_ack_out();
    void thread_output_V_strb_V_1_data_out();
    void thread_output_V_strb_V_1_sel();
    void thread_output_V_strb_V_1_vld_in();
    void thread_output_V_strb_V_1_vld_out();
    void thread_output_r_TDATA();
    void thread_output_r_TDATA_blk_n();
    void thread_output_r_TKEEP();
    void thread_output_r_TLAST();
    void thread_output_r_TSTRB();
    void thread_output_r_TVALID();
    void thread_p_Val2_5_fu_743_p3();
    void thread_p_Val2_6_fu_756_p3();
    void thread_p_Val2_s_fu_622_p1();
    void thread_p_row_fu_427_p3();
    void thread_p_s_fu_435_p3();
    void thread_r_V_1_fu_715_p2();
    void thread_r_V_fu_709_p2();
    void thread_result_V_1_fu_751_p2();
    void thread_row_1_fu_421_p2();
    void thread_sh_assign_2_cast_cas_fu_701_p1();
    void thread_sh_assign_2_cast_fu_697_p1();
    void thread_sh_assign_fu_665_p2();
    void thread_sum87_neg_fu_561_p2();
    void thread_sum_cast_fu_558_p1();
    void thread_sum_fu_471_p2();
    void thread_tmp_10_cast3_fu_523_p1();
    void thread_tmp_10_cast_fu_527_p1();
    void thread_tmp_10_fu_546_p2();
    void thread_tmp_11_cast_fu_531_p1();
    void thread_tmp_11_fu_576_p3();
    void thread_tmp_12_fu_588_p3();
    void thread_tmp_13_fu_567_p2();
    void thread_tmp_14_fu_603_p2();
    void thread_tmp_15_fu_791_p0();
    void thread_tmp_15_fu_791_p1();
    void thread_tmp_16_cast_fu_584_p1();
    void thread_tmp_18_cast_fu_596_p1();
    void thread_tmp_19_cast_fu_600_p1();
    void thread_tmp_19_fu_314_p2();
    void thread_tmp_1_fu_363_p1();
    void thread_tmp_20_fu_325_p4();
    void thread_tmp_21_fu_415_p2();
    void thread_tmp_22_cast_fu_309_p1();
    void thread_tmp_22_fu_341_p4();
    void thread_tmp_23_cast_fu_320_p1();
    void thread_tmp_23_fu_379_p1();
    void thread_tmp_24_cast_fu_389_p1();
    void thread_tmp_24_fu_383_p2();
    void thread_tmp_25_cast_fu_448_p1();
    void thread_tmp_25_fu_443_p2();
    void thread_tmp_26_cast_fu_487_p1();
    void thread_tmp_26_fu_482_p2();
    void thread_tmp_27_fu_400_p1();
    void thread_tmp_29_fu_729_p1();
    void thread_tmp_2_fu_299_p1();
    void thread_tmp_30_fu_733_p4();
    void thread_tmp_31_0_1_fu_394_p2();
    void thread_tmp_32_0_1_fu_453_p1();
    void thread_tmp_32_0_2_fu_404_p1();
    void thread_tmp_34_fu_721_p3();
    void thread_tmp_35_fu_762_p4();
    void thread_tmp_36_fu_778_p1();
    void thread_tmp_3_fu_303_p2();
    void thread_tmp_4_cast4_fu_515_p1();
    void thread_tmp_4_cast_fu_519_p1();
    void thread_tmp_4_fu_368_p2();
    void thread_tmp_5_cast_fu_457_p1();
    void thread_tmp_5_fu_374_p1();
    void thread_tmp_6_cast_fu_461_p1();
    void thread_tmp_6_fu_465_p2();
    void thread_tmp_7_fu_534_p2();
    void thread_tmp_8_cast_fu_499_p1();
    void thread_tmp_8_fu_492_p3();
    void thread_tmp_9_fu_540_p2();
    void thread_tmp_V_1_fu_643_p1();
    void thread_tmp_V_fu_633_p4();
    void thread_tmp_cast_fu_511_p1();
    void thread_tmp_data_V_fu_782_p3();
    void thread_tmp_i_i_i_8_fu_705_p1();
    void thread_tmp_i_i_i_cast_fu_685_p1();
    void thread_tmp_i_i_i_fu_679_p2();
    void thread_tmp_i_i_i_i_cast1_fu_661_p1();
    void thread_tmp_s_fu_503_p3();
    void thread_ush_fu_689_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
