{"vcs1":{"timestamp_begin":1747832594.554115833, "rt":9.17, "ut":9.30, "st":0.59}}
{"vcselab":{"timestamp_begin":1747832603.804362220, "rt":0.37, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747832604.237029552, "rt":0.39, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832593.899913172}
{"VCS_COMP_START_TIME": 1747832593.899913172}
{"VCS_COMP_END_TIME": 1747832604.772462012}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488624}}
{"vcselab": {"peak_mem": 183888}}
