

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Tue Jul 30 23:06:18 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      160|      160|         1|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      160|      160|         1|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |      120|      120|         1|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 14 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1406]   --->   Operation 16 'alloca' 'init_patch_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1449]   --->   Operation 17 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1479]   --->   Operation 18 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln1414 = br void" [patchMaker.cpp:1414]   --->   Operation 19 'br' 'br_ln1414' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1414_1, void %.split20" [patchMaker.cpp:1414]   --->   Operation 20 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1414_1, void %.split20" [patchMaker.cpp:1414]   --->   Operation 21 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1420_2, void %.split20" [patchMaker.cpp:1420]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1420_1, void %.split20" [patchMaker.cpp:1420]   --->   Operation 23 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1426, void %.split20" [patchMaker.cpp:1426]   --->   Operation 24 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln1414_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1414]   --->   Operation 25 'add' 'add_ln1414_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.58ns)   --->   "%icmp_ln1414 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1414]   --->   Operation 27 'icmp' 'icmp_ln1414' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1414 = br i1 %icmp_ln1414, void %.split20, void %.preheader2.preheader" [patchMaker.cpp:1414]   --->   Operation 28 'br' 'br_ln1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.57ns)   --->   "%add_ln1414 = add i3 %a, i3 1" [patchMaker.cpp:1414]   --->   Operation 29 'add' 'add_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.59ns)   --->   "%icmp_ln1420 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1420]   --->   Operation 32 'icmp' 'icmp_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln1414 = select i1 %icmp_ln1420, i5 0, i5 %b" [patchMaker.cpp:1414]   --->   Operation 33 'select' 'select_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln1414_1 = select i1 %icmp_ln1420, i3 %add_ln1414, i3 %a" [patchMaker.cpp:1414]   --->   Operation 34 'select' 'select_ln1414_1' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1414_1, i4 0" [patchMaker.cpp:1431]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1420 = zext i7 %tmp" [patchMaker.cpp:1420]   --->   Operation 36 'zext' 'zext_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln1414)   --->   "%xor_ln1414 = xor i1 %icmp_ln1420, i1 1" [patchMaker.cpp:1414]   --->   Operation 38 'xor' 'xor_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.34ns)   --->   "%icmp_ln1426 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1426]   --->   Operation 39 'icmp' 'icmp_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1414 = and i1 %icmp_ln1426, i1 %xor_ln1414" [patchMaker.cpp:1414]   --->   Operation 40 'and' 'and_ln1414' <Predicate = (!icmp_ln1414)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln1420 = add i5 %select_ln1414, i5 1" [patchMaker.cpp:1420]   --->   Operation 41 'add' 'add_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln1420)   --->   "%or_ln1420 = or i1 %and_ln1414, i1 %icmp_ln1420" [patchMaker.cpp:1420]   --->   Operation 43 'or' 'or_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1420 = select i1 %or_ln1420, i2 0, i2 %c" [patchMaker.cpp:1420]   --->   Operation 44 'select' 'select_ln1420' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln1420_1 = select i1 %and_ln1414, i5 %add_ln1420, i5 %select_ln1414" [patchMaker.cpp:1420]   --->   Operation 45 'select' 'select_ln1420_1' <Predicate = (!icmp_ln1414)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1431 = zext i5 %select_ln1420_1" [patchMaker.cpp:1431]   --->   Operation 46 'zext' 'zext_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln1431 = add i8 %zext_ln1420, i8 %zext_ln1431" [patchMaker.cpp:1431]   --->   Operation 47 'add' 'add_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln1431_1)   --->   "%empty_34 = shl i8 %add_ln1431, i8 1" [patchMaker.cpp:1431]   --->   Operation 48 'shl' 'empty_34' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln1431_1)   --->   "%zext_ln1431_1 = zext i2 %select_ln1420" [patchMaker.cpp:1431]   --->   Operation 50 'zext' 'zext_ln1431_1' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1431_1 = add i8 %empty_34, i8 %zext_ln1431_1" [patchMaker.cpp:1431]   --->   Operation 51 'add' 'add_ln1431_1' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1431_2 = zext i8 %add_ln1431_1" [patchMaker.cpp:1431]   --->   Operation 52 'zext' 'zext_ln1431_2' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1431_2" [patchMaker.cpp:1431]   --->   Operation 53 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [patchMaker.cpp:1426]   --->   Operation 54 'specloopname' 'specloopname_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.19ns)   --->   "%store_ln1431 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1431]   --->   Operation 55 'store' 'store_ln1431' <Predicate = (!icmp_ln1414)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln1426 = add i2 %select_ln1420, i2 1" [patchMaker.cpp:1426]   --->   Operation 56 'add' 'add_ln1426' <Predicate = (!icmp_ln1414)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln1420_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1420]   --->   Operation 57 'add' 'add_ln1420_1' <Predicate = (!icmp_ln1414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.30ns)   --->   "%select_ln1420_2 = select i1 %icmp_ln1420, i7 1, i7 %add_ln1420_1" [patchMaker.cpp:1420]   --->   Operation 58 'select' 'select_ln1420_2' <Predicate = (!icmp_ln1414)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln1414)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln1440 = br void %.preheader2" [patchMaker.cpp:1440]   --->   Operation 60 'br' 'br_ln1440' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1440, void %.split14, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1440]   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.57ns)   --->   "%add_ln1440 = add i3 %i, i3 1" [patchMaker.cpp:1440]   --->   Operation 62 'add' 'add_ln1440' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.49ns)   --->   "%icmp_ln1440 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1440]   --->   Operation 63 'icmp' 'icmp_ln1440' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 64 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1440 = br i1 %icmp_ln1440, void %.split14, void %.preheader1.preheader.preheader" [patchMaker.cpp:1440]   --->   Operation 65 'br' 'br_ln1440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.69ns)   --->   "%call_ln1445 = call void @makeSuperPoint_alignedToLine7, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %p_read_1, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1445]   --->   Operation 66 'call' 'call_ln1445' <Predicate = (!icmp_ln1440)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln1457 = br void %.preheader1.preheader" [patchMaker.cpp:1457]   --->   Operation 67 'br' 'br_ln1457' <Predicate = (icmp_ln1440)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln1440 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [patchMaker.cpp:1440]   --->   Operation 68 'specloopname' 'specloopname_ln1440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln1445 = call void @makeSuperPoint_alignedToLine7, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %p_read_1, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1445]   --->   Operation 69 'call' 'call_ln1445' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.46>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1457_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 71 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1457_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 72 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1463_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1463]   --->   Operation 73 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1463_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1463]   --->   Operation 74 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1469, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1469]   --->   Operation 75 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln1457_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1457]   --->   Operation 76 'add' 'add_ln1457_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln1457 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1457]   --->   Operation 78 'icmp' 'icmp_ln1457' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1457 = br i1 %icmp_ln1457, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1457]   --->   Operation 79 'br' 'br_ln1457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln1457 = add i3 %b_1, i3 1" [patchMaker.cpp:1457]   --->   Operation 80 'add' 'add_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 82 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.59ns)   --->   "%icmp_ln1463 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1463]   --->   Operation 83 'icmp' 'icmp_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln1457 = select i1 %icmp_ln1463, i5 0, i5 %c_1" [patchMaker.cpp:1457]   --->   Operation 84 'select' 'select_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.27ns)   --->   "%select_ln1457_1 = select i1 %icmp_ln1463, i3 %add_ln1457, i3 %b_1" [patchMaker.cpp:1457]   --->   Operation 85 'select' 'select_ln1457_1' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1457_1, i4 0" [patchMaker.cpp:1474]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1463 = zext i7 %tmp_s" [patchMaker.cpp:1463]   --->   Operation 87 'zext' 'zext_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln1457)   --->   "%xor_ln1457 = xor i1 %icmp_ln1463, i1 1" [patchMaker.cpp:1457]   --->   Operation 89 'xor' 'xor_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.34ns)   --->   "%icmp_ln1469 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1469]   --->   Operation 90 'icmp' 'icmp_ln1469' <Predicate = (!icmp_ln1457)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1457 = and i1 %icmp_ln1469, i1 %xor_ln1457" [patchMaker.cpp:1457]   --->   Operation 91 'and' 'and_ln1457' <Predicate = (!icmp_ln1457)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln1463 = add i5 %select_ln1457, i5 1" [patchMaker.cpp:1463]   --->   Operation 92 'add' 'add_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln1463)   --->   "%or_ln1463 = or i1 %and_ln1457, i1 %icmp_ln1463" [patchMaker.cpp:1463]   --->   Operation 94 'or' 'or_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1463 = select i1 %or_ln1463, i2 0, i2 %d" [patchMaker.cpp:1463]   --->   Operation 95 'select' 'select_ln1463' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln1463_1 = select i1 %and_ln1457, i5 %add_ln1463, i5 %select_ln1457" [patchMaker.cpp:1463]   --->   Operation 96 'select' 'select_ln1463_1' <Predicate = (!icmp_ln1457)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i5 %select_ln1463_1" [patchMaker.cpp:1474]   --->   Operation 97 'zext' 'zext_ln1474' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln1474 = add i8 %zext_ln1463, i8 %zext_ln1474" [patchMaker.cpp:1474]   --->   Operation 98 'add' 'add_ln1474' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln1474_1)   --->   "%empty_37 = shl i8 %add_ln1474, i8 1" [patchMaker.cpp:1474]   --->   Operation 99 'shl' 'empty_37' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln1474_1)   --->   "%zext_ln1474_1 = zext i2 %select_ln1463" [patchMaker.cpp:1474]   --->   Operation 101 'zext' 'zext_ln1474_1' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1474_1 = add i8 %empty_37, i8 %zext_ln1474_1" [patchMaker.cpp:1474]   --->   Operation 102 'add' 'add_ln1474_1' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1474_2 = zext i8 %add_ln1474_1" [patchMaker.cpp:1474]   --->   Operation 103 'zext' 'zext_ln1474_2' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1474_2" [patchMaker.cpp:1474]   --->   Operation 104 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln1469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [patchMaker.cpp:1469]   --->   Operation 105 'specloopname' 'specloopname_ln1469' <Predicate = (!icmp_ln1457)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.19ns)   --->   "%store_ln1474 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1474]   --->   Operation 106 'store' 'store_ln1474' <Predicate = (!icmp_ln1457)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_6 : Operation 107 [1/1] (0.43ns)   --->   "%add_ln1469 = add i2 %select_ln1463, i2 1" [patchMaker.cpp:1469]   --->   Operation 107 'add' 'add_ln1469' <Predicate = (!icmp_ln1457)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln1463_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1463]   --->   Operation 108 'add' 'add_ln1463_1' <Predicate = (!icmp_ln1457)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.30ns)   --->   "%select_ln1463_2 = select i1 %icmp_ln1463, i7 1, i7 %add_ln1463_1" [patchMaker.cpp:1463]   --->   Operation 109 'select' 'select_ln1463_2' <Predicate = (!icmp_ln1457)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln1457)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.38>
ST_7 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln1487 = br void %.preheader.preheader" [patchMaker.cpp:1487]   --->   Operation 111 'br' 'br_ln1487' <Predicate = true> <Delay = 0.38>

State 8 <SV = 6> <Delay = 3.77>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1487_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1487]   --->   Operation 112 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%b_2 = phi i3 %select_ln1487_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1487]   --->   Operation 113 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1493_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1493]   --->   Operation 114 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1493_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1493]   --->   Operation 115 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%d_1 = phi i3 %add_ln1499, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1499]   --->   Operation 116 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln1487_1 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1487]   --->   Operation 117 'add' 'add_ln1487_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.59ns)   --->   "%icmp_ln1487 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1487]   --->   Operation 119 'icmp' 'icmp_ln1487' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1487 = br i1 %icmp_ln1487, void %.preheader, void" [patchMaker.cpp:1487]   --->   Operation 120 'br' 'br_ln1487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln1487 = add i3 %b_2, i3 1" [patchMaker.cpp:1487]   --->   Operation 121 'add' 'add_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 123 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.61ns)   --->   "%icmp_ln1493 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1493]   --->   Operation 124 'icmp' 'icmp_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.27ns)   --->   "%select_ln1487 = select i1 %icmp_ln1493, i3 0, i3 %c_2" [patchMaker.cpp:1487]   --->   Operation 125 'select' 'select_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.27ns)   --->   "%select_ln1487_1 = select i1 %icmp_ln1493, i3 %add_ln1487, i3 %b_2" [patchMaker.cpp:1487]   --->   Operation 126 'select' 'select_ln1487_1' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1487_1, i2 0" [patchMaker.cpp:1504]   --->   Operation 127 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1493 = zext i5 %tmp_1" [patchMaker.cpp:1493]   --->   Operation 128 'zext' 'zext_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln1487)   --->   "%xor_ln1487 = xor i1 %icmp_ln1493, i1 1" [patchMaker.cpp:1487]   --->   Operation 130 'xor' 'xor_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.49ns)   --->   "%icmp_ln1499 = icmp_eq  i3 %d_1, i3 6" [patchMaker.cpp:1499]   --->   Operation 131 'icmp' 'icmp_ln1499' <Predicate = (!icmp_ln1487)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1487 = and i1 %icmp_ln1499, i1 %xor_ln1487" [patchMaker.cpp:1487]   --->   Operation 132 'and' 'and_ln1487' <Predicate = (!icmp_ln1487)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.57ns)   --->   "%add_ln1493 = add i3 %select_ln1487, i3 1" [patchMaker.cpp:1493]   --->   Operation 133 'add' 'add_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln1493)   --->   "%or_ln1493 = or i1 %and_ln1487, i1 %icmp_ln1493" [patchMaker.cpp:1493]   --->   Operation 135 'or' 'or_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1493 = select i1 %or_ln1493, i3 0, i3 %d_1" [patchMaker.cpp:1493]   --->   Operation 136 'select' 'select_ln1493' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.27ns)   --->   "%select_ln1493_1 = select i1 %and_ln1487, i3 %add_ln1493, i3 %select_ln1487" [patchMaker.cpp:1493]   --->   Operation 137 'select' 'select_ln1493_1' <Predicate = (!icmp_ln1487)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1504 = zext i3 %select_ln1493_1" [patchMaker.cpp:1504]   --->   Operation 138 'zext' 'zext_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.70ns)   --->   "%add_ln1504 = add i6 %zext_ln1493, i6 %zext_ln1504" [patchMaker.cpp:1504]   --->   Operation 139 'add' 'add_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1504 = trunc i6 %add_ln1504" [patchMaker.cpp:1504]   --->   Operation 140 'trunc' 'trunc_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1504, i3 0" [patchMaker.cpp:1504]   --->   Operation 141 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1504, i1 0" [patchMaker.cpp:1504]   --->   Operation 142 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1504 = sub i7 %p_shl_cast, i7 %p_shl1_cast" [patchMaker.cpp:1504]   --->   Operation 143 'sub' 'sub_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1504_1 = zext i3 %select_ln1493" [patchMaker.cpp:1504]   --->   Operation 145 'zext' 'zext_ln1504_1' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1504_1 = add i7 %sub_ln1504, i7 %zext_ln1504_1" [patchMaker.cpp:1504]   --->   Operation 146 'add' 'add_ln1504_1' <Predicate = (!icmp_ln1487)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1504_2 = zext i7 %add_ln1504_1" [patchMaker.cpp:1504]   --->   Operation 147 'zext' 'zext_ln1504_2' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1504_2" [patchMaker.cpp:1504]   --->   Operation 148 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln1499 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [patchMaker.cpp:1499]   --->   Operation 149 'specloopname' 'specloopname_ln1499' <Predicate = (!icmp_ln1487)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.60ns)   --->   "%store_ln1504 = store i32 0, i7 %NPpatches_parameters_V_addr" [patchMaker.cpp:1504]   --->   Operation 150 'store' 'store_ln1504' <Predicate = (!icmp_ln1487)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_8 : Operation 151 [1/1] (0.57ns)   --->   "%add_ln1499 = add i3 %select_ln1493, i3 1" [patchMaker.cpp:1499]   --->   Operation 151 'add' 'add_ln1499' <Predicate = (!icmp_ln1487)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln1493_1 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1493]   --->   Operation 152 'add' 'add_ln1493_1' <Predicate = (!icmp_ln1487)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.29ns)   --->   "%select_ln1493_2 = select i1 %icmp_ln1493, i6 1, i6 %add_ln1493_1" [patchMaker.cpp:1493]   --->   Operation 153 'select' 'select_ln1493_2' <Predicate = (!icmp_ln1487)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!icmp_ln1487)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln1511 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1511]   --->   Operation 155 'call' 'call_ln1511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln1511 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1511]   --->   Operation 156 'call' 'call_ln1511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1514]   --->   Operation 157 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.10>
ST_11 : Operation 158 [2/2] (3.10ns)   --->   "%call_ln1514 = call void @add_patch5, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1514]   --->   Operation 158 'call' 'call_ln1514' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.70>
ST_12 : Operation 159 [1/2] (0.70ns)   --->   "%call_ln1514 = call void @add_patch5, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1514]   --->   Operation 159 'call' 'call_ln1514' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 160 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:1414) with incoming values : ('add_ln1414_1', patchMaker.cpp:1414) [20]  (0.387 ns)

 <State 2>: 4.47ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', patchMaker.cpp:1420) with incoming values : ('select_ln1420_2', patchMaker.cpp:1420) [22]  (0 ns)
	'icmp' operation ('icmp_ln1420', patchMaker.cpp:1420) [33]  (0.6 ns)
	'select' operation ('select_ln1414', patchMaker.cpp:1414) [34]  (0.278 ns)
	'add' operation ('add_ln1420', patchMaker.cpp:1420) [42]  (0.707 ns)
	'select' operation ('select_ln1420_1', patchMaker.cpp:1420) [46]  (0.278 ns)
	'add' operation ('add_ln1431', patchMaker.cpp:1431) [48]  (0.706 ns)
	'shl' operation ('empty_34', patchMaker.cpp:1431) [49]  (0 ns)
	'add' operation ('add_ln1431_1', patchMaker.cpp:1431) [52]  (0.705 ns)
	'getelementptr' operation ('init_patch_V_addr', patchMaker.cpp:1431) [54]  (0 ns)
	'store' operation ('store_ln1431', patchMaker.cpp:1431) of constant 0 on array 'init_patch.V', patchMaker.cpp:1406 [56]  (1.2 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:1440) with incoming values : ('add_ln1440', patchMaker.cpp:1440) [64]  (0.387 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:1440) with incoming values : ('add_ln1440', patchMaker.cpp:1440) [64]  (0 ns)
	'call' operation ('call_ln1445', patchMaker.cpp:1445) to 'makeSuperPoint_alignedToLine7' [71]  (0.699 ns)
	blocking operation 0.5 ns on control path)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.47ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', patchMaker.cpp:1463) with incoming values : ('select_ln1463_2', patchMaker.cpp:1463) [78]  (0 ns)
	'icmp' operation ('icmp_ln1463', patchMaker.cpp:1463) [89]  (0.6 ns)
	'select' operation ('select_ln1457', patchMaker.cpp:1457) [90]  (0.278 ns)
	'add' operation ('add_ln1463', patchMaker.cpp:1463) [98]  (0.707 ns)
	'select' operation ('select_ln1463_1', patchMaker.cpp:1463) [102]  (0.278 ns)
	'add' operation ('add_ln1474', patchMaker.cpp:1474) [104]  (0.706 ns)
	'shl' operation ('empty_37', patchMaker.cpp:1474) [105]  (0 ns)
	'add' operation ('add_ln1474_1', patchMaker.cpp:1474) [108]  (0.705 ns)
	'getelementptr' operation ('NPpatches_superpoints_V_addr', patchMaker.cpp:1474) [110]  (0 ns)
	'store' operation ('store_ln1474', patchMaker.cpp:1474) of constant 0 on array 'NPpatches_superpoints.V', patchMaker.cpp:1449 [112]  (1.2 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', patchMaker.cpp:1487) with incoming values : ('add_ln1487_1', patchMaker.cpp:1487) [120]  (0.387 ns)

 <State 8>: 3.78ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten43', patchMaker.cpp:1493) with incoming values : ('select_ln1493_2', patchMaker.cpp:1493) [122]  (0 ns)
	'icmp' operation ('icmp_ln1493', patchMaker.cpp:1493) [133]  (0.619 ns)
	'select' operation ('select_ln1487', patchMaker.cpp:1487) [134]  (0.278 ns)
	'add' operation ('add_ln1493', patchMaker.cpp:1493) [142]  (0.572 ns)
	'select' operation ('select_ln1493_1', patchMaker.cpp:1493) [146]  (0.278 ns)
	'add' operation ('add_ln1504', patchMaker.cpp:1504) [148]  (0.707 ns)
	'sub' operation ('sub_ln1504', patchMaker.cpp:1504) [152]  (0 ns)
	'add' operation ('add_ln1504_1', patchMaker.cpp:1504) [155]  (0.723 ns)
	'getelementptr' operation ('NPpatches_parameters_V_addr', patchMaker.cpp:1504) [157]  (0 ns)
	'store' operation ('store_ln1504', patchMaker.cpp:1504) of constant 0 on array 'NPpatches_parameters.V', patchMaker.cpp:1479 [159]  (0.6 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.11ns
The critical path consists of the following:
	'call' operation ('call_ln1514', patchMaker.cpp:1514) to 'add_patch5' [167]  (3.11 ns)

 <State 12>: 0.706ns
The critical path consists of the following:
	'call' operation ('call_ln1514', patchMaker.cpp:1514) to 'add_patch5' [167]  (0.706 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
