// Seed: 2874730040
module module_0 #(
    parameter id_1 = 32'd41
) ();
  wire _id_1;
  wire [1  ==  -1 : id_1] id_2;
  reg id_3, id_4, id_5;
  always @(posedge 1 == id_1 or posedge -1) begin : LABEL_0
    if (1) id_4 <= id_3;
    id_3 <= 1 - -1;
    #1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  wire id_6;
  assign id_1[1] = -1;
endmodule
