Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 08 12:48:16 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 103 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.413       -0.693                      2                 2011        0.050        0.000                      0                 2011        3.000        0.000                       0                   777  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga_0              {0.000 5.000}      10.000          100.000         
clock                   {0.000 5.000}      10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
fpga_clk                {0.000 5.000}      10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    3.794        0.000                      0                 1399        0.060        0.000                      0                 1399        4.020        0.000                       0                   666  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1        3.424        0.000                      0                  345        0.125        0.000                      0                  345        4.500        0.000                       0                    62  
  clk_25M_clk_wiz_0_1        31.532        0.000                      0                  238        0.228        0.000                      0                  238       19.500        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0          3.423        0.000                      0                  345        0.125        0.000                      0                  345        4.500        0.000                       0                    62  
  clk_25M_clk_wiz_0          31.528        0.000                      0                  238        0.228        0.000                      0                  238       19.500        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  5.953        0.000                      0                    1        0.780        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  5.953        0.000                      0                    1        0.780        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1       -0.413       -0.692                      2                   43        1.748        0.000                      0                   43  
clk_25M_clk_wiz_0_1   clk_100M_clk_wiz_0_1        7.206        0.000                      0                    2        0.301        0.000                      0                    2  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1        3.423        0.000                      0                  345        0.050        0.000                      0                  345  
clk_25M_clk_wiz_0     clk_100M_clk_wiz_0_1        7.202        0.000                      0                    2        0.298        0.000                      0                    2  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        31.528        0.000                      0                  238        0.134        0.000                      0                  238  
clk_fpga_0            clk_100M_clk_wiz_0         -0.413       -0.693                      2                   43        1.748        0.000                      0                   43  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0          3.423        0.000                      0                  345        0.050        0.000                      0                  345  
clk_25M_clk_wiz_0_1   clk_100M_clk_wiz_0          7.206        0.000                      0                    2        0.301        0.000                      0                    2  
clk_25M_clk_wiz_0     clk_100M_clk_wiz_0          7.202        0.000                      0                    2        0.298        0.000                      0                    2  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          31.528        0.000                      0                  238        0.134        0.000                      0                  238  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.090ns (19.838%)  route 4.404ns (80.162%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.735     6.355    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1/O
                         net (fo=8, routed)           2.155     8.633    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.479    12.658    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.428    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.090ns (19.838%)  route 4.404ns (80.162%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.735     6.355    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1/O
                         net (fo=8, routed)           2.155     8.633    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1_n_0
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.479    12.658    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.428    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[9]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.090ns (20.122%)  route 4.327ns (79.878%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.971     8.556    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y57         FDRE (Setup_fdre_C_CE)      -0.169    12.463    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[1]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.090ns (20.122%)  route 4.327ns (79.878%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.971     8.556    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y57         FDRE (Setup_fdre_C_CE)      -0.169    12.463    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.090ns (20.122%)  route 4.327ns (79.878%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.971     8.556    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[5]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y57         FDRE (Setup_fdre_C_CE)      -0.169    12.463    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[5]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.090ns (20.122%)  route 4.327ns (79.878%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.971     8.556    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[6]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y57         FDRE (Setup_fdre_C_CE)      -0.169    12.463    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[6]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.090ns (20.369%)  route 4.261ns (79.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.735     6.355    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.479 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1/O
                         net (fo=8, routed)           2.012     8.490    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y58         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y58         FDRE (Setup_fdre_C_CE)      -0.205    12.427    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[8]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.090ns (20.887%)  route 4.129ns (79.113%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.773     8.358    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.427    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.090ns (20.887%)  route 4.129ns (79.113%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.773     8.358    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[2]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.427    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[2]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.090ns (20.887%)  route 4.129ns (79.113%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.845     3.139    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          1.065     4.722    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X30Y98         LUT2 (Prop_lut2_I0_O)        0.117     4.839 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.449     5.289    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.331     5.620 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          0.841     6.461    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X33Y93         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1/O
                         net (fo=8, routed)           1.773     8.358    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[3]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205    12.427    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[3]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.921%)  route 0.166ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.166     1.302    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X31Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.845     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.066     1.242    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.575     0.911    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.116     1.168    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.557     0.893    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.116     1.173    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.230ns (61.022%)  route 0.147ns (38.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.147     1.267    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.102     1.369 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.177     1.229    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.161     1.214    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.557     0.893    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.557     0.893    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.054     1.088    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.133 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X32Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.824     1.190    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.557     0.893    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=1, routed)           0.054     1.088    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.133 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.824     1.190    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.576     0.912    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y49    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y60    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y49    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y49    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y60    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y60    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y101   design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.456ns (7.646%)  route 5.508ns (92.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.508     5.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.956    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.956    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.956    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.456ns (7.909%)  route 5.310ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.310     4.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.956    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.456ns (8.462%)  route 4.933ns (91.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.933     4.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.967    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.456ns (8.407%)  route 4.968ns (91.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.968     4.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.073    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.967    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.967    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.435    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.419ns (8.257%)  route 4.656ns (91.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/Q
                         net (fo=18, routed)          4.656     4.115    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.073    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741     8.332    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.456ns (8.881%)  route 4.679ns (91.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.679     4.175    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.645     8.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.047    
                         clock uncertainty           -0.074     8.974    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.408    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.219    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.220    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.613%)  route 0.221ns (57.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.221    -0.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.076%)  route 0.235ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.235    -0.219    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.826%)  route 0.238ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.238    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.668%)  route 0.239ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.216    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.960%)  route 0.246ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.246    -0.208    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.809%)  route 0.264ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.557    -0.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/Q
                         net (fo=18, routed)          0.264    -0.216    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -0.824    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.552    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.369    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.809%)  route 0.248ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.248    -0.207    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y56     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y56     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y66     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y56     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.532ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.185ns (15.221%)  route 6.600ns (84.779%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.554     6.822    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.091    38.944    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.353    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 31.532    

Slack (MET) :             32.061ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.185ns (16.332%)  route 6.071ns (83.668%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.024     6.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.091    38.944    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.353    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.061    

Slack (MET) :             32.161ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.185ns (16.437%)  route 6.025ns (83.563%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.978     6.246    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.686    38.613    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.091    38.998    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.407    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.407    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.161    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.185ns (17.174%)  route 5.715ns (82.826%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.668     5.936    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.044    
                         clock uncertainty           -0.091    38.953    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.362    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.185ns (18.009%)  route 5.395ns (81.991%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 38.619 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.349     5.617    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.692    38.619    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.095    
                         clock uncertainty           -0.091    39.004    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.413    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.413    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.796ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.185ns (18.143%)  route 5.347ns (81.857%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.300     5.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.644    38.570    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.046    
                         clock uncertainty           -0.091    38.955    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.364    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 32.796    

Slack (MET) :             32.916ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.185ns (18.573%)  route 5.195ns (81.427%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.149     5.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.015    
                         clock uncertainty           -0.091    38.924    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.333    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 32.916    

Slack (MET) :             33.091ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.185ns (18.850%)  route 5.101ns (81.150%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.055     5.323    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.693    38.620    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.091    39.005    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.414    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 33.091    

Slack (MET) :             33.228ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.185ns (19.101%)  route 5.019ns (80.899%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.972     5.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.747    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.091    39.059    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.468    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                 33.228    

Slack (MET) :             33.279ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.185ns (19.730%)  route 4.821ns (80.270%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.774     5.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.501    38.427    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.004    
                         clock uncertainty           -0.091    38.913    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.322    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X51Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.175    -0.312    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.616    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.263%)  route 0.676ns (82.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.676     0.191    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.956    -0.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.227    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.044    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.613    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.107    -0.506    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.495%)  route 0.109ns (32.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=23, routed)          0.109    -0.388    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[4]
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092    -0.534    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.251    -0.613    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092    -0.521    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/Q
                         net (fo=24, routed)          0.174    -0.311    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[8]
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.251    -0.613    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.522    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=24, routed)          0.196    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[3]
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.042    -0.247 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.107    -0.519    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.043    -0.221 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[4]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.131    -0.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.401%)  route 0.212ns (50.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.551    -0.628    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=167, routed)         0.212    -0.252    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y87         LUT3 (Prop_lut3_I1_O)        0.043    -0.209 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[2]
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.818    -0.867    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y22     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y83     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y83     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y83     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y87     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y87     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.456ns (7.646%)  route 5.508ns (92.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.508     5.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.456ns (7.909%)  route 5.310ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.310     4.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.456ns (8.462%)  route 4.933ns (91.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.933     4.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.456ns (8.407%)  route 4.968ns (91.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.968     4.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.072    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.506    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.419ns (8.257%)  route 4.656ns (91.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/Q
                         net (fo=18, routed)          4.656     4.115    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.072    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741     8.331    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.456ns (8.881%)  route 4.679ns (91.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.679     4.175    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.645     8.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.047    
                         clock uncertainty           -0.074     8.973    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.407    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.219    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.220    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.613%)  route 0.221ns (57.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.221    -0.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.076%)  route 0.235ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.235    -0.219    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.826%)  route 0.238ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.238    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.668%)  route 0.239ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.216    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.960%)  route 0.246ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.246    -0.208    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.360    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.809%)  route 0.264ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.557    -0.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/Q
                         net (fo=18, routed)          0.264    -0.216    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -0.824    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.552    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.369    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.809%)  route 0.248ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.248    -0.207    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y56     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y56     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y62     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y66     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y55     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y56     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.528ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.185ns (15.221%)  route 6.600ns (84.779%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.554     6.822    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.095    38.941    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.350    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 31.528    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.185ns (16.332%)  route 6.071ns (83.668%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.024     6.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.095    38.941    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.350    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.185ns (16.437%)  route 6.025ns (83.563%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.978     6.246    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.686    38.613    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.095    38.994    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.403    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.185ns (17.174%)  route 5.715ns (82.826%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.668     5.936    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.044    
                         clock uncertainty           -0.095    38.950    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.359    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 32.422    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.185ns (18.009%)  route 5.395ns (81.991%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 38.619 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.349     5.617    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.692    38.619    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.095    
                         clock uncertainty           -0.095    39.000    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.409    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.185ns (18.143%)  route 5.347ns (81.857%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.300     5.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.644    38.570    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.046    
                         clock uncertainty           -0.095    38.952    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.361    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.185ns (18.573%)  route 5.195ns (81.427%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.149     5.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.015    
                         clock uncertainty           -0.095    38.920    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.087ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.185ns (18.850%)  route 5.101ns (81.150%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.055     5.323    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.693    38.620    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.095    39.001    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.410    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 33.087    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.185ns (19.101%)  route 5.019ns (80.899%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.972     5.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.747    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.095    39.055    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.185ns (19.730%)  route 4.821ns (80.270%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.774     5.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.501    38.427    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.004    
                         clock uncertainty           -0.095    38.909    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.318    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X51Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.175    -0.312    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.616    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.263%)  route 0.676ns (82.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.676     0.191    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.956    -0.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.227    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.044    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.613    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.107    -0.506    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.495%)  route 0.109ns (32.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=23, routed)          0.109    -0.388    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[4]
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092    -0.534    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.251    -0.613    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092    -0.521    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/Q
                         net (fo=24, routed)          0.174    -0.311    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[8]
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.251    -0.613    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.522    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=24, routed)          0.196    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[3]
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.042    -0.247 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.107    -0.519    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.043    -0.221 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[4]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.131    -0.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.401%)  route 0.212ns (50.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.551    -0.628    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=167, routed)         0.212    -0.252    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y87         LUT3 (Prop_lut3_I1_O)        0.043    -0.209 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[2]
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.818    -0.867    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y19     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y22     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y83     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y83     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y83     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y85     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y87     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y87     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y86     design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.580ns (7.759%)  route 6.895ns (92.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.653    -0.959    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y59         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           6.895     6.393    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X34Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.517 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     6.517    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.266    12.391    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    12.470    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  5.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.186ns (6.249%)  route 2.790ns (93.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y59         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           2.790     2.312    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X34Y90         LUT5 (Prop_lut5_I3_O)        0.045     2.357 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.824     1.190    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.266     1.456    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.577    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.580ns (7.759%)  route 6.895ns (92.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.653    -0.959    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y59         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           6.895     6.393    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X34Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.517 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     6.517    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.478    12.657    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.266    12.391    
    SLICE_X34Y90         FDRE (Setup_fdre_C_D)        0.079    12.470    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  5.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.186ns (6.249%)  route 2.790ns (93.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y59         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           2.790     2.312    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/transmit
    SLICE_X34Y90         LUT5 (Prop_lut5_I3_O)        0.045     2.357 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.357    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.824     1.190    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.266     1.456    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.121     1.577    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.413ns,  Total Violation       -0.692ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.766ns (32.892%)  route 1.563ns (67.108%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.178     4.444    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ymult_reg_i_7/O
                         net (fo=2, routed)           0.706     5.274    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.233    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.861    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.861    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.766ns (34.905%)  route 1.429ns (65.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.178     4.444    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ymult_reg_i_7/O
                         net (fo=2, routed)           0.572     5.140    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.233    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.861    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.861    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.496ns (43.455%)  route 1.947ns (56.545%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.760     5.658    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.782 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.388 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.388    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_4
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 1.622ns (47.696%)  route 1.779ns (52.304%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.592     5.490    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.614 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.614    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.012 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.346 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.346    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_6
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.437ns (42.469%)  route 1.947ns (57.531%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.760     5.658    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.782 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.329 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.329    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_5
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.511ns (45.932%)  route 1.779ns (54.068%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.592     5.490    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.614 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.614    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.012 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.235 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[0]
                         net (fo=1, routed)           0.000     6.235    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_7
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.707%)  route 2.221ns (79.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.641     2.935    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y81         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/Q
                         net (fo=2, routed)           1.546     4.937    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.061 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg_i_5/O
                         net (fo=1, routed)           0.675     5.736    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/B[5]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.233    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.783    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.642ns (23.127%)  route 2.134ns (76.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.641     2.935    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[24]/Q
                         net (fo=3, routed)           1.423     4.876    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[24]
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.000 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg_i_3/O
                         net (fo=1, routed)           0.711     5.711    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/B[11]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.233    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.783    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.580ns (21.472%)  route 2.121ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.641     2.935    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y81         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/Q
                         net (fo=2, routed)           1.603     4.994    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.118 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg_i_6/O
                         net (fo=1, routed)           0.518     5.636    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/B[4]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.233    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.783    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 1.242ns (41.117%)  route 1.779ns (58.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.592     5.490    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.614 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.614    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.966 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry/O[3]
                         net (fo=1, routed)           0.000     5.966    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_n_4
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.480     8.406    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]/C
                         clock pessimism              0.000     8.406    
                         clock uncertainty           -0.266     8.140    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.062     8.202    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  2.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.748ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.559%)  route 0.273ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[13]/Q
                         net (fo=1, routed)           0.273     1.327    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.917    -0.768    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.266    -0.503    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.421    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[14]/Q
                         net (fo=1, routed)           0.275     1.329    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.917    -0.768    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.266    -0.503    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.421    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.340%)  route 0.224ns (54.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.556     0.892    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/Q
                         net (fo=14, routed)          0.224     1.257    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.302 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[6][4]
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.811ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.855%)  route 0.335ns (67.145%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[15]/Q
                         net (fo=1, routed)           0.335     1.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[5]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.917    -0.768    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.266    -0.503    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082    -0.421    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.211%)  route 0.277ns (59.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/Q
                         net (fo=11, routed)          0.277     1.308    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/Q[0]
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.353 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[6][3]
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.212ns (43.484%)  route 0.276ns (56.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.553     0.889    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.276     1.328    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.048     1.376 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.825    -0.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.266    -0.594    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.131    -0.463    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.893%)  route 0.292ns (61.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.556     0.892    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/Q
                         net (fo=14, routed)          0.292     1.325    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.370 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[6][5]
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.134%)  route 0.276ns (56.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.553     0.889    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.276     1.328    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.373 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.825    -0.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.266    -0.594    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.121    -0.473    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.599%)  route 0.282ns (57.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.553     0.889    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.282     1.334    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.379 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.825    -0.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.266    -0.594    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.120    -0.474    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.558%)  route 0.309ns (62.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.556     0.892    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/Q
                         net (fo=14, routed)          0.309     1.342    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.387 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/D[6]
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  1.858    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.642ns (28.346%)  route 1.623ns (71.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.290 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.211     8.467    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029     8.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.668ns (29.160%)  route 1.623ns (70.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.150     1.316 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.211     8.467    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.075     8.542    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  7.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.210ns (22.440%)  route 0.726ns (77.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.046     0.307 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.107     0.006    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091    -0.010    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.456ns (7.646%)  route 5.508ns (92.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.508     5.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.456ns (7.909%)  route 5.310ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.310     4.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.456ns (8.462%)  route 4.933ns (91.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.933     4.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.456ns (8.407%)  route 4.968ns (91.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.968     4.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.072    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.506    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.419ns (8.257%)  route 4.656ns (91.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/Q
                         net (fo=18, routed)          4.656     4.115    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.072    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741     8.331    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.456ns (8.881%)  route 4.679ns (91.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.679     4.175    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.645     8.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.047    
                         clock uncertainty           -0.074     8.973    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.407    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.219    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.220    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.613%)  route 0.221ns (57.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.221    -0.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.076%)  route 0.235ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.235    -0.219    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.826%)  route 0.238ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.238    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.668%)  route 0.239ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.216    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.960%)  route 0.246ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.246    -0.208    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.809%)  route 0.264ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.557    -0.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/Q
                         net (fo=18, routed)          0.264    -0.216    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -0.824    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.295    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.809%)  route 0.248ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.248    -0.207    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.642ns (28.346%)  route 1.623ns (71.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.290 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.215     8.464    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029     8.493    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.668ns (29.160%)  route 1.623ns (70.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.150     1.316 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.215     8.464    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.075     8.539    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  7.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.210ns (22.440%)  route 0.726ns (77.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.046     0.307 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.215    -0.098    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.107     0.009    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.215    -0.098    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091    -0.007    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.528ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.185ns (15.221%)  route 6.600ns (84.779%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.554     6.822    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.095    38.941    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.350    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 31.528    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.185ns (16.332%)  route 6.071ns (83.668%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.024     6.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.095    38.941    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.350    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.185ns (16.437%)  route 6.025ns (83.563%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.978     6.246    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.686    38.613    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.095    38.994    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.403    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.185ns (17.174%)  route 5.715ns (82.826%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.668     5.936    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.044    
                         clock uncertainty           -0.095    38.950    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.359    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 32.422    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.185ns (18.009%)  route 5.395ns (81.991%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 38.619 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.349     5.617    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.692    38.619    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.095    
                         clock uncertainty           -0.095    39.000    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.409    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.185ns (18.143%)  route 5.347ns (81.857%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.300     5.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.644    38.570    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.046    
                         clock uncertainty           -0.095    38.952    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.361    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.185ns (18.573%)  route 5.195ns (81.427%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.149     5.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.015    
                         clock uncertainty           -0.095    38.920    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.087ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.185ns (18.850%)  route 5.101ns (81.150%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.055     5.323    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.693    38.620    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.095    39.001    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.410    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 33.087    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.185ns (19.101%)  route 5.019ns (80.899%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.972     5.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.747    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.095    39.055    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.185ns (19.730%)  route 4.821ns (80.270%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.774     5.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.501    38.427    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.004    
                         clock uncertainty           -0.095    38.909    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.318    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X51Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.175    -0.312    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.616    
                         clock uncertainty            0.095    -0.521    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.401    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.263%)  route 0.676ns (82.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.676     0.191    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.956    -0.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.227    
                         clock uncertainty            0.095    -0.132    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.051    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.613    
                         clock uncertainty            0.095    -0.518    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.107    -0.411    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.495%)  route 0.109ns (32.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=23, routed)          0.109    -0.388    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[4]
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.095    -0.531    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092    -0.439    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.251    -0.613    
                         clock uncertainty            0.095    -0.518    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092    -0.426    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/Q
                         net (fo=24, routed)          0.174    -0.311    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[8]
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.251    -0.613    
                         clock uncertainty            0.095    -0.518    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.427    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=24, routed)          0.196    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[3]
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.042    -0.247 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.095    -0.531    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.107    -0.424    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.043    -0.221 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[4]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.095    -0.534    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.131    -0.403    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.401%)  route 0.212ns (50.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.551    -0.628    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=167, routed)         0.212    -0.252    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y87         LUT3 (Prop_lut3_I1_O)        0.043    -0.209 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[2]
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.818    -0.867    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.095    -0.533    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.131    -0.402    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.095    -0.534    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121    -0.413    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.413ns,  Total Violation       -0.693ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.766ns (32.892%)  route 1.563ns (67.108%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.178     4.444    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ymult_reg_i_7/O
                         net (fo=2, routed)           0.706     5.274    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.232    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.766ns (34.905%)  route 1.429ns (65.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.178     4.444    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ymult_reg_i_7/O
                         net (fo=2, routed)           0.572     5.140    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.232    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.496ns (43.455%)  route 1.947ns (56.545%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.760     5.658    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.782 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.388 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.388    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_4
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 1.622ns (47.696%)  route 1.779ns (52.304%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.592     5.490    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.614 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.614    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.012 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.346 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[1]
                         net (fo=1, routed)           0.000     6.346    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_6
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.437ns (42.469%)  route 1.947ns (57.531%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.760     5.658    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.124     5.782 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_i_5_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.329 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.329    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_5
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.511ns (45.932%)  route 1.779ns (54.068%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.592     5.490    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.614 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.614    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.012 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.012    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.235 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0/O[0]
                         net (fo=1, routed)           0.000     6.235    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry__0_n_7
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.479     8.405    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]/C
                         clock pessimism              0.000     8.405    
                         clock uncertainty           -0.266     8.139    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.062     8.201    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.580ns (20.707%)  route 2.221ns (79.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.641     2.935    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y81         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/Q
                         net (fo=2, routed)           1.546     4.937    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.061 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg_i_5/O
                         net (fo=1, routed)           0.675     5.736    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/B[5]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.232    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.642ns (23.127%)  route 2.134ns (76.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.641     2.935    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[24]/Q
                         net (fo=3, routed)           1.423     4.876    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[24]
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.000 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg_i_3/O
                         net (fo=1, routed)           0.711     5.711    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/B[11]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.232    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.580ns (21.472%)  route 2.121ns (78.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.641     2.935    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y81         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[16]/Q
                         net (fo=2, routed)           1.603     4.994    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[6]
    SLICE_X34Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.118 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg_i_6/O
                         net (fo=1, routed)           0.518     5.636    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/B[4]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572     8.498    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.498    
                         clock uncertainty           -0.266     8.232    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.782    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 1.242ns (41.117%)  route 1.779ns (58.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         1.651     2.945    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[4]/Q
                         net (fo=4, routed)           0.678     4.141    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.265 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.508     4.774    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/ylocation0_carry__0_i_1/O
                         net (fo=4, routed)           0.592     5.490    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/yneg
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.614 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2/O
                         net (fo=1, routed)           0.000     5.614    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_i_2_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.966 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry/O[3]
                         net (fo=1, routed)           0.000     5.966    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation0_carry_n_4
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.480     8.406    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]/C
                         clock pessimism              0.000     8.406    
                         clock uncertainty           -0.266     8.140    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)        0.062     8.202    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[4]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.748ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.559%)  route 0.273ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[13]/Q
                         net (fo=1, routed)           0.273     1.327    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.917    -0.768    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.266    -0.502    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[14]/Q
                         net (fo=1, routed)           0.275     1.329    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.917    -0.768    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.266    -0.502    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.340%)  route 0.224ns (54.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.556     0.892    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/Q
                         net (fo=14, routed)          0.224     1.257    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.302 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[6][4]
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.855%)  route 0.335ns (67.145%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[15]/Q
                         net (fo=1, routed)           0.335     1.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[5]
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.917    -0.768    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y22          DSP48E1                                      r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.768    
                         clock uncertainty            0.266    -0.502    
    DSP48_X2Y22          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082    -0.420    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.211%)  route 0.277ns (59.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.555     0.891    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[0]/Q
                         net (fo=11, routed)          0.277     1.308    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/Q[0]
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.353 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[6][3]
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.212ns (43.484%)  route 0.276ns (56.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.553     0.889    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.276     1.328    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.048     1.376 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[2]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.825    -0.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.266    -0.594    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.131    -0.463    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.893%)  route 0.292ns (61.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.556     0.892    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/Q
                         net (fo=14, routed)          0.292     1.325    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.370 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/extra_data_enable_step_reg[6][5]
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.134%)  route 0.276ns (56.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.553     0.889    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.276     1.328    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.373 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[1]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.825    -0.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.266    -0.594    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.121    -0.473    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.599%)  route 0.282ns (57.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.553     0.889    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 f  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[11]/Q
                         net (fo=7, routed)           0.282     1.334    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/Q[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.379 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count[0]_i_1_n_0
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.825    -0.860    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y61         FDCE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.266    -0.594    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.120    -0.474    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.558%)  route 0.309ns (62.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=666, routed)         0.556     0.892    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/extra_data_enable_step_reg[10]/Q
                         net (fo=14, routed)          0.309     1.342    design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.387 r  design_1_i/nu_nu_rangefinder_vga_0/inst/nu_nu_rangefinder_vga_v1_0_S00_AXI_inst/addra1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/D[6]
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.827    -0.858    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.266    -0.592    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  1.858    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.456ns (7.646%)  route 5.508ns (92.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.508     5.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.456ns (7.912%)  route 5.307ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.307     4.799    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.423    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.456ns (7.909%)  route 5.310ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          5.310     4.801    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.627     8.553    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.029    
                         clock uncertainty           -0.074     8.955    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.456ns (8.462%)  route 4.933ns (91.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.933     4.424    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.456ns (8.407%)  route 4.968ns (91.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.968     4.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.072    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.506    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.456ns (8.790%)  route 4.732ns (91.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.647    -0.965    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X35Y66         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/wea_reg/Q
                         net (fo=72, routed)          4.732     4.223    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/wea[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.638     8.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.040    
                         clock uncertainty           -0.074     8.966    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     8.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 0.419ns (8.257%)  route 4.656ns (91.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[0]/Q
                         net (fo=18, routed)          4.656     4.115    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.744     8.671    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.147    
                         clock uncertainty           -0.074     9.072    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741     8.331    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.456ns (8.881%)  route 4.679ns (91.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 8.571 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.652    -0.960    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y61         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[3]/Q
                         net (fo=18, routed)          4.679     4.175    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.645     8.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     9.047    
                         clock uncertainty           -0.074     8.973    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.407    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.219    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.753%)  route 0.220ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[7]/Q
                         net (fo=2, routed)           0.220    -0.235    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.613%)  route 0.221ns (57.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.221    -0.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.076%)  route 0.235ns (58.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.235    -0.219    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.826%)  route 0.238ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.238    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y56         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[6]/Q
                         net (fo=2, routed)           0.237    -0.218    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.668%)  route 0.239ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.559    -0.620    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y57         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra2_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.216    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.960%)  route 0.246ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.246    -0.208    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.869    -0.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.543    
                         clock uncertainty            0.074    -0.469    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.809%)  route 0.264ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.557    -0.622    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y62         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/ylocation_reg[7]/Q
                         net (fo=18, routed)          0.264    -0.216    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.860    -0.824    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.295    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.809%)  route 0.248ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.560    -0.619    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y55         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/rangefinder/addra1_reg[3]/Q
                         net (fo=2, routed)           0.248    -0.207    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.868    -0.816    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.074    -0.470    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.642ns (28.346%)  route 1.623ns (71.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.290 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.211     8.467    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029     8.496    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.668ns (29.160%)  route 1.623ns (70.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.150     1.316 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.211     8.467    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.075     8.542    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  7.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.210ns (22.440%)  route 0.726ns (77.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.046     0.307 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.107     0.006    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091    -0.010    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.642ns (28.346%)  route 1.623ns (71.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.124     1.290 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.215     8.464    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.029     8.493    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.668ns (29.160%)  route 1.623ns (70.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.637    -0.975    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.457 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           1.623     1.166    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.150     1.316 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          1.464     8.390    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.288     8.678    
                         clock uncertainty           -0.215     8.464    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.075     8.539    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  7.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.210ns (22.440%)  route 0.726ns (77.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.046     0.307 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[1]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.215    -0.098    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.107     0.009    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_reg/Q
                         net (fo=5, routed)           0.726     0.261    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/blank
    SLICE_X51Y85         LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count[0]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=60, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/clk_100M
    SLICE_X51Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.215    -0.098    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.091    -0.007    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.528ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.185ns (15.221%)  route 6.600ns (84.779%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.554     6.822    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.095    38.941    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.350    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 31.528    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 1.185ns (16.332%)  route 6.071ns (83.668%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          3.024     6.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.633    38.559    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.035    
                         clock uncertainty           -0.095    38.941    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.350    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.157ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.185ns (16.437%)  route 6.025ns (83.563%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.978     6.246    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.686    38.613    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.095    38.994    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.403    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                 32.157    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 1.185ns (17.174%)  route 5.715ns (82.826%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.668     5.936    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.642    38.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.044    
                         clock uncertainty           -0.095    38.950    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.359    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 32.422    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.185ns (18.009%)  route 5.395ns (81.991%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 38.619 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.349     5.617    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.692    38.619    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.095    
                         clock uncertainty           -0.095    39.000    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.409    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.185ns (18.143%)  route 5.347ns (81.857%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.300     5.568    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.644    38.570    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.046    
                         clock uncertainty           -0.095    38.952    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.361    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.185ns (18.573%)  route 5.195ns (81.427%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.149     5.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.512    38.438    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.015    
                         clock uncertainty           -0.095    38.920    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.087ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.185ns (18.850%)  route 5.101ns (81.150%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          2.055     5.323    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.693    38.620    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.095    39.001    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.410    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 33.087    

Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.185ns (19.101%)  route 5.019ns (80.899%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.972     5.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.747    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.095    39.055    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.185ns (19.730%)  route 4.821ns (80.270%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.648    -0.964    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.508 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          1.158     0.650    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X52Y86         LUT2 (Prop_lut2_I0_O)        0.124     0.774 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3/O
                         net (fo=1, routed)           0.786     1.560    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_3_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     1.684 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2/O
                         net (fo=1, routed)           0.633     2.318    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_2_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I2_O)        0.116     2.434 f  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=2, routed)           0.469     2.903    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X50Y85         LUT1 (Prop_lut1_I0_O)        0.365     3.268 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=18, routed)          1.774     5.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          1.501    38.427    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.004    
                         clock uncertainty           -0.095    38.909    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.591    38.318    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.456%)  route 0.175ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X51Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.175    -0.312    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[10]
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.817    -0.868    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.616    
                         clock uncertainty            0.095    -0.521    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120    -0.401    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.263%)  route 0.676ns (82.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=26, routed)          0.676     0.191    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.956    -0.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.502    -0.227    
                         clock uncertainty            0.095    -0.132    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.051    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[9]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.613    
                         clock uncertainty            0.095    -0.518    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.107    -0.411    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.495%)  route 0.109ns (32.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.498 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=23, routed)          0.109    -0.388    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[4]
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.099    -0.289 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[5]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.095    -0.531    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092    -0.439    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.058%)  route 0.171ns (47.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[7]/Q
                         net (fo=25, routed)          0.171    -0.313    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[7]
    SLICE_X48Y86         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[8]
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                         clock pessimism              0.251    -0.613    
                         clock uncertainty            0.095    -0.518    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092    -0.426    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.709%)  route 0.174ns (48.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[8]/Q
                         net (fo=24, routed)          0.174    -0.311    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[8]
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[10]
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X49Y86         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                         clock pessimism              0.251    -0.613    
                         clock uncertainty            0.095    -0.518    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091    -0.427    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.553    -0.626    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=24, routed)          0.196    -0.289    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcount_9b[3]
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.042    -0.247 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp__0[4]
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.821    -0.864    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X48Y85         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.095    -0.531    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.107    -0.424    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.043    -0.221 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[4]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.095    -0.534    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.131    -0.403    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.401%)  route 0.212ns (50.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.551    -0.628    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=167, routed)         0.212    -0.252    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X50Y87         LUT3 (Prop_lut3_I1_O)        0.043    -0.209 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[2]
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.818    -0.867    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y87         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.239    -0.628    
                         clock uncertainty            0.095    -0.533    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.131    -0.402    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.550    -0.629    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=46, routed)          0.201    -0.264    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/plusOp[5]
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=43, routed)          0.816    -0.869    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/clk_25M
    SLICE_X50Y84         FDRE                                         r  design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.095    -0.534    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121    -0.413    design_1_i/nu_nu_rangefinder_vga_0/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.194    





