# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_30.srcs/sources_1/imports/TDC/project_28/project_28.srcs/sources_1/new/CONT_UNIT_0.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_17/project_17.srcs/sources_1/new/COUNTER_N_bits.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_26/project_26.srcs/sources_1/new/DATA_PATH_0.vhd" \
"../../../../project_30.srcs/sources_1/imports/new/DIDACOMP.vhd" \
"../../../../project_30.srcs/sources_1/new/DIDACOMP_Nexys4.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_08/project_08.srcs/sources_1/new/DISP7SEG.vhd" \
"../../../../project_30.srcs/sources_1/imports/new/DISP8ON.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_15/project_15.srcs/sources_1/new/EDGE_DETECTOR_00.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_27/project_27.srcs/sources_1/new/EdgeDetector_Debounce.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_07/project_07.srcs/sources_1/new/MUX4.vhd" \
"../../../../project_30.srcs/sources_1/imports/TDC/project_20/project_20.srcs/sources_1/new/PRESCALER_1Hz.vhd" \
"../../../../project_30.srcs/sim_1/new/DIDACOMP_TB.vhd" \

# Do not sort compile order
nosort
