[Inputs]
fpga_0_RS232_RX_pin
fpga_0_clk_1_sys_clk_pin
fpga_0_rst_1_sys_rst_pin
Generic_SPI_MISO_I_pin
[Outputs]
fpga_0_RS232_TX_pin
Generic_SPI_MOSI_O_pin
Generic_SPI_SCK_O_pin
Generic_SPI_SS_O_pin
=Generic_GPIO_GPIO_IO_O_pin[0:1]=
[BiDir]
[ATTRIBUTES]
VeriModel spi_ctrl

