reference:
use build/register.json as register

define:
in clk[1]
in set[1]
in in_data[8]
out out_data[8]
bus[32]

assign:
bus[:8] <= in_data

register
{
    to _clk <= clk
    to _in_BUS <= bus
    to _ctrl_8[0] <= set
    exp out_data <= _out_BUS[:8]
}