C * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circuit2 b2 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 
+ * ! / b0  * ! / b1  * * c=> * * c& * cv1_relat_1 b1 * * c& * cv2_relat_1 b1 * * c& * * cv4_relat_1 b1 b0 * cv1_funct_1 b1 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 b1 * * cv4_relat_1 b2 b0 
+ * ! / b0  * * c=> * cv4_funct_1 b0 * ! / b1  * * c=> * * cm1_subset_1 b1 b0 * * c& * cv1_relat_1 b1 * cv1_funct_1 b1 
+ * ! / b0  * ! / b1  * * c=> * * c& * cv1_relat_1 b1 * * cv4_relat_1 b1 b0 * * c<=> * * cv1_partfun1 b1 b0 * * c= * * ck1_relset_1 b0 b1 b0 
+ * ! / b0  * * c=> * cl1_struct_0 b0 * ! / b1  * * c=> * * cl2_msualg_1 b1 b0 * * c<=> * * cv4_msualg_1 b1 b0 * cv2_relat_1 * * cu3_msualg_1 b0 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * * cv1_circuit2 b2 b0 b1 * * * cr8_pboole * cu1_struct_0 b0 b2 * * * ck6_circuit2 b0 b1 b2 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * cm1_subset_1 * * * ck6_circuit2 b0 b1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 
+ * ! / b0  * * c=> * cl1_msualg_1 b0 * cl5_struct_0 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * cl3_msualg_1 b1 b0 * * cl2_msualg_1 b1 b0 
+ * ! / b0  * * c=> * cl5_struct_0 b0 * cl1_struct_0 b0 
+ * ! / b0  * ! / b1  * * c=> * * c& * cl1_struct_0 b0 * * cl2_msualg_1 b1 b0 * * c& * cv1_relat_1 * * cu3_msualg_1 b0 b1 * * c& * * cv4_relat_1 * * cu3_msualg_1 b0 b1 * cu1_struct_0 b0 * * c& * cv1_funct_1 * * cu3_msualg_1 b0 b1 * * cv1_partfun1 * * cu3_msualg_1 b0 b1 * cu1_struct_0 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * cl1_struct_0 b0 * c~ * cv1_xboole_0 * cu1_struct_0 b0 
+ * ! / b0  * * c=> * * c& * cv1_relat_1 b0 * cv1_funct_1 b0 * cv4_funct_1 * ck4_card_3 b0 
+ * ! / b0  * ! / b1  * * c=> * * c& * cv7_ordinal1 b0 * * cm1_subset_1 b1 ck5_numbers * * c= * * ck1_nat_1 b0 b1 * * ck2_xcmplx_0 b0 b1 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * * c& * cv1_relat_1 b1 * * c& * * cv4_relat_1 b1 b0 * * c& * cv1_funct_1 b1 * * cv1_partfun1 b1 b0 * * c& * cv1_relat_1 b2 * * c& * * cv4_relat_1 b2 b0 * * c& * cv1_funct_1 b2 * * cv1_partfun1 b2 b0 * * c<=> * * * cr8_pboole b0 b1 b2 * * c= b1 b2 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * c& * * c= * * * * ck5_facirc_1 b0 b1 b2 ck6_numbers b2 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c=> * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 b2 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 
+ * * c& * * c& * cv2_xxreal_0 c1 * * * cm2_subset_1 c1 ck1_numbers ck5_numbers * * c& * * cm1_subset_1 c1 ck5_numbers * * cm1_subset_1 c1 ck1_numbers 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 ck6_numbers b2 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 * * * ck6_circuit2 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * ck1_relset_1 * cu1_struct_0 b0 b2 * cu1_struct_0 b0 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * cv7_ordinal1 b3 * * cm1_subset_1 * * * * ck5_facirc_1 b0 b1 b2 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c1 * * * ck6_circuit2 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c<=> * * c= b4 * * * * ck5_facirc_1 b0 b1 b2 b3 * c? / b5  * * c& * * c& * cv1_funct_1 b5 * * c& * * * cv1_funct_2 b5 ck5_numbers * ck4_card_3 * * cu3_msualg_1 b0 b1 * * cm1_subset_1 b5 * ck1_zfmisc_1 * * ck2_zfmisc_1 ck5_numbers * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c& * * c= b4 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 b3 * * c& * * c= * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 ck6_numbers b2 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 * * ck1_nat_1 b6 c1 * * * ck6_circuit2 b0 b1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 b5 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv1_circcomb b0 * * c& * cv2_circcomb b0 * * c& * cv3_circcomb b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv1_circcomb b1 * * c& * cv2_circcomb b1 * * c& * cv3_circcomb b1 * cl1_msualg_1 b1 * * c=> * * cr1_xboole_0 * ck3_msafree2 b1 * ck2_msafree2 b0 * ! / b2  * * c=> * * c& * * cv4_msafree2 b2 b0 * * c& * * cv4_circcomb b2 b0 * * c& * * cv6_circcomb b2 b0 * * cl3_msualg_1 b2 b0 * ! / b3  * * c=> * * c& * * cv4_msafree2 b3 b1 * * c& * * cv4_circcomb b3 b1 * * c& * * cv6_circcomb b3 b1 * * cl3_msualg_1 b3 b1 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * ! / b5  * * c=> * * cm1_subset_1 b5 * ck4_card_3 * * cu3_msualg_1 b0 b2 * * c=> * * c= b5 * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 * cu1_struct_0 b0 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * * * * ck5_facirc_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * * * cm2_pboole b2 * ck2_msafree2 b0 * * ck7_funcop_1 * ck2_msafree2 b0 ck5_numbers * * ck5_relat_1 * * cu3_msualg_1 b0 b1 * ck2_msafree2 b0 * * c=> * cv3_funct_1 * ck10_funct_6 b2 * * c| * cv1_xboole_0 * ck2_msafree2 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b4  * * c=> * * cm1_subset_1 b4 ck5_numbers * * c=> * * c= b4 * * ck7_circuit1 b0 b1 * * * cv1_circuit2 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b4 b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * * * cm2_pboole b2 * ck2_msafree2 b0 * * ck7_funcop_1 * ck2_msafree2 b0 ck5_numbers * * ck5_relat_1 * * cu3_msualg_1 b0 b1 * ck2_msafree2 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b4  * * c=> * * cm1_subset_1 b4 ck5_numbers * * c=> * * c& * cv3_funct_1 * ck10_funct_6 b2 * * * cv1_circuit2 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b4 b0 b1 * * c| * cv1_xboole_0 * ck2_msafree2 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 ck5_numbers * * c=> * * cr1_xxreal_0 b4 b5 * * * cr8_pboole * cu1_struct_0 b0 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b4 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b5 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c<=> * * * * cr1_facirc_1 b0 b1 b2 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * ck1_funct_1 * * * * ck5_facirc_1 b0 b1 b2 b4 b3 * * ck1_funct_1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 * * * * ck5_facirc_1 b0 b1 * * * ck6_circuit2 b0 b1 b2 b3 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * cv7_ordinal1 b3 * * c=> * * c& * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 ck6_numbers * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 ck6_numbers * ! / b4  * * c=> * cv7_ordinal1 b4 * * c=> * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 * * ck1_nat_1 b4 c1 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 * * ck1_nat_1 b4 c1 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c2 * * * ck6_circuit2 b0 b1 * * * ck6_circuit2 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv1_circcomb b0 * * c& * cv2_circcomb b0 * * c& * cv3_circcomb b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv1_circcomb b1 * * c& * cv2_circcomb b1 * * c& * cv3_circcomb b1 * cl1_msualg_1 b1 * * c=> * * cr1_xboole_0 * ck3_msafree2 b1 * ck2_msafree2 b0 * ! / b2  * * c=> * * c& * * cv4_msafree2 b2 b0 * * c& * * cv4_circcomb b2 b0 * * c& * * cv6_circcomb b2 b0 * * cl3_msualg_1 b2 b0 * ! / b3  * * c=> * * c& * * cv4_msafree2 b3 b1 * * c& * * cv4_circcomb b3 b1 * * c& * * cv6_circcomb b3 b1 * * cl3_msualg_1 b3 b1 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * ! / b5  * * c=> * * cm1_subset_1 b5 * ck4_card_3 * * cu3_msualg_1 b0 b2 * * c=> * * c= b5 * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 * cu1_struct_0 b0 * ! / b6  * * c=> * * cr2_hidden b6 * cu1_struct_0 b0 * ! / b7  * * c=> * cv7_ordinal1 b7 * * c= * * ck1_funct_1 * * * * ck5_facirc_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 b7 b6 * * ck1_funct_1 * * * * ck5_facirc_1 b0 b2 b5 b7 b6 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv1_circcomb b0 * * c& * cv2_circcomb b0 * * c& * cv3_circcomb b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv1_circcomb b1 * * c& * cv2_circcomb b1 * * c& * cv3_circcomb b1 * cl1_msualg_1 b1 * ! / b2  * * c=> * * c& * * cv4_msafree2 b2 b0 * * c& * * cv4_circcomb b2 b0 * * c& * * cv6_circcomb b2 b0 * * cl3_msualg_1 b2 b0 * ! / b3  * * c=> * * c& * * cv4_msafree2 b3 b1 * * c& * * cv4_circcomb b3 b1 * * c& * * cv6_circcomb b3 b1 * * cl3_msualg_1 b3 b1 * * c= * * * * ck3_circcomb b0 b1 b2 b3 * * * * ck3_circcomb b1 b0 b3 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv1_circcomb b0 * * c& * cv2_circcomb b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * c~ * cv2_struct_0 b1 * * c& * cv1_circcomb b1 * * c& * cv2_circcomb b1 * cl1_msualg_1 b1 * * c= * * ck2_circcomb b0 b1 * * ck2_circcomb b1 b0 
- * ! / b0  * * c=> * cv1_xboole_0 b0 * cv7_ordinal1 b0 
- * * c= ck6_numbers ck1_xboole_0 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * ! / b4  * ! / b5  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv1_circcomb b0 * * c& * cv2_circcomb b0 * * c& * cv3_circcomb b0 * cl1_msualg_1 b0 * * c& * * c& * c~ * cv2_struct_0 b1 * * c& * c~ * cv11_struct_0 b1 * * c& * cv1_circcomb b1 * * c& * cv2_circcomb b1 * * c& * cv3_circcomb b1 * cl1_msualg_1 b1 * * c& * * c& * * cv4_msafree2 b2 b0 * * c& * * cv4_circcomb b2 b0 * * c& * * cv6_circcomb b2 b0 * * cl3_msualg_1 b2 b0 * * c& * * c& * * cv4_msafree2 b3 b1 * * c& * * cv4_circcomb b3 b1 * * c& * * cv6_circcomb b3 b1 * * cl3_msualg_1 b3 b1 * * c& * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * * cm1_subset_1 b5 * ck4_card_3 * * cu3_msualg_1 b0 b2 * * c=> * * c& * * c= * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * * * * ck5_facirc_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 ck6_numbers * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 ck6_numbers * ! / b6  * * c=> * cv7_ordinal1 b6 * * c=> * * c= * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * * * * ck5_facirc_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 b6 * * c= * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * * * * ck5_facirc_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 * * ck1_nat_1 b6 c1 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 * * ck1_nat_1 b6 c1 * ! / b6  * * c=> * cv7_ordinal1 b6 * * c= * * * ck11_card_3 * * cu3_msualg_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 * * * * ck5_facirc_1 * * ck2_circcomb b0 b1 * * * * ck3_circcomb b0 b1 b2 b3 b4 b6 * cu1_struct_0 b0 * * * * ck5_facirc_1 b0 b2 b5 b6 
- * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * c~ * cv1_xboole_0 b2 * cv1_finset_1 b2 * ! / b3  * * c=> * * c& * cv1_funct_1 b3 * * c& * * * cv1_funct_2 b3 * * ck4_finseq_2 c2 b2 b2 * * cm1_subset_1 b3 * ck1_zfmisc_1 * * ck2_zfmisc_1 * * ck4_finseq_2 c2 b2 b2 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 * * ck5_circcomb b3 * * ck10_finseq_1 b0 b1 * * * * ck7_circcomb c2 b2 b3 * * ck10_finseq_1 b0 b1 * * * cv1_circuit2 * * * ck6_circuit2 * * ck5_circcomb b3 * * ck10_finseq_1 b0 b1 * * * * ck7_circcomb c2 b2 b3 * * ck10_finseq_1 b0 b1 b4 * * ck5_circcomb b3 * * ck10_finseq_1 b0 b1 * * * * ck7_circcomb c2 b2 b3 * * ck10_finseq_1 b0 b1 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * c~ * cv1_xboole_0 b3 * cv1_finset_1 b3 * ! / b4  * * c=> * * c& * cv1_funct_1 b4 * * c& * * * cv1_funct_2 b4 * * ck4_finseq_2 c3 b3 b3 * * cm1_subset_1 b4 * ck1_zfmisc_1 * * ck2_zfmisc_1 * * ck4_finseq_2 c3 b3 b3 * ! / b5  * * c=> * * cm1_subset_1 b5 * ck4_card_3 * * cu3_msualg_1 * * ck5_circcomb b4 * * * ck11_finseq_1 b0 b1 b2 * * * * ck7_circcomb c3 b3 b4 * * * ck11_finseq_1 b0 b1 b2 * * * cv1_circuit2 * * * ck6_circuit2 * * ck5_circcomb b4 * * * ck11_finseq_1 b0 b1 b2 * * * * ck7_circcomb c3 b3 b4 * * * ck11_finseq_1 b0 b1 b2 b5 * * ck5_circcomb b4 * * * ck11_finseq_1 b0 b1 b2 * * * * ck7_circcomb c3 b3 b4 * * * ck11_finseq_1 b0 b1 b2 
