#[doc = "Register `HFSR` reader"]
pub type R = crate::R<HfsrSpec>;
#[doc = "Register `HFSR` writer"]
pub type W = crate::W<HfsrSpec>;
#[doc = "no description available\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Vecttbl {
    #[doc = "0: no BusFault on vector table read"]
    _0 = 0,
    #[doc = "1: BusFault on vector table read"]
    _1 = 1,
}
impl From<Vecttbl> for bool {
    #[inline(always)]
    fn from(variant: Vecttbl) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `VECTTBL` reader - no description available"]
pub type VecttblR = crate::BitReader<Vecttbl>;
impl VecttblR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Vecttbl {
        match self.bits {
            false => Vecttbl::_0,
            true => Vecttbl::_1,
        }
    }
    #[doc = "no BusFault on vector table read"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Vecttbl::_0
    }
    #[doc = "BusFault on vector table read"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Vecttbl::_1
    }
}
#[doc = "Field `VECTTBL` writer - no description available"]
pub type VecttblW<'a, REG> = crate::BitWriter<'a, REG, Vecttbl>;
impl<'a, REG> VecttblW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "no BusFault on vector table read"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Vecttbl::_0)
    }
    #[doc = "BusFault on vector table read"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Vecttbl::_1)
    }
}
#[doc = "no description available\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Forced {
    #[doc = "0: no forced HardFault"]
    _0 = 0,
    #[doc = "1: forced HardFault"]
    _1 = 1,
}
impl From<Forced> for bool {
    #[inline(always)]
    fn from(variant: Forced) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `FORCED` reader - no description available"]
pub type ForcedR = crate::BitReader<Forced>;
impl ForcedR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Forced {
        match self.bits {
            false => Forced::_0,
            true => Forced::_1,
        }
    }
    #[doc = "no forced HardFault"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Forced::_0
    }
    #[doc = "forced HardFault"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Forced::_1
    }
}
#[doc = "Field `FORCED` writer - no description available"]
pub type ForcedW<'a, REG> = crate::BitWriter<'a, REG, Forced>;
impl<'a, REG> ForcedW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "no forced HardFault"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Forced::_0)
    }
    #[doc = "forced HardFault"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Forced::_1)
    }
}
#[doc = "Field `DEBUGEVT` reader - no description available"]
pub type DebugevtR = crate::BitReader;
#[doc = "Field `DEBUGEVT` writer - no description available"]
pub type DebugevtW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 1 - no description available"]
    #[inline(always)]
    pub fn vecttbl(&self) -> VecttblR {
        VecttblR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 30 - no description available"]
    #[inline(always)]
    pub fn forced(&self) -> ForcedR {
        ForcedR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - no description available"]
    #[inline(always)]
    pub fn debugevt(&self) -> DebugevtR {
        DebugevtR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 1 - no description available"]
    #[inline(always)]
    pub fn vecttbl(&mut self) -> VecttblW<'_, HfsrSpec> {
        VecttblW::new(self, 1)
    }
    #[doc = "Bit 30 - no description available"]
    #[inline(always)]
    pub fn forced(&mut self) -> ForcedW<'_, HfsrSpec> {
        ForcedW::new(self, 30)
    }
    #[doc = "Bit 31 - no description available"]
    #[inline(always)]
    pub fn debugevt(&mut self) -> DebugevtW<'_, HfsrSpec> {
        DebugevtW::new(self, 31)
    }
}
#[doc = "HardFault Status register\n\nYou can [`read`](crate::Reg::read) this register and get [`hfsr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hfsr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HfsrSpec;
impl crate::RegisterSpec for HfsrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hfsr::R`](R) reader structure"]
impl crate::Readable for HfsrSpec {}
#[doc = "`write(|w| ..)` method takes [`hfsr::W`](W) writer structure"]
impl crate::Writable for HfsrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets HFSR to value 0"]
impl crate::Resettable for HfsrSpec {}
